
F303-ECOPENS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b550  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  0800b6e0  0800b6e0  0001b6e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9f8  0800b9f8  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800b9f8  0800b9f8  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b9f8  0800b9f8  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9f8  0800b9f8  0001b9f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9fc  0800b9fc  0001b9fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800ba00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d4  200001f4  0800bbf4  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007c8  0800bbf4  000207c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013be9  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002927  00000000  00000000  00033e0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001210  00000000  00000000  00036738  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010b8  00000000  00000000  00037948  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001cff5  00000000  00000000  00038a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f7c5  00000000  00000000  000559f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ae557  00000000  00000000  000651ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00113711  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005664  00000000  00000000  0011378c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b6c8 	.word	0x0800b6c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800b6c8 	.word	0x0800b6c8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <DWT_Init>:
 * Initialization routine.
 * You might need to enable access to DWT registers on Cortex-M7
 *   DWT->LAR = 0xC5ACCE55
 */
void DWT_Init(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)) {
 8000bac:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <DWT_Init+0x38>)
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d10e      	bne.n	8000bd6 <DWT_Init+0x2e>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000bb8:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <DWT_Init+0x38>)
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	4a08      	ldr	r2, [pc, #32]	; (8000be0 <DWT_Init+0x38>)
 8000bbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000bc2:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 8000bc4:	4b07      	ldr	r3, [pc, #28]	; (8000be4 <DWT_Init+0x3c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000bca:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <DWT_Init+0x3c>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a05      	ldr	r2, [pc, #20]	; (8000be4 <DWT_Init+0x3c>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	6013      	str	r3, [r2, #0]
    }
}
 8000bd6:	bf00      	nop
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000edf0 	.word	0xe000edf0
 8000be4:	e0001000 	.word	0xe0001000

08000be8 <getUSARTData>:
static void MX_TIM15_Init(void);
static void MX_TIM2_Init(void);
static void MX_TIM6_Init(void);
/* USER CODE BEGIN PFP */

void getUSARTData(){
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
	 if(USART1DataFlag){
 8000bee:	4b95      	ldr	r3, [pc, #596]	; (8000e44 <getUSARTData+0x25c>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f000 8122 	beq.w	8000e3c <getUSARTData+0x254>
		 USART1DataFlag = false;
 8000bf8:	4b92      	ldr	r3, [pc, #584]	; (8000e44 <getUSARTData+0x25c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	701a      	strb	r2, [r3, #0]
		 if(data[0] == '#'){
 8000bfe:	4b92      	ldr	r3, [pc, #584]	; (8000e48 <getUSARTData+0x260>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	2b23      	cmp	r3, #35	; 0x23
 8000c04:	f040 811a 	bne.w	8000e3c <getUSARTData+0x254>
			 if(memcmp(data + 1, "PWM=", 4) == 0 || memcmp(data + 1, "pwm=", 4) == 0){
 8000c08:	4b90      	ldr	r3, [pc, #576]	; (8000e4c <getUSARTData+0x264>)
 8000c0a:	2204      	movs	r2, #4
 8000c0c:	4990      	ldr	r1, [pc, #576]	; (8000e50 <getUSARTData+0x268>)
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f008 fc6e 	bl	80094f0 <memcmp>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d008      	beq.n	8000c2c <getUSARTData+0x44>
 8000c1a:	4b8c      	ldr	r3, [pc, #560]	; (8000e4c <getUSARTData+0x264>)
 8000c1c:	2204      	movs	r2, #4
 8000c1e:	498d      	ldr	r1, [pc, #564]	; (8000e54 <getUSARTData+0x26c>)
 8000c20:	4618      	mov	r0, r3
 8000c22:	f008 fc65 	bl	80094f0 <memcmp>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d155      	bne.n	8000cd8 <getUSARTData+0xf0>
				uint8_t value[4];
				memcpy(value, data + 5, 4);
 8000c2c:	4b8a      	ldr	r3, [pc, #552]	; (8000e58 <getUSARTData+0x270>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	60bb      	str	r3, [r7, #8]
				uint16_t x = atoi(value);
 8000c32:	f107 0308 	add.w	r3, r7, #8
 8000c36:	4618      	mov	r0, r3
 8000c38:	f008 fc2b 	bl	8009492 <atoi>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	81bb      	strh	r3, [r7, #12]
				if(x){
 8000c40:	89bb      	ldrh	r3, [r7, #12]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f000 80f9 	beq.w	8000e3a <getUSARTData+0x252>
					x = constrain(x, 1000, 2000);
 8000c48:	89bb      	ldrh	r3, [r7, #12]
 8000c4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000c4e:	d307      	bcc.n	8000c60 <getUSARTData+0x78>
 8000c50:	89bb      	ldrh	r3, [r7, #12]
 8000c52:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000c56:	bf28      	it	cs
 8000c58:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	e001      	b.n	8000c64 <getUSARTData+0x7c>
 8000c60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c64:	81bb      	strh	r3, [r7, #12]
					newPWM = map(x, 1000, 2000, PWM_MIN, PWM_MAX);
 8000c66:	89bb      	ldrh	r3, [r7, #12]
 8000c68:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000c6c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000c70:	fb02 f303 	mul.w	r3, r2, r3
 8000c74:	4a79      	ldr	r2, [pc, #484]	; (8000e5c <getUSARTData+0x274>)
 8000c76:	fb82 1203 	smull	r1, r2, r2, r3
 8000c7a:	1192      	asrs	r2, r2, #6
 8000c7c:	17db      	asrs	r3, r3, #31
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	b21a      	sxth	r2, r3
 8000c82:	4b77      	ldr	r3, [pc, #476]	; (8000e60 <getUSARTData+0x278>)
 8000c84:	801a      	strh	r2, [r3, #0]
					setPWM = newPWM;
 8000c86:	4b76      	ldr	r3, [pc, #472]	; (8000e60 <getUSARTData+0x278>)
 8000c88:	881b      	ldrh	r3, [r3, #0]
 8000c8a:	b21a      	sxth	r2, r3
 8000c8c:	4b75      	ldr	r3, [pc, #468]	; (8000e64 <getUSARTData+0x27c>)
 8000c8e:	801a      	strh	r2, [r3, #0]

					TIM1->CCR1 = setPWM;
 8000c90:	4b74      	ldr	r3, [pc, #464]	; (8000e64 <getUSARTData+0x27c>)
 8000c92:	881b      	ldrh	r3, [r3, #0]
 8000c94:	b21a      	sxth	r2, r3
 8000c96:	4b74      	ldr	r3, [pc, #464]	; (8000e68 <getUSARTData+0x280>)
 8000c98:	635a      	str	r2, [r3, #52]	; 0x34
					TIM1->CCR5 = setPWM + compWindowOffset;
 8000c9a:	4b72      	ldr	r3, [pc, #456]	; (8000e64 <getUSARTData+0x27c>)
 8000c9c:	881b      	ldrh	r3, [r3, #0]
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4b72      	ldr	r3, [pc, #456]	; (8000e6c <getUSARTData+0x284>)
 8000ca4:	881b      	ldrh	r3, [r3, #0]
 8000ca6:	b21b      	sxth	r3, r3
 8000ca8:	441a      	add	r2, r3
 8000caa:	4b6f      	ldr	r3, [pc, #444]	; (8000e68 <getUSARTData+0x280>)
 8000cac:	659a      	str	r2, [r3, #88]	; 0x58

					strSize = sprintf((char*)buffer, "PWM: %d\r\n", newPWM);
 8000cae:	4b6c      	ldr	r3, [pc, #432]	; (8000e60 <getUSARTData+0x278>)
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	b21b      	sxth	r3, r3
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	496e      	ldr	r1, [pc, #440]	; (8000e70 <getUSARTData+0x288>)
 8000cb8:	486e      	ldr	r0, [pc, #440]	; (8000e74 <getUSARTData+0x28c>)
 8000cba:	f009 f88d 	bl	8009dd8 <siprintf>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	b29a      	uxth	r2, r3
 8000cc2:	4b6d      	ldr	r3, [pc, #436]	; (8000e78 <getUSARTData+0x290>)
 8000cc4:	801a      	strh	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, buffer, strSize, 50);
 8000cc6:	4b6c      	ldr	r3, [pc, #432]	; (8000e78 <getUSARTData+0x290>)
 8000cc8:	881b      	ldrh	r3, [r3, #0]
 8000cca:	b29a      	uxth	r2, r3
 8000ccc:	2332      	movs	r3, #50	; 0x32
 8000cce:	4969      	ldr	r1, [pc, #420]	; (8000e74 <getUSARTData+0x28c>)
 8000cd0:	486a      	ldr	r0, [pc, #424]	; (8000e7c <getUSARTData+0x294>)
 8000cd2:	f007 fcfd 	bl	80086d0 <HAL_UART_Transmit>
			 if(memcmp(data + 1, "PWM=", 4) == 0 || memcmp(data + 1, "pwm=", 4) == 0){
 8000cd6:	e0b0      	b.n	8000e3a <getUSARTData+0x252>
				}
			}
			else if(memcmp(data + 1, "OCO=", 4) == 0 || memcmp(data + 1, "oco=", 4) == 0){
 8000cd8:	4b5c      	ldr	r3, [pc, #368]	; (8000e4c <getUSARTData+0x264>)
 8000cda:	2204      	movs	r2, #4
 8000cdc:	4968      	ldr	r1, [pc, #416]	; (8000e80 <getUSARTData+0x298>)
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f008 fc06 	bl	80094f0 <memcmp>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d008      	beq.n	8000cfc <getUSARTData+0x114>
 8000cea:	4b58      	ldr	r3, [pc, #352]	; (8000e4c <getUSARTData+0x264>)
 8000cec:	2204      	movs	r2, #4
 8000cee:	4965      	ldr	r1, [pc, #404]	; (8000e84 <getUSARTData+0x29c>)
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f008 fbfd 	bl	80094f0 <memcmp>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d12a      	bne.n	8000d52 <getUSARTData+0x16a>
				uint8_t value[3];
				memcpy(value, data + 5, 3);
 8000cfc:	4a56      	ldr	r2, [pc, #344]	; (8000e58 <getUSARTData+0x270>)
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	8811      	ldrh	r1, [r2, #0]
 8000d02:	7892      	ldrb	r2, [r2, #2]
 8000d04:	8019      	strh	r1, [r3, #0]
 8000d06:	709a      	strb	r2, [r3, #2]
				uint16_t x = atoi(value);
 8000d08:	1d3b      	adds	r3, r7, #4
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f008 fbc1 	bl	8009492 <atoi>
 8000d10:	4603      	mov	r3, r0
 8000d12:	81fb      	strh	r3, [r7, #14]
				if(x) oc5Value  = constrain(x, 0, 255);
 8000d14:	89fb      	ldrh	r3, [r7, #14]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d006      	beq.n	8000d28 <getUSARTData+0x140>
 8000d1a:	89fb      	ldrh	r3, [r7, #14]
 8000d1c:	2bff      	cmp	r3, #255	; 0xff
 8000d1e:	bf28      	it	cs
 8000d20:	23ff      	movcs	r3, #255	; 0xff
 8000d22:	b29a      	uxth	r2, r3
 8000d24:	4b58      	ldr	r3, [pc, #352]	; (8000e88 <getUSARTData+0x2a0>)
 8000d26:	801a      	strh	r2, [r3, #0]
				strSize = sprintf((char*)buffer, "oc5: %d\r\n", oc5Value);
 8000d28:	4b57      	ldr	r3, [pc, #348]	; (8000e88 <getUSARTData+0x2a0>)
 8000d2a:	881b      	ldrh	r3, [r3, #0]
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	461a      	mov	r2, r3
 8000d30:	4956      	ldr	r1, [pc, #344]	; (8000e8c <getUSARTData+0x2a4>)
 8000d32:	4850      	ldr	r0, [pc, #320]	; (8000e74 <getUSARTData+0x28c>)
 8000d34:	f009 f850 	bl	8009dd8 <siprintf>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	b29a      	uxth	r2, r3
 8000d3c:	4b4e      	ldr	r3, [pc, #312]	; (8000e78 <getUSARTData+0x290>)
 8000d3e:	801a      	strh	r2, [r3, #0]
				HAL_UART_Transmit(&huart1, buffer, strSize, 50);
 8000d40:	4b4d      	ldr	r3, [pc, #308]	; (8000e78 <getUSARTData+0x290>)
 8000d42:	881b      	ldrh	r3, [r3, #0]
 8000d44:	b29a      	uxth	r2, r3
 8000d46:	2332      	movs	r3, #50	; 0x32
 8000d48:	494a      	ldr	r1, [pc, #296]	; (8000e74 <getUSARTData+0x28c>)
 8000d4a:	484c      	ldr	r0, [pc, #304]	; (8000e7c <getUSARTData+0x294>)
 8000d4c:	f007 fcc0 	bl	80086d0 <HAL_UART_Transmit>
			else if(memcmp(data + 1, "OCO=", 4) == 0 || memcmp(data + 1, "oco=", 4) == 0){
 8000d50:	e074      	b.n	8000e3c <getUSARTData+0x254>
			}
			else if(memcmp(data + 1, "STA", 3) == 0 || memcmp(data + 1, "sta", 3) == 0){
 8000d52:	4b3e      	ldr	r3, [pc, #248]	; (8000e4c <getUSARTData+0x264>)
 8000d54:	2203      	movs	r2, #3
 8000d56:	494e      	ldr	r1, [pc, #312]	; (8000e90 <getUSARTData+0x2a8>)
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f008 fbc9 	bl	80094f0 <memcmp>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d008      	beq.n	8000d76 <getUSARTData+0x18e>
 8000d64:	4b39      	ldr	r3, [pc, #228]	; (8000e4c <getUSARTData+0x264>)
 8000d66:	2203      	movs	r2, #3
 8000d68:	494a      	ldr	r1, [pc, #296]	; (8000e94 <getUSARTData+0x2ac>)
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f008 fbc0 	bl	80094f0 <memcmp>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d120      	bne.n	8000db8 <getUSARTData+0x1d0>
				motorGotStarted = 1;
 8000d76:	4b48      	ldr	r3, [pc, #288]	; (8000e98 <getUSARTData+0x2b0>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	701a      	strb	r2, [r3, #0]
				HAL_TIM_IC_Stop_IT(&htim15, TIM_CHANNEL_1);
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4847      	ldr	r0, [pc, #284]	; (8000e9c <getUSARTData+0x2b4>)
 8000d80:	f006 f95e 	bl	8007040 <HAL_TIM_IC_Stop_IT>
				HAL_TIM_IC_Stop_IT(&htim15, TIM_CHANNEL_2);
 8000d84:	2104      	movs	r1, #4
 8000d86:	4845      	ldr	r0, [pc, #276]	; (8000e9c <getUSARTData+0x2b4>)
 8000d88:	f006 f95a 	bl	8007040 <HAL_TIM_IC_Stop_IT>
				strSize = sprintf((char*)buffer, "Start Motor\r\n");
 8000d8c:	4a39      	ldr	r2, [pc, #228]	; (8000e74 <getUSARTData+0x28c>)
 8000d8e:	4b44      	ldr	r3, [pc, #272]	; (8000ea0 <getUSARTData+0x2b8>)
 8000d90:	4614      	mov	r4, r2
 8000d92:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000d94:	6020      	str	r0, [r4, #0]
 8000d96:	6061      	str	r1, [r4, #4]
 8000d98:	60a2      	str	r2, [r4, #8]
 8000d9a:	881b      	ldrh	r3, [r3, #0]
 8000d9c:	81a3      	strh	r3, [r4, #12]
 8000d9e:	230d      	movs	r3, #13
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	4b35      	ldr	r3, [pc, #212]	; (8000e78 <getUSARTData+0x290>)
 8000da4:	801a      	strh	r2, [r3, #0]
				HAL_UART_Transmit(&huart1, buffer, strSize, 50);
 8000da6:	4b34      	ldr	r3, [pc, #208]	; (8000e78 <getUSARTData+0x290>)
 8000da8:	881b      	ldrh	r3, [r3, #0]
 8000daa:	b29a      	uxth	r2, r3
 8000dac:	2332      	movs	r3, #50	; 0x32
 8000dae:	4931      	ldr	r1, [pc, #196]	; (8000e74 <getUSARTData+0x28c>)
 8000db0:	4832      	ldr	r0, [pc, #200]	; (8000e7c <getUSARTData+0x294>)
 8000db2:	f007 fc8d 	bl	80086d0 <HAL_UART_Transmit>
 8000db6:	e041      	b.n	8000e3c <getUSARTData+0x254>
			}
			else if(memcmp(data + 1, "STO", 3) == 0 || memcmp(data + 1, "sto", 3) == 0){
 8000db8:	4b24      	ldr	r3, [pc, #144]	; (8000e4c <getUSARTData+0x264>)
 8000dba:	2203      	movs	r2, #3
 8000dbc:	4939      	ldr	r1, [pc, #228]	; (8000ea4 <getUSARTData+0x2bc>)
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f008 fb96 	bl	80094f0 <memcmp>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d008      	beq.n	8000ddc <getUSARTData+0x1f4>
 8000dca:	4b20      	ldr	r3, [pc, #128]	; (8000e4c <getUSARTData+0x264>)
 8000dcc:	2203      	movs	r2, #3
 8000dce:	4936      	ldr	r1, [pc, #216]	; (8000ea8 <getUSARTData+0x2c0>)
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f008 fb8d 	bl	80094f0 <memcmp>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d12f      	bne.n	8000e3c <getUSARTData+0x254>
				newPWM = setPWM = 0;
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4b21      	ldr	r3, [pc, #132]	; (8000e64 <getUSARTData+0x27c>)
 8000de0:	460a      	mov	r2, r1
 8000de2:	801a      	strh	r2, [r3, #0]
 8000de4:	4b1e      	ldr	r3, [pc, #120]	; (8000e60 <getUSARTData+0x278>)
 8000de6:	460a      	mov	r2, r1
 8000de8:	801a      	strh	r2, [r3, #0]
				TIM1->CCR1 = setPWM;
 8000dea:	4b1e      	ldr	r3, [pc, #120]	; (8000e64 <getUSARTData+0x27c>)
 8000dec:	881b      	ldrh	r3, [r3, #0]
 8000dee:	b21a      	sxth	r2, r3
 8000df0:	4b1d      	ldr	r3, [pc, #116]	; (8000e68 <getUSARTData+0x280>)
 8000df2:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR5 = setPWM + compWindowOffset;
 8000df4:	4b1b      	ldr	r3, [pc, #108]	; (8000e64 <getUSARTData+0x27c>)
 8000df6:	881b      	ldrh	r3, [r3, #0]
 8000df8:	b21b      	sxth	r3, r3
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	; (8000e6c <getUSARTData+0x284>)
 8000dfe:	881b      	ldrh	r3, [r3, #0]
 8000e00:	b21b      	sxth	r3, r3
 8000e02:	441a      	add	r2, r3
 8000e04:	4b18      	ldr	r3, [pc, #96]	; (8000e68 <getUSARTData+0x280>)
 8000e06:	659a      	str	r2, [r3, #88]	; 0x58
				motorGotStarted = 0;
 8000e08:	4b23      	ldr	r3, [pc, #140]	; (8000e98 <getUSARTData+0x2b0>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	701a      	strb	r2, [r3, #0]
				strSize = sprintf((char*)buffer, "Stop Motor\r\n");
 8000e0e:	4a19      	ldr	r2, [pc, #100]	; (8000e74 <getUSARTData+0x28c>)
 8000e10:	4b26      	ldr	r3, [pc, #152]	; (8000eac <getUSARTData+0x2c4>)
 8000e12:	4614      	mov	r4, r2
 8000e14:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000e16:	6020      	str	r0, [r4, #0]
 8000e18:	6061      	str	r1, [r4, #4]
 8000e1a:	60a2      	str	r2, [r4, #8]
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	7323      	strb	r3, [r4, #12]
 8000e20:	230c      	movs	r3, #12
 8000e22:	b29a      	uxth	r2, r3
 8000e24:	4b14      	ldr	r3, [pc, #80]	; (8000e78 <getUSARTData+0x290>)
 8000e26:	801a      	strh	r2, [r3, #0]
				HAL_UART_Transmit(&huart1, buffer, strSize, 50);
 8000e28:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <getUSARTData+0x290>)
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	b29a      	uxth	r2, r3
 8000e2e:	2332      	movs	r3, #50	; 0x32
 8000e30:	4910      	ldr	r1, [pc, #64]	; (8000e74 <getUSARTData+0x28c>)
 8000e32:	4812      	ldr	r0, [pc, #72]	; (8000e7c <getUSARTData+0x294>)
 8000e34:	f007 fc4c 	bl	80086d0 <HAL_UART_Transmit>
			}
		}
	 }
}
 8000e38:	e000      	b.n	8000e3c <getUSARTData+0x254>
			 if(memcmp(data + 1, "PWM=", 4) == 0 || memcmp(data + 1, "pwm=", 4) == 0){
 8000e3a:	bf00      	nop
}
 8000e3c:	bf00      	nop
 8000e3e:	3714      	adds	r7, #20
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd90      	pop	{r4, r7, pc}
 8000e44:	20000210 	.word	0x20000210
 8000e48:	20000220 	.word	0x20000220
 8000e4c:	20000221 	.word	0x20000221
 8000e50:	0800b6e0 	.word	0x0800b6e0
 8000e54:	0800b6e8 	.word	0x0800b6e8
 8000e58:	20000225 	.word	0x20000225
 8000e5c:	10624dd3 	.word	0x10624dd3
 8000e60:	20000002 	.word	0x20000002
 8000e64:	20000004 	.word	0x20000004
 8000e68:	40012c00 	.word	0x40012c00
 8000e6c:	20000006 	.word	0x20000006
 8000e70:	0800b6f0 	.word	0x0800b6f0
 8000e74:	200004b8 	.word	0x200004b8
 8000e78:	20000788 	.word	0x20000788
 8000e7c:	20000424 	.word	0x20000424
 8000e80:	0800b6fc 	.word	0x0800b6fc
 8000e84:	0800b704 	.word	0x0800b704
 8000e88:	20000008 	.word	0x20000008
 8000e8c:	0800b70c 	.word	0x0800b70c
 8000e90:	0800b718 	.word	0x0800b718
 8000e94:	0800b71c 	.word	0x0800b71c
 8000e98:	20000211 	.word	0x20000211
 8000e9c:	200002d0 	.word	0x200002d0
 8000ea0:	0800b720 	.word	0x0800b720
 8000ea4:	0800b730 	.word	0x0800b730
 8000ea8:	0800b734 	.word	0x0800b734
 8000eac:	0800b738 	.word	0x0800b738

08000eb0 <commutateNow_0>:
void commutateNow_0(void){
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(INH_B_GPIO_Port, INH_B_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2140      	movs	r1, #64	; 0x40
 8000eb8:	4807      	ldr	r0, [pc, #28]	; (8000ed8 <commutateNow_0+0x28>)
 8000eba:	f004 fb75 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN_C_GPIO_Port, IN_C_Pin, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2180      	movs	r1, #128	; 0x80
 8000ec2:	4805      	ldr	r0, [pc, #20]	; (8000ed8 <commutateNow_0+0x28>)
 8000ec4:	f004 fb70 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH_C_GPIO_Port, INH_C_Pin, GPIO_PIN_SET);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ece:	4802      	ldr	r0, [pc, #8]	; (8000ed8 <commutateNow_0+0x28>)
 8000ed0:	f004 fb6a 	bl	80055a8 <HAL_GPIO_WritePin>
}
 8000ed4:	bf00      	nop
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	48000400 	.word	0x48000400

08000edc <commutateNow_1>:

void commutateNow_1(void){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(INH_A_GPIO_Port, INH_A_Pin, GPIO_PIN_RESET);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	2110      	movs	r1, #16
 8000ee4:	4807      	ldr	r0, [pc, #28]	; (8000f04 <commutateNow_1+0x28>)
 8000ee6:	f004 fb5f 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN_B_GPIO_Port, IN_B_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	2120      	movs	r1, #32
 8000eee:	4805      	ldr	r0, [pc, #20]	; (8000f04 <commutateNow_1+0x28>)
 8000ef0:	f004 fb5a 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH_B_GPIO_Port, INH_B_Pin, GPIO_PIN_SET);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2140      	movs	r1, #64	; 0x40
 8000ef8:	4802      	ldr	r0, [pc, #8]	; (8000f04 <commutateNow_1+0x28>)
 8000efa:	f004 fb55 	bl	80055a8 <HAL_GPIO_WritePin>
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	48000400 	.word	0x48000400

08000f08 <commutateNow_2>:

void commutateNow_2(void){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IN_A_GPIO_Port, IN_A_Pin, GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2108      	movs	r1, #8
 8000f10:	4807      	ldr	r0, [pc, #28]	; (8000f30 <commutateNow_2+0x28>)
 8000f12:	f004 fb49 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH_A_GPIO_Port, INH_A_Pin, GPIO_PIN_SET);
 8000f16:	2201      	movs	r2, #1
 8000f18:	2110      	movs	r1, #16
 8000f1a:	4805      	ldr	r0, [pc, #20]	; (8000f30 <commutateNow_2+0x28>)
 8000f1c:	f004 fb44 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH_C_GPIO_Port, INH_C_Pin, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f26:	4802      	ldr	r0, [pc, #8]	; (8000f30 <commutateNow_2+0x28>)
 8000f28:	f004 fb3e 	bl	80055a8 <HAL_GPIO_WritePin>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	48000400 	.word	0x48000400

08000f34 <commutateNow_3>:

void commutateNow_3(void){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(INH_B_GPIO_Port, INH_B_Pin, GPIO_PIN_RESET); //INH_B connected to ground, IC B Sleep Mode
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2140      	movs	r1, #64	; 0x40
 8000f3c:	4807      	ldr	r0, [pc, #28]	; (8000f5c <commutateNow_3+0x28>)
 8000f3e:	f004 fb33 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN_C_GPIO_Port, IN_C_Pin, GPIO_PIN_SET); //IN_C floating, pwm mode
 8000f42:	2201      	movs	r2, #1
 8000f44:	2180      	movs	r1, #128	; 0x80
 8000f46:	4805      	ldr	r0, [pc, #20]	; (8000f5c <commutateNow_3+0x28>)
 8000f48:	f004 fb2e 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH_C_GPIO_Port, INH_C_Pin, GPIO_PIN_SET); //INH_C is high, IC C Active Mode
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f52:	4802      	ldr	r0, [pc, #8]	; (8000f5c <commutateNow_3+0x28>)
 8000f54:	f004 fb28 	bl	80055a8 <HAL_GPIO_WritePin>

}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	48000400 	.word	0x48000400

08000f60 <commutateNow_4>:

void commutateNow_4(void){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(INH_A_GPIO_Port, INH_A_Pin, GPIO_PIN_RESET); //INH_A connected to ground, IC A Sleep Mode
 8000f64:	2200      	movs	r2, #0
 8000f66:	2110      	movs	r1, #16
 8000f68:	4807      	ldr	r0, [pc, #28]	; (8000f88 <commutateNow_4+0x28>)
 8000f6a:	f004 fb1d 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN_B_GPIO_Port, IN_B_Pin, GPIO_PIN_RESET); //IN_B connected to ground
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2120      	movs	r1, #32
 8000f72:	4805      	ldr	r0, [pc, #20]	; (8000f88 <commutateNow_4+0x28>)
 8000f74:	f004 fb18 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH_B_GPIO_Port, INH_B_Pin, GPIO_PIN_SET); //INH_B is high, IC B Active Mode
 8000f78:	2201      	movs	r2, #1
 8000f7a:	2140      	movs	r1, #64	; 0x40
 8000f7c:	4802      	ldr	r0, [pc, #8]	; (8000f88 <commutateNow_4+0x28>)
 8000f7e:	f004 fb13 	bl	80055a8 <HAL_GPIO_WritePin>

}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	48000400 	.word	0x48000400

08000f8c <commutateNow_5>:
void commutateNow_5(void){
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IN_A_GPIO_Port, IN_A_Pin, GPIO_PIN_SET); //IN_A connected to ground, PWM Mode
 8000f90:	2201      	movs	r2, #1
 8000f92:	2108      	movs	r1, #8
 8000f94:	4807      	ldr	r0, [pc, #28]	; (8000fb4 <commutateNow_5+0x28>)
 8000f96:	f004 fb07 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH_A_GPIO_Port, INH_A_Pin, GPIO_PIN_SET); //INH_A is HIGH, IC A Active Mode
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	2110      	movs	r1, #16
 8000f9e:	4805      	ldr	r0, [pc, #20]	; (8000fb4 <commutateNow_5+0x28>)
 8000fa0:	f004 fb02 	bl	80055a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH_C_GPIO_Port, INH_C_Pin, GPIO_PIN_RESET); //INH_C connected to ground, IC C Sleep Mode
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000faa:	4802      	ldr	r0, [pc, #8]	; (8000fb4 <commutateNow_5+0x28>)
 8000fac:	f004 fafc 	bl	80055a8 <HAL_GPIO_WritePin>
}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	48000400 	.word	0x48000400

08000fb8 <commutationPattern>:

void commutationPattern(uint8_t step){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	if (step == NEXT && waitForCommutation == 1) {
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	2b09      	cmp	r3, #9
 8000fc6:	f040 8098 	bne.w	80010fa <commutationPattern+0x142>
 8000fca:	4b6d      	ldr	r3, [pc, #436]	; (8001180 <commutationPattern+0x1c8>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	f040 8092 	bne.w	80010fa <commutationPattern+0x142>
		if (commutationStepCounter < STEP_5)
 8000fd6:	4b6b      	ldr	r3, [pc, #428]	; (8001184 <commutationPattern+0x1cc>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b04      	cmp	r3, #4
 8000fde:	d807      	bhi.n	8000ff0 <commutationPattern+0x38>
			commutationStepCounter++;
 8000fe0:	4b68      	ldr	r3, [pc, #416]	; (8001184 <commutationPattern+0x1cc>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	4b66      	ldr	r3, [pc, #408]	; (8001184 <commutationPattern+0x1cc>)
 8000fec:	701a      	strb	r2, [r3, #0]
 8000fee:	e002      	b.n	8000ff6 <commutationPattern+0x3e>
		else
			commutationStepCounter = STEP_0;
 8000ff0:	4b64      	ldr	r3, [pc, #400]	; (8001184 <commutationPattern+0x1cc>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]

		switch (commutationStepCounter) {
 8000ff6:	4b63      	ldr	r3, [pc, #396]	; (8001184 <commutationPattern+0x1cc>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	2b05      	cmp	r3, #5
 8000ffe:	f200 80a3 	bhi.w	8001148 <commutationPattern+0x190>
 8001002:	a201      	add	r2, pc, #4	; (adr r2, 8001008 <commutationPattern+0x50>)
 8001004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001008:	08001021 	.word	0x08001021
 800100c:	08001045 	.word	0x08001045
 8001010:	08001069 	.word	0x08001069
 8001014:	0800108d 	.word	0x0800108d
 8001018:	080010b1 	.word	0x080010b1
 800101c:	080010d5 	.word	0x080010d5
		case STEP_0:
			commutateNow_0();
 8001020:	f7ff ff46 	bl	8000eb0 <commutateNow_0>
			COMPDELAY;
 8001024:	2300      	movs	r3, #0
 8001026:	61fb      	str	r3, [r7, #28]
 8001028:	e002      	b.n	8001030 <commutationPattern+0x78>
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	3301      	adds	r3, #1
 800102e:	61fb      	str	r3, [r7, #28]
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	2bf9      	cmp	r3, #249	; 0xf9
 8001034:	d9f9      	bls.n	800102a <commutationPattern+0x72>
			waitForCommutation = 0;
 8001036:	4b52      	ldr	r3, [pc, #328]	; (8001180 <commutationPattern+0x1c8>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
			HAL_COMP_Start_IT(&hcomp2);
 800103c:	4852      	ldr	r0, [pc, #328]	; (8001188 <commutationPattern+0x1d0>)
 800103e:	f003 fadf 	bl	8004600 <HAL_COMP_Start_IT>
			break;
 8001042:	e059      	b.n	80010f8 <commutationPattern+0x140>
		case STEP_1:
			commutateNow_1();
 8001044:	f7ff ff4a 	bl	8000edc <commutateNow_1>
			COMPDELAY;
 8001048:	2300      	movs	r3, #0
 800104a:	61bb      	str	r3, [r7, #24]
 800104c:	e002      	b.n	8001054 <commutationPattern+0x9c>
 800104e:	69bb      	ldr	r3, [r7, #24]
 8001050:	3301      	adds	r3, #1
 8001052:	61bb      	str	r3, [r7, #24]
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	2bf9      	cmp	r3, #249	; 0xf9
 8001058:	d9f9      	bls.n	800104e <commutationPattern+0x96>
			waitForCommutation = 0;
 800105a:	4b49      	ldr	r3, [pc, #292]	; (8001180 <commutationPattern+0x1c8>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
			HAL_COMP_Start_IT(&hcomp1);
 8001060:	484a      	ldr	r0, [pc, #296]	; (800118c <commutationPattern+0x1d4>)
 8001062:	f003 facd 	bl	8004600 <HAL_COMP_Start_IT>
			break;
 8001066:	e047      	b.n	80010f8 <commutationPattern+0x140>
		case STEP_2:
			commutateNow_2();
 8001068:	f7ff ff4e 	bl	8000f08 <commutateNow_2>
			COMPDELAY;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
 8001070:	e002      	b.n	8001078 <commutationPattern+0xc0>
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	3301      	adds	r3, #1
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	2bf9      	cmp	r3, #249	; 0xf9
 800107c:	d9f9      	bls.n	8001072 <commutationPattern+0xba>
			waitForCommutation = 0;
 800107e:	4b40      	ldr	r3, [pc, #256]	; (8001180 <commutationPattern+0x1c8>)
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
			HAL_COMP_Start_IT(&hcomp3);
 8001084:	4842      	ldr	r0, [pc, #264]	; (8001190 <commutationPattern+0x1d8>)
 8001086:	f003 fabb 	bl	8004600 <HAL_COMP_Start_IT>
			break;
 800108a:	e035      	b.n	80010f8 <commutationPattern+0x140>
		case STEP_3:
			commutateNow_3();
 800108c:	f7ff ff52 	bl	8000f34 <commutateNow_3>
			COMPDELAY;
 8001090:	2300      	movs	r3, #0
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	e002      	b.n	800109c <commutationPattern+0xe4>
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	3301      	adds	r3, #1
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	2bf9      	cmp	r3, #249	; 0xf9
 80010a0:	d9f9      	bls.n	8001096 <commutationPattern+0xde>
			waitForCommutation = 0;
 80010a2:	4b37      	ldr	r3, [pc, #220]	; (8001180 <commutationPattern+0x1c8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
			HAL_COMP_Start_IT(&hcomp2);
 80010a8:	4837      	ldr	r0, [pc, #220]	; (8001188 <commutationPattern+0x1d0>)
 80010aa:	f003 faa9 	bl	8004600 <HAL_COMP_Start_IT>
			break;
 80010ae:	e023      	b.n	80010f8 <commutationPattern+0x140>
		case STEP_4:
			commutateNow_4();
 80010b0:	f7ff ff56 	bl	8000f60 <commutateNow_4>
			COMPDELAY;
 80010b4:	2300      	movs	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	e002      	b.n	80010c0 <commutationPattern+0x108>
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	3301      	adds	r3, #1
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	2bf9      	cmp	r3, #249	; 0xf9
 80010c4:	d9f9      	bls.n	80010ba <commutationPattern+0x102>
			waitForCommutation = 0;
 80010c6:	4b2e      	ldr	r3, [pc, #184]	; (8001180 <commutationPattern+0x1c8>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
			HAL_COMP_Start_IT(&hcomp1);
 80010cc:	482f      	ldr	r0, [pc, #188]	; (800118c <commutationPattern+0x1d4>)
 80010ce:	f003 fa97 	bl	8004600 <HAL_COMP_Start_IT>
			break;
 80010d2:	e011      	b.n	80010f8 <commutationPattern+0x140>
		case STEP_5:
			commutateNow_5();
 80010d4:	f7ff ff5a 	bl	8000f8c <commutateNow_5>
			COMPDELAY;
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	e002      	b.n	80010e4 <commutationPattern+0x12c>
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	3301      	adds	r3, #1
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	2bf9      	cmp	r3, #249	; 0xf9
 80010e8:	d9f9      	bls.n	80010de <commutationPattern+0x126>
			waitForCommutation = 0;
 80010ea:	4b25      	ldr	r3, [pc, #148]	; (8001180 <commutationPattern+0x1c8>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
			HAL_COMP_Start_IT(&hcomp3);
 80010f0:	4827      	ldr	r0, [pc, #156]	; (8001190 <commutationPattern+0x1d8>)
 80010f2:	f003 fa85 	bl	8004600 <HAL_COMP_Start_IT>
			break;
 80010f6:	bf00      	nop
		}
	} else {
 80010f8:	e026      	b.n	8001148 <commutationPattern+0x190>
		waitForCommutation = 0;
 80010fa:	4b21      	ldr	r3, [pc, #132]	; (8001180 <commutationPattern+0x1c8>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
		switch (step) {
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	2b05      	cmp	r3, #5
 8001104:	d821      	bhi.n	800114a <commutationPattern+0x192>
 8001106:	a201      	add	r2, pc, #4	; (adr r2, 800110c <commutationPattern+0x154>)
 8001108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800110c:	08001125 	.word	0x08001125
 8001110:	0800112b 	.word	0x0800112b
 8001114:	08001131 	.word	0x08001131
 8001118:	08001137 	.word	0x08001137
 800111c:	0800113d 	.word	0x0800113d
 8001120:	08001143 	.word	0x08001143
		case STEP_0:
			commutateNow_0();
 8001124:	f7ff fec4 	bl	8000eb0 <commutateNow_0>
			break;
 8001128:	e00f      	b.n	800114a <commutationPattern+0x192>
		case STEP_1:
			commutateNow_1();
 800112a:	f7ff fed7 	bl	8000edc <commutateNow_1>
			break;
 800112e:	e00c      	b.n	800114a <commutationPattern+0x192>
		case STEP_2:
			commutateNow_2();
 8001130:	f7ff feea 	bl	8000f08 <commutateNow_2>
			break;
 8001134:	e009      	b.n	800114a <commutationPattern+0x192>
		case STEP_3:
			commutateNow_3();
 8001136:	f7ff fefd 	bl	8000f34 <commutateNow_3>
			break;
 800113a:	e006      	b.n	800114a <commutationPattern+0x192>
		case STEP_4:
			commutateNow_4();
 800113c:	f7ff ff10 	bl	8000f60 <commutateNow_4>
			break;
 8001140:	e003      	b.n	800114a <commutationPattern+0x192>
		case STEP_5:
			commutateNow_5();
 8001142:	f7ff ff23 	bl	8000f8c <commutateNow_5>
			break;
 8001146:	e000      	b.n	800114a <commutationPattern+0x192>
	} else {
 8001148:	bf00      	nop
		}
	}
	if(commutationStepCounter == STEP_0){
 800114a:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <commutationPattern+0x1cc>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	b2db      	uxtb	r3, r3
 8001150:	2b00      	cmp	r3, #0
 8001152:	d104      	bne.n	800115e <commutationPattern+0x1a6>
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001154:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <commutationPattern+0x1dc>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2200      	movs	r2, #0
 800115a:	625a      	str	r2, [r3, #36]	; 0x24
	} else if(commutationStepCounter == STEP_5){
		tim2cnt = __HAL_TIM_GET_COUNTER(&htim2);
		readRotation = true;
	}
}
 800115c:	e00c      	b.n	8001178 <commutationPattern+0x1c0>
	} else if(commutationStepCounter == STEP_5){
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <commutationPattern+0x1cc>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b05      	cmp	r3, #5
 8001166:	d107      	bne.n	8001178 <commutationPattern+0x1c0>
		tim2cnt = __HAL_TIM_GET_COUNTER(&htim2);
 8001168:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <commutationPattern+0x1dc>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116e:	4a0a      	ldr	r2, [pc, #40]	; (8001198 <commutationPattern+0x1e0>)
 8001170:	6013      	str	r3, [r2, #0]
		readRotation = true;
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <commutationPattern+0x1e4>)
 8001174:	2201      	movs	r2, #1
 8001176:	701a      	strb	r2, [r3, #0]
}
 8001178:	bf00      	nop
 800117a:	3720      	adds	r7, #32
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000000 	.word	0x20000000
 8001184:	20000278 	.word	0x20000278
 8001188:	20000608 	.word	0x20000608
 800118c:	20000318 	.word	0x20000318
 8001190:	20000638 	.word	0x20000638
 8001194:	20000748 	.word	0x20000748
 8001198:	200005c4 	.word	0x200005c4
 800119c:	20000212 	.word	0x20000212

080011a0 <startMotor>:
	}
	HAL_Delay(150);
	motorGotStarted = 2;
}*/

void startMotor(){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	mode_motor = MODE_MOTOR_START;
 80011a4:	4b15      	ldr	r3, [pc, #84]	; (80011fc <startMotor+0x5c>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	701a      	strb	r2, [r3, #0]
	newPWM = setPWM = 300;
 80011aa:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80011ae:	4b14      	ldr	r3, [pc, #80]	; (8001200 <startMotor+0x60>)
 80011b0:	460a      	mov	r2, r1
 80011b2:	801a      	strh	r2, [r3, #0]
 80011b4:	4b13      	ldr	r3, [pc, #76]	; (8001204 <startMotor+0x64>)
 80011b6:	460a      	mov	r2, r1
 80011b8:	801a      	strh	r2, [r3, #0]

	TIM1->CCR1 = setPWM;
 80011ba:	4b11      	ldr	r3, [pc, #68]	; (8001200 <startMotor+0x60>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	b21a      	sxth	r2, r3
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <startMotor+0x68>)
 80011c2:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR5 = setPWM + compWindowOffset;
 80011c4:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <startMotor+0x60>)
 80011c6:	881b      	ldrh	r3, [r3, #0]
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	461a      	mov	r2, r3
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <startMotor+0x6c>)
 80011ce:	881b      	ldrh	r3, [r3, #0]
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	441a      	add	r2, r3
 80011d4:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <startMotor+0x68>)
 80011d6:	659a      	str	r2, [r3, #88]	; 0x58
		step %= 6;
		i -= 10;
		//DWT_Delay(10);
	}*/

	commutationStepCounter = STEP_0;
 80011d8:	4b0d      	ldr	r3, [pc, #52]	; (8001210 <startMotor+0x70>)
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]
	waitForCommutation = 1;
 80011de:	4b0d      	ldr	r3, [pc, #52]	; (8001214 <startMotor+0x74>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	701a      	strb	r2, [r3, #0]
	commutationPattern(NEXT);
 80011e4:	2009      	movs	r0, #9
 80011e6:	f7ff fee7 	bl	8000fb8 <commutationPattern>
	waitForCommutation = 1;
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <startMotor+0x74>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	701a      	strb	r2, [r3, #0]
	motorGotStarted = 2;
 80011f0:	4b09      	ldr	r3, [pc, #36]	; (8001218 <startMotor+0x78>)
 80011f2:	2202      	movs	r2, #2
 80011f4:	701a      	strb	r2, [r3, #0]
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	2000021c 	.word	0x2000021c
 8001200:	20000004 	.word	0x20000004
 8001204:	20000002 	.word	0x20000002
 8001208:	40012c00 	.word	0x40012c00
 800120c:	20000006 	.word	0x20000006
 8001210:	20000278 	.word	0x20000278
 8001214:	20000000 	.word	0x20000000
 8001218:	20000211 	.word	0x20000211

0800121c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001220:	f001 fc18 	bl	8002a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001224:	f000 f8c4 	bl	80013b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001228:	f000 fd22 	bl	8001c70 <MX_GPIO_Init>
  MX_DMA_Init();
 800122c:	f000 fd02 	bl	8001c34 <MX_DMA_Init>
  MX_ADC1_Init();
 8001230:	f000 f91e 	bl	8001470 <MX_ADC1_Init>
  MX_COMP1_Init();
 8001234:	f000 f9ec 	bl	8001610 <MX_COMP1_Init>
  MX_COMP2_Init();
 8001238:	f000 fa1a 	bl	8001670 <MX_COMP2_Init>
  MX_COMP3_Init();
 800123c:	f000 fa48 	bl	80016d0 <MX_COMP3_Init>
  MX_DAC_Init();
 8001240:	f000 fa76 	bl	8001730 <MX_DAC_Init>
  MX_TIM1_Init();
 8001244:	f000 fa9e 	bl	8001784 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001248:	f000 fba4 	bl	8001994 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800124c:	f000 fcc2 	bl	8001bd4 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 8001250:	f000 f980 	bl	8001554 <MX_ADC2_Init>
  MX_TIM15_Init();
 8001254:	f000 fc3a 	bl	8001acc <MX_TIM15_Init>
  MX_TIM2_Init();
 8001258:	f000 fb4e 	bl	80018f8 <MX_TIM2_Init>
  MX_TIM6_Init();
 800125c:	f000 fbfe 	bl	8001a5c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(500);
 8001260:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001264:	f001 fc5c 	bl	8002b20 <HAL_Delay>
  DWT_Init();
 8001268:	f7ff fc9e 	bl	8000ba8 <DWT_Init>

  HAL_TIM_Base_Start(&htim2);
 800126c:	4841      	ldr	r0, [pc, #260]	; (8001374 <main+0x158>)
 800126e:	f005 fce7 	bl	8006c40 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8001272:	4841      	ldr	r0, [pc, #260]	; (8001378 <main+0x15c>)
 8001274:	f005 fd0e 	bl	8006c94 <HAL_TIM_Base_Start_IT>

  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001278:	4b40      	ldr	r3, [pc, #256]	; (800137c <main+0x160>)
 800127a:	2201      	movs	r2, #1
 800127c:	605a      	str	r2, [r3, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800127e:	4b3f      	ldr	r3, [pc, #252]	; (800137c <main+0x160>)
 8001280:	2200      	movs	r2, #0
 8001282:	60da      	str	r2, [r3, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8001284:	4b3d      	ldr	r3, [pc, #244]	; (800137c <main+0x160>)
 8001286:	2203      	movs	r2, #3
 8001288:	609a      	str	r2, [r3, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800128a:	4b3c      	ldr	r3, [pc, #240]	; (800137c <main+0x160>)
 800128c:	2200      	movs	r2, #0
 800128e:	611a      	str	r2, [r3, #16]
  sConfig.Offset = 0;
 8001290:	4b3a      	ldr	r3, [pc, #232]	; (800137c <main+0x160>)
 8001292:	2200      	movs	r2, #0
 8001294:	615a      	str	r2, [r3, #20]

  //HAL_ADC_Start(&hadc2);

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001296:	2100      	movs	r1, #0
 8001298:	4839      	ldr	r0, [pc, #228]	; (8001380 <main+0x164>)
 800129a:	f005 fdd5 	bl	8006e48 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_5);
 800129e:	2110      	movs	r1, #16
 80012a0:	4837      	ldr	r0, [pc, #220]	; (8001380 <main+0x164>)
 80012a2:	f005 fdd1 	bl	8006e48 <HAL_TIM_PWM_Start>
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_2);
 80012a6:	2104      	movs	r1, #4
 80012a8:	4835      	ldr	r0, [pc, #212]	; (8001380 <main+0x164>)
 80012aa:	f005 fd49 	bl	8006d40 <HAL_TIM_OC_Start>

  //HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80012ae:	2100      	movs	r1, #0
 80012b0:	4834      	ldr	r0, [pc, #208]	; (8001384 <main+0x168>)
 80012b2:	f003 fd11 	bl	8004cd8 <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 80012b6:	2300      	movs	r3, #0
 80012b8:	2200      	movs	r2, #0
 80012ba:	2100      	movs	r1, #0
 80012bc:	4831      	ldr	r0, [pc, #196]	; (8001384 <main+0x168>)
 80012be:	f003 fce6 	bl	8004c8e <HAL_DAC_SetValue>
  newPWM = setPWM = TIM1->CCR1 = TIM1->CCR5 = 0;
 80012c2:	4a31      	ldr	r2, [pc, #196]	; (8001388 <main+0x16c>)
 80012c4:	2300      	movs	r3, #0
 80012c6:	6593      	str	r3, [r2, #88]	; 0x58
 80012c8:	4a2f      	ldr	r2, [pc, #188]	; (8001388 <main+0x16c>)
 80012ca:	6353      	str	r3, [r2, #52]	; 0x34
 80012cc:	b21a      	sxth	r2, r3
 80012ce:	4b2f      	ldr	r3, [pc, #188]	; (800138c <main+0x170>)
 80012d0:	4611      	mov	r1, r2
 80012d2:	8019      	strh	r1, [r3, #0]
 80012d4:	4b2e      	ldr	r3, [pc, #184]	; (8001390 <main+0x174>)
 80012d6:	801a      	strh	r2, [r3, #0]

  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80012d8:	4b2e      	ldr	r3, [pc, #184]	; (8001394 <main+0x178>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	4b2d      	ldr	r3, [pc, #180]	; (8001394 <main+0x178>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f042 0210 	orr.w	r2, r2, #16
 80012e6:	601a      	str	r2, [r3, #0]

  if(HAL_UART_Receive_DMA(&huart1, dma_rx_buf, DMA_BUF_SIZE) != HAL_OK){
 80012e8:	2232      	movs	r2, #50	; 0x32
 80012ea:	492b      	ldr	r1, [pc, #172]	; (8001398 <main+0x17c>)
 80012ec:	4829      	ldr	r0, [pc, #164]	; (8001394 <main+0x178>)
 80012ee:	f007 fa83 	bl	80087f8 <HAL_UART_Receive_DMA>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <main+0xe0>
	  Error_Handler();
 80012f8:	f000 fedc 	bl	80020b4 <Error_Handler>
  }

  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 80012fc:	4b25      	ldr	r3, [pc, #148]	; (8001394 <main+0x178>)
 80012fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b23      	ldr	r3, [pc, #140]	; (8001394 <main+0x178>)
 8001306:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f022 0204 	bic.w	r2, r2, #4
 800130e:	601a      	str	r2, [r3, #0]

  HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_1);
 8001310:	2100      	movs	r1, #0
 8001312:	4822      	ldr	r0, [pc, #136]	; (800139c <main+0x180>)
 8001314:	f005 fe26 	bl	8006f64 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_2);
 8001318:	2104      	movs	r1, #4
 800131a:	4820      	ldr	r0, [pc, #128]	; (800139c <main+0x180>)
 800131c:	f005 fe22 	bl	8006f64 <HAL_TIM_IC_Start_IT>

  strSize = sprintf((char*)buffer, "Test\r\n");
 8001320:	4b1f      	ldr	r3, [pc, #124]	; (80013a0 <main+0x184>)
 8001322:	4a20      	ldr	r2, [pc, #128]	; (80013a4 <main+0x188>)
 8001324:	6810      	ldr	r0, [r2, #0]
 8001326:	6018      	str	r0, [r3, #0]
 8001328:	8891      	ldrh	r1, [r2, #4]
 800132a:	7992      	ldrb	r2, [r2, #6]
 800132c:	8099      	strh	r1, [r3, #4]
 800132e:	719a      	strb	r2, [r3, #6]
 8001330:	2306      	movs	r3, #6
 8001332:	b29a      	uxth	r2, r3
 8001334:	4b1c      	ldr	r3, [pc, #112]	; (80013a8 <main+0x18c>)
 8001336:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001338:	4b1b      	ldr	r3, [pc, #108]	; (80013a8 <main+0x18c>)
 800133a:	881b      	ldrh	r3, [r3, #0]
 800133c:	b29a      	uxth	r2, r3
 800133e:	230a      	movs	r3, #10
 8001340:	4917      	ldr	r1, [pc, #92]	; (80013a0 <main+0x184>)
 8001342:	4814      	ldr	r0, [pc, #80]	; (8001394 <main+0x178>)
 8001344:	f007 f9c4 	bl	80086d0 <HAL_UART_Transmit>

  motorGotStarted = 0;
 8001348:	4b18      	ldr	r3, [pc, #96]	; (80013ac <main+0x190>)
 800134a:	2200      	movs	r2, #0
 800134c:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(motorGotStarted == 1){
 800134e:	4b17      	ldr	r3, [pc, #92]	; (80013ac <main+0x190>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	b2db      	uxtb	r3, r3
 8001354:	2b01      	cmp	r3, #1
 8001356:	d109      	bne.n	800136c <main+0x150>
		  startMotor();
 8001358:	f7ff ff22 	bl	80011a0 <startMotor>
		  HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_1);
 800135c:	2100      	movs	r1, #0
 800135e:	480f      	ldr	r0, [pc, #60]	; (800139c <main+0x180>)
 8001360:	f005 fe00 	bl	8006f64 <HAL_TIM_IC_Start_IT>
		  HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_2);
 8001364:	2104      	movs	r1, #4
 8001366:	480d      	ldr	r0, [pc, #52]	; (800139c <main+0x180>)
 8001368:	f005 fdfc 	bl	8006f64 <HAL_TIM_IC_Start_IT>
	  }
	  //uint32_t x = adcIntegral;
	  getUSARTData();
 800136c:	f7ff fc3c 	bl	8000be8 <getUSARTData>
	  if(motorGotStarted == 1){
 8001370:	e7ed      	b.n	800134e <main+0x132>
 8001372:	bf00      	nop
 8001374:	20000748 	.word	0x20000748
 8001378:	20000584 	.word	0x20000584
 800137c:	20000668 	.word	0x20000668
 8001380:	200005c8 	.word	0x200005c8
 8001384:	200004a4 	.word	0x200004a4
 8001388:	40012c00 	.word	0x40012c00
 800138c:	20000004 	.word	0x20000004
 8001390:	20000002 	.word	0x20000002
 8001394:	20000424 	.word	0x20000424
 8001398:	2000078c 	.word	0x2000078c
 800139c:	200002d0 	.word	0x200002d0
 80013a0:	200004b8 	.word	0x200004b8
 80013a4:	0800b748 	.word	0x0800b748
 80013a8:	20000788 	.word	0x20000788
 80013ac:	20000211 	.word	0x20000211

080013b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b09e      	sub	sp, #120	; 0x78
 80013b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013ba:	2228      	movs	r2, #40	; 0x28
 80013bc:	2100      	movs	r1, #0
 80013be:	4618      	mov	r0, r3
 80013c0:	f008 f8a5 	bl	800950e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d4:	463b      	mov	r3, r7
 80013d6:	223c      	movs	r2, #60	; 0x3c
 80013d8:	2100      	movs	r1, #0
 80013da:	4618      	mov	r0, r3
 80013dc:	f008 f897 	bl	800950e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013e0:	2301      	movs	r3, #1
 80013e2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013e8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013ee:	2301      	movs	r3, #1
 80013f0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013f2:	2302      	movs	r3, #2
 80013f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013fa:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013fc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001400:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001402:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001406:	4618      	mov	r0, r3
 8001408:	f004 f900 	bl	800560c <HAL_RCC_OscConfig>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001412:	f000 fe4f 	bl	80020b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001416:	230f      	movs	r3, #15
 8001418:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800141a:	2302      	movs	r3, #2
 800141c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800141e:	2300      	movs	r3, #0
 8001420:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001422:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001426:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001428:	2300      	movs	r3, #0
 800142a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800142c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001430:	2102      	movs	r1, #2
 8001432:	4618      	mov	r0, r3
 8001434:	f004 fff2 	bl	800641c <HAL_RCC_ClockConfig>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800143e:	f000 fe39 	bl	80020b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1
 8001442:	f241 0381 	movw	r3, #4225	; 0x1081
 8001446:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001448:	2300      	movs	r3, #0
 800144a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV32;
 800144c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001450:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001452:	2300      	movs	r3, #0
 8001454:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001456:	463b      	mov	r3, r7
 8001458:	4618      	mov	r0, r3
 800145a:	f005 fa15 	bl	8006888 <HAL_RCCEx_PeriphCLKConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001464:	f000 fe26 	bl	80020b4 <Error_Handler>
  }
}
 8001468:	bf00      	nop
 800146a:	3778      	adds	r7, #120	; 0x78
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08a      	sub	sp, #40	; 0x28
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001476:	f107 031c 	add.w	r3, r7, #28
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
 8001490:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001492:	4b2f      	ldr	r3, [pc, #188]	; (8001550 <MX_ADC1_Init+0xe0>)
 8001494:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001498:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800149a:	4b2d      	ldr	r3, [pc, #180]	; (8001550 <MX_ADC1_Init+0xe0>)
 800149c:	2200      	movs	r2, #0
 800149e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014a0:	4b2b      	ldr	r3, [pc, #172]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014a6:	4b2a      	ldr	r3, [pc, #168]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014ac:	4b28      	ldr	r3, [pc, #160]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014b2:	4b27      	ldr	r3, [pc, #156]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 80014ba:	4b25      	ldr	r3, [pc, #148]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 80014c2:	4b23      	ldr	r3, [pc, #140]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014c4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014c8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ca:	4b21      	ldr	r3, [pc, #132]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014d0:	4b1f      	ldr	r3, [pc, #124]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014d2:	2201      	movs	r2, #1
 80014d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014d6:	4b1e      	ldr	r3, [pc, #120]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014d8:	2200      	movs	r2, #0
 80014da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014de:	4b1c      	ldr	r3, [pc, #112]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014e0:	2204      	movs	r2, #4
 80014e2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80014e4:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80014ea:	4b19      	ldr	r3, [pc, #100]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014f0:	4817      	ldr	r0, [pc, #92]	; (8001550 <MX_ADC1_Init+0xe0>)
 80014f2:	f001 fb55 	bl	8002ba0 <HAL_ADC_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80014fc:	f000 fdda 	bl	80020b4 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001500:	2300      	movs	r3, #0
 8001502:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001504:	f107 031c 	add.w	r3, r7, #28
 8001508:	4619      	mov	r1, r3
 800150a:	4811      	ldr	r0, [pc, #68]	; (8001550 <MX_ADC1_Init+0xe0>)
 800150c:	f002 fcd2 	bl	8003eb4 <HAL_ADCEx_MultiModeConfigChannel>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001516:	f000 fdcd 	bl	80020b4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800151a:	2301      	movs	r3, #1
 800151c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800151e:	2301      	movs	r3, #1
 8001520:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	4619      	mov	r1, r3
 8001536:	4806      	ldr	r0, [pc, #24]	; (8001550 <MX_ADC1_Init+0xe0>)
 8001538:	f002 f9d0 	bl	80038dc <HAL_ADC_ConfigChannel>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 8001542:	f000 fdb7 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	3728      	adds	r7, #40	; 0x28
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	2000038c 	.word	0x2000038c

08001554 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800155a:	463b      	mov	r3, r7
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
 8001568:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800156a:	4b27      	ldr	r3, [pc, #156]	; (8001608 <MX_ADC2_Init+0xb4>)
 800156c:	4a27      	ldr	r2, [pc, #156]	; (800160c <MX_ADC2_Init+0xb8>)
 800156e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001570:	4b25      	ldr	r3, [pc, #148]	; (8001608 <MX_ADC2_Init+0xb4>)
 8001572:	2200      	movs	r2, #0
 8001574:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001576:	4b24      	ldr	r3, [pc, #144]	; (8001608 <MX_ADC2_Init+0xb4>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800157c:	4b22      	ldr	r3, [pc, #136]	; (8001608 <MX_ADC2_Init+0xb4>)
 800157e:	2200      	movs	r2, #0
 8001580:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001582:	4b21      	ldr	r3, [pc, #132]	; (8001608 <MX_ADC2_Init+0xb4>)
 8001584:	2201      	movs	r2, #1
 8001586:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001588:	4b1f      	ldr	r3, [pc, #124]	; (8001608 <MX_ADC2_Init+0xb4>)
 800158a:	2200      	movs	r2, #0
 800158c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001590:	4b1d      	ldr	r3, [pc, #116]	; (8001608 <MX_ADC2_Init+0xb4>)
 8001592:	2200      	movs	r2, #0
 8001594:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001596:	4b1c      	ldr	r3, [pc, #112]	; (8001608 <MX_ADC2_Init+0xb4>)
 8001598:	2201      	movs	r2, #1
 800159a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800159c:	4b1a      	ldr	r3, [pc, #104]	; (8001608 <MX_ADC2_Init+0xb4>)
 800159e:	2200      	movs	r2, #0
 80015a0:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80015a2:	4b19      	ldr	r3, [pc, #100]	; (8001608 <MX_ADC2_Init+0xb4>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80015a8:	4b17      	ldr	r3, [pc, #92]	; (8001608 <MX_ADC2_Init+0xb4>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <MX_ADC2_Init+0xb4>)
 80015b2:	2204      	movs	r2, #4
 80015b4:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80015b6:	4b14      	ldr	r3, [pc, #80]	; (8001608 <MX_ADC2_Init+0xb4>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <MX_ADC2_Init+0xb4>)
 80015be:	2200      	movs	r2, #0
 80015c0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80015c2:	4811      	ldr	r0, [pc, #68]	; (8001608 <MX_ADC2_Init+0xb4>)
 80015c4:	f001 faec 	bl	8002ba0 <HAL_ADC_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 80015ce:	f000 fd71 	bl	80020b4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80015d2:	2302      	movs	r3, #2
 80015d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015d6:	2301      	movs	r3, #1
 80015d8:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 80015de:	2303      	movs	r3, #3
 80015e0:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80015ea:	463b      	mov	r3, r7
 80015ec:	4619      	mov	r1, r3
 80015ee:	4806      	ldr	r0, [pc, #24]	; (8001608 <MX_ADC2_Init+0xb4>)
 80015f0:	f002 f974 	bl	80038dc <HAL_ADC_ConfigChannel>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 80015fa:	f000 fd5b 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80015fe:	bf00      	nop
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	2000027c 	.word	0x2000027c
 800160c:	50000100 	.word	0x50000100

08001610 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8001614:	4b14      	ldr	r3, [pc, #80]	; (8001668 <MX_COMP1_Init+0x58>)
 8001616:	4a15      	ldr	r2, [pc, #84]	; (800166c <MX_COMP1_Init+0x5c>)
 8001618:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1_CH1;
 800161a:	4b13      	ldr	r3, [pc, #76]	; (8001668 <MX_COMP1_Init+0x58>)
 800161c:	2240      	movs	r2, #64	; 0x40
 800161e:	605a      	str	r2, [r3, #4]
  hcomp1.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8001620:	4b11      	ldr	r3, [pc, #68]	; (8001668 <MX_COMP1_Init+0x58>)
 8001622:	2200      	movs	r2, #0
 8001624:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Output = COMP_OUTPUT_NONE;
 8001626:	4b10      	ldr	r3, [pc, #64]	; (8001668 <MX_COMP1_Init+0x58>)
 8001628:	227f      	movs	r2, #127	; 0x7f
 800162a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800162c:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <MX_COMP1_Init+0x58>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <MX_COMP1_Init+0x58>)
 8001634:	2200      	movs	r2, #0
 8001636:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRCE_TIM1OC5;
 8001638:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <MX_COMP1_Init+0x58>)
 800163a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800163e:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Mode = COMP_MODE_HIGHSPEED;
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <MX_COMP1_Init+0x58>)
 8001642:	2200      	movs	r2, #0
 8001644:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8001646:	4b08      	ldr	r3, [pc, #32]	; (8001668 <MX_COMP1_Init+0x58>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 800164c:	4b06      	ldr	r3, [pc, #24]	; (8001668 <MX_COMP1_Init+0x58>)
 800164e:	2203      	movs	r2, #3
 8001650:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001652:	4805      	ldr	r0, [pc, #20]	; (8001668 <MX_COMP1_Init+0x58>)
 8001654:	f002 fe8c 	bl	8004370 <HAL_COMP_Init>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_COMP1_Init+0x52>
  {
    Error_Handler();
 800165e:	f000 fd29 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000318 	.word	0x20000318
 800166c:	4001001c 	.word	0x4001001c

08001670 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8001674:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <MX_COMP2_Init+0x58>)
 8001676:	4a15      	ldr	r2, [pc, #84]	; (80016cc <MX_COMP2_Init+0x5c>)
 8001678:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1_CH1;
 800167a:	4b13      	ldr	r3, [pc, #76]	; (80016c8 <MX_COMP2_Init+0x58>)
 800167c:	2240      	movs	r2, #64	; 0x40
 800167e:	605a      	str	r2, [r3, #4]
  hcomp2.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO2;
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <MX_COMP2_Init+0x58>)
 8001682:	2280      	movs	r2, #128	; 0x80
 8001684:	609a      	str	r2, [r3, #8]
  hcomp2.Init.Output = COMP_OUTPUT_NONE;
 8001686:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <MX_COMP2_Init+0x58>)
 8001688:	227f      	movs	r2, #127	; 0x7f
 800168a:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800168c:	4b0e      	ldr	r3, [pc, #56]	; (80016c8 <MX_COMP2_Init+0x58>)
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001692:	4b0d      	ldr	r3, [pc, #52]	; (80016c8 <MX_COMP2_Init+0x58>)
 8001694:	2200      	movs	r2, #0
 8001696:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRCE_TIM1OC5;
 8001698:	4b0b      	ldr	r3, [pc, #44]	; (80016c8 <MX_COMP2_Init+0x58>)
 800169a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800169e:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Mode = COMP_MODE_HIGHSPEED;
 80016a0:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <MX_COMP2_Init+0x58>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	61da      	str	r2, [r3, #28]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80016a6:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <MX_COMP2_Init+0x58>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	621a      	str	r2, [r3, #32]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 80016ac:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <MX_COMP2_Init+0x58>)
 80016ae:	2203      	movs	r2, #3
 80016b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80016b2:	4805      	ldr	r0, [pc, #20]	; (80016c8 <MX_COMP2_Init+0x58>)
 80016b4:	f002 fe5c 	bl	8004370 <HAL_COMP_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_COMP2_Init+0x52>
  {
    Error_Handler();
 80016be:	f000 fcf9 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000608 	.word	0x20000608
 80016cc:	40010020 	.word	0x40010020

080016d0 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <MX_COMP3_Init+0x58>)
 80016d6:	4a15      	ldr	r2, [pc, #84]	; (800172c <MX_COMP3_Init+0x5c>)
 80016d8:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1_CH1;
 80016da:	4b13      	ldr	r3, [pc, #76]	; (8001728 <MX_COMP3_Init+0x58>)
 80016dc:	2240      	movs	r2, #64	; 0x40
 80016de:	605a      	str	r2, [r3, #4]
  hcomp3.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 80016e0:	4b11      	ldr	r3, [pc, #68]	; (8001728 <MX_COMP3_Init+0x58>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
  hcomp3.Init.Output = COMP_OUTPUT_NONE;
 80016e6:	4b10      	ldr	r3, [pc, #64]	; (8001728 <MX_COMP3_Init+0x58>)
 80016e8:	227f      	movs	r2, #127	; 0x7f
 80016ea:	60da      	str	r2, [r3, #12]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80016ec:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <MX_COMP3_Init+0x58>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80016f2:	4b0d      	ldr	r3, [pc, #52]	; (8001728 <MX_COMP3_Init+0x58>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	615a      	str	r2, [r3, #20]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRCE_TIM1OC5;
 80016f8:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <MX_COMP3_Init+0x58>)
 80016fa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80016fe:	619a      	str	r2, [r3, #24]
  hcomp3.Init.Mode = COMP_MODE_HIGHSPEED;
 8001700:	4b09      	ldr	r3, [pc, #36]	; (8001728 <MX_COMP3_Init+0x58>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  hcomp3.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8001706:	4b08      	ldr	r3, [pc, #32]	; (8001728 <MX_COMP3_Init+0x58>)
 8001708:	2200      	movs	r2, #0
 800170a:	621a      	str	r2, [r3, #32]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 800170c:	4b06      	ldr	r3, [pc, #24]	; (8001728 <MX_COMP3_Init+0x58>)
 800170e:	2203      	movs	r2, #3
 8001710:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 8001712:	4805      	ldr	r0, [pc, #20]	; (8001728 <MX_COMP3_Init+0x58>)
 8001714:	f002 fe2c 	bl	8004370 <HAL_COMP_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_COMP3_Init+0x52>
  {
    Error_Handler();
 800171e:	f000 fcc9 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000638 	.word	0x20000638
 800172c:	40010024 	.word	0x40010024

08001730 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001740:	4b0e      	ldr	r3, [pc, #56]	; (800177c <MX_DAC_Init+0x4c>)
 8001742:	4a0f      	ldr	r2, [pc, #60]	; (8001780 <MX_DAC_Init+0x50>)
 8001744:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001746:	480d      	ldr	r0, [pc, #52]	; (800177c <MX_DAC_Init+0x4c>)
 8001748:	f003 fa75 	bl	8004c36 <HAL_DAC_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_DAC_Init+0x26>
  {
    Error_Handler();
 8001752:	f000 fcaf 	bl	80020b4 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800175a:	2300      	movs	r3, #0
 800175c:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800175e:	1d3b      	adds	r3, r7, #4
 8001760:	2200      	movs	r2, #0
 8001762:	4619      	mov	r1, r3
 8001764:	4805      	ldr	r0, [pc, #20]	; (800177c <MX_DAC_Init+0x4c>)
 8001766:	f003 fb5c 	bl	8004e22 <HAL_DAC_ConfigChannel>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_DAC_Init+0x44>
  {
    Error_Handler();
 8001770:	f000 fca0 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	200004a4 	.word	0x200004a4
 8001780:	40007400 	.word	0x40007400

08001784 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b096      	sub	sp, #88	; 0x58
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800178a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001796:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	60da      	str	r2, [r3, #12]
 80017a4:	611a      	str	r2, [r3, #16]
 80017a6:	615a      	str	r2, [r3, #20]
 80017a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017aa:	1d3b      	adds	r3, r7, #4
 80017ac:	222c      	movs	r2, #44	; 0x2c
 80017ae:	2100      	movs	r1, #0
 80017b0:	4618      	mov	r0, r3
 80017b2:	f007 feac 	bl	800950e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017b6:	4b4e      	ldr	r3, [pc, #312]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80017b8:	4a4e      	ldr	r2, [pc, #312]	; (80018f4 <MX_TIM1_Init+0x170>)
 80017ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2 - 1;
 80017bc:	4b4c      	ldr	r3, [pc, #304]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80017be:	2201      	movs	r2, #1
 80017c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80017c2:	4b4b      	ldr	r3, [pc, #300]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80017c4:	2260      	movs	r2, #96	; 0x60
 80017c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1800 - 1;
 80017c8:	4b49      	ldr	r3, [pc, #292]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80017ca:	f240 7207 	movw	r2, #1799	; 0x707
 80017ce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d0:	4b47      	ldr	r3, [pc, #284]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017d6:	4b46      	ldr	r3, [pc, #280]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017dc:	4b44      	ldr	r3, [pc, #272]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017e2:	4843      	ldr	r0, [pc, #268]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80017e4:	f005 fb04 	bl	8006df0 <HAL_TIM_PWM_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80017ee:	f000 fc61 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80017f2:	483f      	ldr	r0, [pc, #252]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80017f4:	f005 fa78 	bl	8006ce8 <HAL_TIM_OC_Init>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80017fe:	f000 fc59 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001802:	2300      	movs	r3, #0
 8001804:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001806:	2300      	movs	r3, #0
 8001808:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800180a:	2300      	movs	r3, #0
 800180c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800180e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001812:	4619      	mov	r1, r3
 8001814:	4836      	ldr	r0, [pc, #216]	; (80018f0 <MX_TIM1_Init+0x16c>)
 8001816:	f006 fdf1 	bl	80083fc <HAL_TIMEx_MasterConfigSynchronization>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8001820:	f000 fc48 	bl	80020b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001824:	2360      	movs	r3, #96	; 0x60
 8001826:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 100;
 8001828:	2364      	movs	r3, #100	; 0x64
 800182a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800182c:	2300      	movs	r3, #0
 800182e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001830:	2300      	movs	r3, #0
 8001832:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001834:	2304      	movs	r3, #4
 8001836:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8001838:	f44f 7380 	mov.w	r3, #256	; 0x100
 800183c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800183e:	2300      	movs	r3, #0
 8001840:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001842:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001846:	2200      	movs	r2, #0
 8001848:	4619      	mov	r1, r3
 800184a:	4829      	ldr	r0, [pc, #164]	; (80018f0 <MX_TIM1_Init+0x16c>)
 800184c:	f005 fea2 	bl	8007594 <HAL_TIM_PWM_ConfigChannel>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001856:	f000 fc2d 	bl	80020b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800185a:	2330      	movs	r3, #48	; 0x30
 800185c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800185e:	2300      	movs	r3, #0
 8001860:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001862:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001866:	2204      	movs	r2, #4
 8001868:	4619      	mov	r1, r3
 800186a:	4821      	ldr	r0, [pc, #132]	; (80018f0 <MX_TIM1_Init+0x16c>)
 800186c:	f005 fd78 	bl	8007360 <HAL_TIM_OC_ConfigChannel>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001876:	f000 fc1d 	bl	80020b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800187a:	2360      	movs	r3, #96	; 0x60
 800187c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 120;
 800187e:	2378      	movs	r3, #120	; 0x78
 8001880:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001882:	2300      	movs	r3, #0
 8001884:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8001886:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800188a:	2210      	movs	r2, #16
 800188c:	4619      	mov	r1, r3
 800188e:	4818      	ldr	r0, [pc, #96]	; (80018f0 <MX_TIM1_Init+0x16c>)
 8001890:	f005 fe80 	bl	8007594 <HAL_TIM_PWM_ConfigChannel>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_TIM1_Init+0x11a>
  {
    Error_Handler();
 800189a:	f000 fc0b 	bl	80020b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018b6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80018c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018ca:	2300      	movs	r3, #0
 80018cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	4619      	mov	r1, r3
 80018d2:	4807      	ldr	r0, [pc, #28]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80018d4:	f006 fe12 	bl	80084fc <HAL_TIMEx_ConfigBreakDeadTime>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_TIM1_Init+0x15e>
  {
    Error_Handler();
 80018de:	f000 fbe9 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018e2:	4803      	ldr	r0, [pc, #12]	; (80018f0 <MX_TIM1_Init+0x16c>)
 80018e4:	f000 fe40 	bl	8002568 <HAL_TIM_MspPostInit>

}
 80018e8:	bf00      	nop
 80018ea:	3758      	adds	r7, #88	; 0x58
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	200005c8 	.word	0x200005c8
 80018f4:	40012c00 	.word	0x40012c00

080018f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fe:	f107 0310 	add.w	r3, r7, #16
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800190c:	1d3b      	adds	r3, r7, #4
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001916:	4b1e      	ldr	r3, [pc, #120]	; (8001990 <MX_TIM2_Init+0x98>)
 8001918:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800191c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800191e:	4b1c      	ldr	r3, [pc, #112]	; (8001990 <MX_TIM2_Init+0x98>)
 8001920:	2200      	movs	r2, #0
 8001922:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001924:	4b1a      	ldr	r3, [pc, #104]	; (8001990 <MX_TIM2_Init+0x98>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800192a:	4b19      	ldr	r3, [pc, #100]	; (8001990 <MX_TIM2_Init+0x98>)
 800192c:	f04f 32ff 	mov.w	r2, #4294967295
 8001930:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001932:	4b17      	ldr	r3, [pc, #92]	; (8001990 <MX_TIM2_Init+0x98>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001938:	4b15      	ldr	r3, [pc, #84]	; (8001990 <MX_TIM2_Init+0x98>)
 800193a:	2200      	movs	r2, #0
 800193c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800193e:	4814      	ldr	r0, [pc, #80]	; (8001990 <MX_TIM2_Init+0x98>)
 8001940:	f005 f952 	bl	8006be8 <HAL_TIM_Base_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800194a:	f000 fbb3 	bl	80020b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800194e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001952:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001954:	f107 0310 	add.w	r3, r7, #16
 8001958:	4619      	mov	r1, r3
 800195a:	480d      	ldr	r0, [pc, #52]	; (8001990 <MX_TIM2_Init+0x98>)
 800195c:	f005 ff32 	bl	80077c4 <HAL_TIM_ConfigClockSource>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001966:	f000 fba5 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	4619      	mov	r1, r3
 8001976:	4806      	ldr	r0, [pc, #24]	; (8001990 <MX_TIM2_Init+0x98>)
 8001978:	f006 fd40 	bl	80083fc <HAL_TIMEx_MasterConfigSynchronization>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001982:	f000 fb97 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001986:	bf00      	nop
 8001988:	3720      	adds	r7, #32
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000748 	.word	0x20000748

08001994 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	; 0x28
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800199a:	f107 031c 	add.w	r3, r7, #28
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019a6:	463b      	mov	r3, r7
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
 80019b4:	615a      	str	r2, [r3, #20]
 80019b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019b8:	4b26      	ldr	r3, [pc, #152]	; (8001a54 <MX_TIM3_Init+0xc0>)
 80019ba:	4a27      	ldr	r2, [pc, #156]	; (8001a58 <MX_TIM3_Init+0xc4>)
 80019bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80019be:	4b25      	ldr	r3, [pc, #148]	; (8001a54 <MX_TIM3_Init+0xc0>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c4:	4b23      	ldr	r3, [pc, #140]	; (8001a54 <MX_TIM3_Init+0xc0>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000;
 80019ca:	4b22      	ldr	r3, [pc, #136]	; (8001a54 <MX_TIM3_Init+0xc0>)
 80019cc:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80019d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d2:	4b20      	ldr	r3, [pc, #128]	; (8001a54 <MX_TIM3_Init+0xc0>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d8:	4b1e      	ldr	r3, [pc, #120]	; (8001a54 <MX_TIM3_Init+0xc0>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80019de:	481d      	ldr	r0, [pc, #116]	; (8001a54 <MX_TIM3_Init+0xc0>)
 80019e0:	f005 f982 	bl	8006ce8 <HAL_TIM_OC_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80019ea:	f000 fb63 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019f6:	f107 031c 	add.w	r3, r7, #28
 80019fa:	4619      	mov	r1, r3
 80019fc:	4815      	ldr	r0, [pc, #84]	; (8001a54 <MX_TIM3_Init+0xc0>)
 80019fe:	f006 fcfd 	bl	80083fc <HAL_TIMEx_MasterConfigSynchronization>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001a08:	f000 fb54 	bl	80020b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8001a10:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001a14:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a1e:	463b      	mov	r3, r7
 8001a20:	2200      	movs	r2, #0
 8001a22:	4619      	mov	r1, r3
 8001a24:	480b      	ldr	r0, [pc, #44]	; (8001a54 <MX_TIM3_Init+0xc0>)
 8001a26:	f005 fc9b 	bl	8007360 <HAL_TIM_OC_ConfigChannel>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001a30:	f000 fb40 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a34:	463b      	mov	r3, r7
 8001a36:	2204      	movs	r2, #4
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4806      	ldr	r0, [pc, #24]	; (8001a54 <MX_TIM3_Init+0xc0>)
 8001a3c:	f005 fc90 	bl	8007360 <HAL_TIM_OC_ConfigChannel>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8001a46:	f000 fb35 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a4a:	bf00      	nop
 8001a4c:	3728      	adds	r7, #40	; 0x28
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	20000348 	.word	0x20000348
 8001a58:	40000400 	.word	0x40000400

08001a5c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001a6c:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <MX_TIM6_Init+0x68>)
 8001a6e:	4a16      	ldr	r2, [pc, #88]	; (8001ac8 <MX_TIM6_Init+0x6c>)
 8001a70:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200 - 1;
 8001a72:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <MX_TIM6_Init+0x68>)
 8001a74:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001a78:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a7a:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <MX_TIM6_Init+0x68>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000 - 1;
 8001a80:	4b10      	ldr	r3, [pc, #64]	; (8001ac4 <MX_TIM6_Init+0x68>)
 8001a82:	f241 3287 	movw	r2, #4999	; 0x1387
 8001a86:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a88:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <MX_TIM6_Init+0x68>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001a8e:	480d      	ldr	r0, [pc, #52]	; (8001ac4 <MX_TIM6_Init+0x68>)
 8001a90:	f005 f8aa 	bl	8006be8 <HAL_TIM_Base_Init>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001a9a:	f000 fb0b 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001aa6:	1d3b      	adds	r3, r7, #4
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4806      	ldr	r0, [pc, #24]	; (8001ac4 <MX_TIM6_Init+0x68>)
 8001aac:	f006 fca6 	bl	80083fc <HAL_TIMEx_MasterConfigSynchronization>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001ab6:	f000 fafd 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001aba:	bf00      	nop
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000584 	.word	0x20000584
 8001ac8:	40001000 	.word	0x40001000

08001acc <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08c      	sub	sp, #48	; 0x30
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ad2:	f107 0320 	add.w	r3, r7, #32
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]
 8001adc:	609a      	str	r2, [r3, #8]
 8001ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001aec:	1d3b      	adds	r3, r7, #4
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001af8:	4b34      	ldr	r3, [pc, #208]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001afa:	4a35      	ldr	r2, [pc, #212]	; (8001bd0 <MX_TIM15_Init+0x104>)
 8001afc:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 72 - 1;
 8001afe:	4b33      	ldr	r3, [pc, #204]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b00:	2247      	movs	r2, #71	; 0x47
 8001b02:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b04:	4b31      	ldr	r3, [pc, #196]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8001b0a:	4b30      	ldr	r3, [pc, #192]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b10:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b12:	4b2e      	ldr	r3, [pc, #184]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001b18:	4b2c      	ldr	r3, [pc, #176]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b1e:	4b2b      	ldr	r3, [pc, #172]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001b24:	4829      	ldr	r0, [pc, #164]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b26:	f005 f85f 	bl	8006be8 <HAL_TIM_Base_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_TIM15_Init+0x68>
  {
    Error_Handler();
 8001b30:	f000 fac0 	bl	80020b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b38:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001b3a:	f107 0320 	add.w	r3, r7, #32
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4822      	ldr	r0, [pc, #136]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b42:	f005 fe3f 	bl	80077c4 <HAL_TIM_ConfigClockSource>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_TIM15_Init+0x84>
  {
    Error_Handler();
 8001b4c:	f000 fab2 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 8001b50:	481e      	ldr	r0, [pc, #120]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b52:	f005 f9d1 	bl	8006ef8 <HAL_TIM_IC_Init>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8001b5c:	f000 faaa 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b64:	2300      	movs	r3, #0
 8001b66:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4817      	ldr	r0, [pc, #92]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b70:	f006 fc44 	bl	80083fc <HAL_TIMEx_MasterConfigSynchronization>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_TIM15_Init+0xb2>
  {
    Error_Handler();
 8001b7a:	f000 fa9b 	bl	80020b4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b82:	2301      	movs	r3, #1
 8001b84:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b8e:	1d3b      	adds	r3, r7, #4
 8001b90:	2200      	movs	r2, #0
 8001b92:	4619      	mov	r1, r3
 8001b94:	480d      	ldr	r0, [pc, #52]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001b96:	f005 fc61 	bl	800745c <HAL_TIM_IC_ConfigChannel>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 8001ba0:	f000 fa88 	bl	80020b4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001bac:	1d3b      	adds	r3, r7, #4
 8001bae:	2204      	movs	r2, #4
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4806      	ldr	r0, [pc, #24]	; (8001bcc <MX_TIM15_Init+0x100>)
 8001bb4:	f005 fc52 	bl	800745c <HAL_TIM_IC_ConfigChannel>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 8001bbe:	f000 fa79 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001bc2:	bf00      	nop
 8001bc4:	3730      	adds	r7, #48	; 0x30
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	200002d0 	.word	0x200002d0
 8001bd0:	40014000 	.word	0x40014000

08001bd4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bd8:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001bda:	4a15      	ldr	r2, [pc, #84]	; (8001c30 <MX_USART1_UART_Init+0x5c>)
 8001bdc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001bde:	4b13      	ldr	r3, [pc, #76]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001be0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001be4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001be6:	4b11      	ldr	r3, [pc, #68]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c04:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c0a:	4b08      	ldr	r3, [pc, #32]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c10:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c16:	4805      	ldr	r0, [pc, #20]	; (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c18:	f006 fd0c 	bl	8008634 <HAL_UART_Init>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001c22:	f000 fa47 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000424 	.word	0x20000424
 8001c30:	40013800 	.word	0x40013800

08001c34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <MX_DMA_Init+0x38>)
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	4a0b      	ldr	r2, [pc, #44]	; (8001c6c <MX_DMA_Init+0x38>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6153      	str	r3, [r2, #20]
 8001c46:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <MX_DMA_Init+0x38>)
 8001c48:	695b      	ldr	r3, [r3, #20]
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	607b      	str	r3, [r7, #4]
 8001c50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	200f      	movs	r0, #15
 8001c58:	f002 ffb7 	bl	8004bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001c5c:	200f      	movs	r0, #15
 8001c5e:	f002 ffd0 	bl	8004c02 <HAL_NVIC_EnableIRQ>

}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40021000 	.word	0x40021000

08001c70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b088      	sub	sp, #32
 8001c74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c76:	f107 030c 	add.w	r3, r7, #12
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]
 8001c82:	60da      	str	r2, [r3, #12]
 8001c84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c86:	4b2c      	ldr	r3, [pc, #176]	; (8001d38 <MX_GPIO_Init+0xc8>)
 8001c88:	695b      	ldr	r3, [r3, #20]
 8001c8a:	4a2b      	ldr	r2, [pc, #172]	; (8001d38 <MX_GPIO_Init+0xc8>)
 8001c8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c90:	6153      	str	r3, [r2, #20]
 8001c92:	4b29      	ldr	r3, [pc, #164]	; (8001d38 <MX_GPIO_Init+0xc8>)
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9e:	4b26      	ldr	r3, [pc, #152]	; (8001d38 <MX_GPIO_Init+0xc8>)
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	4a25      	ldr	r2, [pc, #148]	; (8001d38 <MX_GPIO_Init+0xc8>)
 8001ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ca8:	6153      	str	r3, [r2, #20]
 8001caa:	4b23      	ldr	r3, [pc, #140]	; (8001d38 <MX_GPIO_Init+0xc8>)
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb2:	607b      	str	r3, [r7, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb6:	4b20      	ldr	r3, [pc, #128]	; (8001d38 <MX_GPIO_Init+0xc8>)
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	4a1f      	ldr	r2, [pc, #124]	; (8001d38 <MX_GPIO_Init+0xc8>)
 8001cbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cc0:	6153      	str	r3, [r2, #20]
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	; (8001d38 <MX_GPIO_Init+0xc8>)
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cca:	603b      	str	r3, [r7, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT_A_Pin|OUT_B_Pin|OUT_C_Pin|LED1_Pin
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f243 51fb 	movw	r1, #13819	; 0x35fb
 8001cd4:	4819      	ldr	r0, [pc, #100]	; (8001d3c <MX_GPIO_Init+0xcc>)
 8001cd6:	f003 fc67 	bl	80055a8 <HAL_GPIO_WritePin>
                          |LED2_Pin|IN_A_Pin|INH_A_Pin|IN_B_Pin
                          |INH_B_Pin|IN_C_Pin|INH_C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : ADC_PHASEA_Pin */
  GPIO_InitStruct.Pin = ADC_PHASEA_Pin;
 8001cda:	2320      	movs	r3, #32
 8001cdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ADC_PHASEA_GPIO_Port, &GPIO_InitStruct);
 8001ce6:	f107 030c 	add.w	r3, r7, #12
 8001cea:	4619      	mov	r1, r3
 8001cec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cf0:	f003 fae0 	bl	80052b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_A_Pin OUT_B_Pin OUT_C_Pin IN_A_Pin
                           IN_B_Pin IN_C_Pin */
  GPIO_InitStruct.Pin = OUT_A_Pin|OUT_B_Pin|OUT_C_Pin|IN_A_Pin
 8001cf4:	f240 43ab 	movw	r3, #1195	; 0x4ab
 8001cf8:	60fb      	str	r3, [r7, #12]
                          |IN_B_Pin|IN_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001cfa:	2311      	movs	r3, #17
 8001cfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	480b      	ldr	r0, [pc, #44]	; (8001d3c <MX_GPIO_Init+0xcc>)
 8001d0e:	f003 fad1 	bl	80052b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin INH_A_Pin INH_B_Pin
                           INH_C_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|INH_A_Pin|INH_B_Pin
 8001d12:	f243 1350 	movw	r3, #12624	; 0x3150
 8001d16:	60fb      	str	r3, [r7, #12]
                          |INH_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d24:	f107 030c 	add.w	r3, r7, #12
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4804      	ldr	r0, [pc, #16]	; (8001d3c <MX_GPIO_Init+0xcc>)
 8001d2c:	f003 fac2 	bl	80052b4 <HAL_GPIO_Init>

}
 8001d30:	bf00      	nop
 8001d32:	3720      	adds	r7, #32
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	48000400 	.word	0x48000400

08001d40 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001d40:	b480      	push	{r7}
 8001d42:	b087      	sub	sp, #28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
    uint16_t i, pos, start, length;
    uint16_t currCNDTR = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	823b      	strh	r3, [r7, #16]

    /* Ignore IDLE Timeout when the received characters exactly filled up the DMA buffer and DMA Rx Complete IT is generated, but there is no new character during timeout */
    if(dma_uart_rx.flag && currCNDTR == DMA_BUF_SIZE)
 8001d52:	4b2b      	ldr	r3, [pc, #172]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d006      	beq.n	8001d6a <HAL_UART_RxCpltCallback+0x2a>
 8001d5c:	8a3b      	ldrh	r3, [r7, #16]
 8001d5e:	2b32      	cmp	r3, #50	; 0x32
 8001d60:	d103      	bne.n	8001d6a <HAL_UART_RxCpltCallback+0x2a>
    {
        dma_uart_rx.flag = 0;
 8001d62:	4b27      	ldr	r3, [pc, #156]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
        return;
 8001d68:	e045      	b.n	8001df6 <HAL_UART_RxCpltCallback+0xb6>
    }

    /* Determine start position in DMA buffer based on previous CNDTR value */
    start = (dma_uart_rx.prevCNDTR < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart_rx.prevCNDTR) : 0;
 8001d6a:	4b25      	ldr	r3, [pc, #148]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001d6c:	889b      	ldrh	r3, [r3, #4]
 8001d6e:	2b31      	cmp	r3, #49	; 0x31
 8001d70:	d805      	bhi.n	8001d7e <HAL_UART_RxCpltCallback+0x3e>
 8001d72:	4b23      	ldr	r3, [pc, #140]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001d74:	889b      	ldrh	r3, [r3, #4]
 8001d76:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	e000      	b.n	8001d80 <HAL_UART_RxCpltCallback+0x40>
 8001d7e:	2300      	movs	r3, #0
 8001d80:	81fb      	strh	r3, [r7, #14]

    if(dma_uart_rx.flag)    /* Timeout event */
 8001d82:	4b1f      	ldr	r3, [pc, #124]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d015      	beq.n	8001db8 <HAL_UART_RxCpltCallback+0x78>
    {
        /* Determine new data length based on previous DMA_CNDTR value:
         *  If previous CNDTR is less than DMA buffer size: there is old data in DMA buffer (from previous timeout) that has to be ignored.
         *  If CNDTR == DMA buffer size: entire buffer content is new and has to be processed.
        */
        length = (dma_uart_rx.prevCNDTR < DMA_BUF_SIZE) ? (dma_uart_rx.prevCNDTR - currCNDTR) : (DMA_BUF_SIZE - currCNDTR);
 8001d8c:	4b1c      	ldr	r3, [pc, #112]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001d8e:	889b      	ldrh	r3, [r3, #4]
 8001d90:	2b31      	cmp	r3, #49	; 0x31
 8001d92:	d805      	bhi.n	8001da0 <HAL_UART_RxCpltCallback+0x60>
 8001d94:	4b1a      	ldr	r3, [pc, #104]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001d96:	889a      	ldrh	r2, [r3, #4]
 8001d98:	8a3b      	ldrh	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	e003      	b.n	8001da8 <HAL_UART_RxCpltCallback+0x68>
 8001da0:	8a3b      	ldrh	r3, [r7, #16]
 8001da2:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	827b      	strh	r3, [r7, #18]
        dma_uart_rx.prevCNDTR = currCNDTR;
 8001daa:	4a15      	ldr	r2, [pc, #84]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001dac:	8a3b      	ldrh	r3, [r7, #16]
 8001dae:	8093      	strh	r3, [r2, #4]
        dma_uart_rx.flag = 0;
 8001db0:	4b13      	ldr	r3, [pc, #76]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	701a      	strb	r2, [r3, #0]
 8001db6:	e006      	b.n	8001dc6 <HAL_UART_RxCpltCallback+0x86>
    }
    else                /* DMA Rx Complete event */
    {
        length = DMA_BUF_SIZE - start;
 8001db8:	89fb      	ldrh	r3, [r7, #14]
 8001dba:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 8001dbe:	827b      	strh	r3, [r7, #18]
        dma_uart_rx.prevCNDTR = DMA_BUF_SIZE;
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <HAL_UART_RxCpltCallback+0xc0>)
 8001dc2:	2232      	movs	r2, #50	; 0x32
 8001dc4:	809a      	strh	r2, [r3, #4]
    }

    /* Copy and Process new data */
    for(i=0,pos=start; i<length; ++i,++pos)
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	82fb      	strh	r3, [r7, #22]
 8001dca:	89fb      	ldrh	r3, [r7, #14]
 8001dcc:	82bb      	strh	r3, [r7, #20]
 8001dce:	e00b      	b.n	8001de8 <HAL_UART_RxCpltCallback+0xa8>
    {
        data[i] = dma_rx_buf[pos];
 8001dd0:	8aba      	ldrh	r2, [r7, #20]
 8001dd2:	8afb      	ldrh	r3, [r7, #22]
 8001dd4:	490b      	ldr	r1, [pc, #44]	; (8001e04 <HAL_UART_RxCpltCallback+0xc4>)
 8001dd6:	5c89      	ldrb	r1, [r1, r2]
 8001dd8:	4a0b      	ldr	r2, [pc, #44]	; (8001e08 <HAL_UART_RxCpltCallback+0xc8>)
 8001dda:	54d1      	strb	r1, [r2, r3]
    for(i=0,pos=start; i<length; ++i,++pos)
 8001ddc:	8afb      	ldrh	r3, [r7, #22]
 8001dde:	3301      	adds	r3, #1
 8001de0:	82fb      	strh	r3, [r7, #22]
 8001de2:	8abb      	ldrh	r3, [r7, #20]
 8001de4:	3301      	adds	r3, #1
 8001de6:	82bb      	strh	r3, [r7, #20]
 8001de8:	8afa      	ldrh	r2, [r7, #22]
 8001dea:	8a7b      	ldrh	r3, [r7, #18]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d3ef      	bcc.n	8001dd0 <HAL_UART_RxCpltCallback+0x90>
    }
    USART1DataFlag = true;
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <HAL_UART_RxCpltCallback+0xcc>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	701a      	strb	r2, [r3, #0]

}
 8001df6:	371c      	adds	r7, #28
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	20000010 	.word	0x20000010
 8001e04:	2000078c 	.word	0x2000078c
 8001e08:	20000220 	.word	0x20000220
 8001e0c:	20000210 	.word	0x20000210

08001e10 <HAL_COMP_TriggerCallback>:
void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp){
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]

}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a05      	ldr	r2, [pc, #20]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d104      	bne.n	8001e40 <HAL_TIM_PeriodElapsedCallback+0x1c>
		HAL_GPIO_TogglePin(GPIOB, LED1_Pin | LED2_Pin);
 8001e36:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001e3a:	4804      	ldr	r0, [pc, #16]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001e3c:	f003 fbcc 	bl	80055d8 <HAL_GPIO_TogglePin>
	}
}
 8001e40:	bf00      	nop
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40001000 	.word	0x40001000
 8001e4c:	48000400 	.word	0x48000400

08001e50 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001e50:	b5b0      	push	{r4, r5, r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
	static uint32_t Count_FallingEdge;
	static uint32_t Count_Freq1;
	static uint32_t Count_Freq2;
	static bool Freq_State;

	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	7f1b      	ldrb	r3, [r3, #28]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d13d      	bne.n	8001edc <HAL_TIM_IC_CaptureCallback+0x8c>
		Count_RisingEdge = TIM15->CCR1;
 8001e60:	4b7f      	ldr	r3, [pc, #508]	; (8002060 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e64:	4a7f      	ldr	r2, [pc, #508]	; (8002064 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001e66:	6013      	str	r3, [r2, #0]

		if(Freq_State == 0){
 8001e68:	4b7f      	ldr	r3, [pc, #508]	; (8002068 <HAL_TIM_IC_CaptureCallback+0x218>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	f083 0301 	eor.w	r3, r3, #1
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d007      	beq.n	8001e86 <HAL_TIM_IC_CaptureCallback+0x36>
			Freq_State = 1;
 8001e76:	4b7c      	ldr	r3, [pc, #496]	; (8002068 <HAL_TIM_IC_CaptureCallback+0x218>)
 8001e78:	2201      	movs	r2, #1
 8001e7a:	701a      	strb	r2, [r3, #0]
			Count_Freq1 = Count_RisingEdge;
 8001e7c:	4b79      	ldr	r3, [pc, #484]	; (8002064 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a7a      	ldr	r2, [pc, #488]	; (800206c <HAL_TIM_IC_CaptureCallback+0x21c>)
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	e074      	b.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x120>

		}
		else if(Freq_State == 1){
 8001e86:	4b78      	ldr	r3, [pc, #480]	; (8002068 <HAL_TIM_IC_CaptureCallback+0x218>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d070      	beq.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x120>
			Freq_State = 0;
 8001e8e:	4b76      	ldr	r3, [pc, #472]	; (8002068 <HAL_TIM_IC_CaptureCallback+0x218>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
			Count_Freq2 = Count_RisingEdge;
 8001e94:	4b73      	ldr	r3, [pc, #460]	; (8002064 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a75      	ldr	r2, [pc, #468]	; (8002070 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001e9a:	6013      	str	r3, [r2, #0]
			if(Count_Freq2 > Count_Freq1) inputFrequency = 1/((float)Count_Freq2 - (float)Count_Freq1) * 1000000; //in kHz;
 8001e9c:	4b74      	ldr	r3, [pc, #464]	; (8002070 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	4b72      	ldr	r3, [pc, #456]	; (800206c <HAL_TIM_IC_CaptureCallback+0x21c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d963      	bls.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x120>
 8001ea8:	4b71      	ldr	r3, [pc, #452]	; (8002070 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	ee07 3a90 	vmov	s15, r3
 8001eb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eb4:	4b6d      	ldr	r3, [pc, #436]	; (800206c <HAL_TIM_IC_CaptureCallback+0x21c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	ee07 3a90 	vmov	s15, r3
 8001ebc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ec0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ec4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001ec8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ecc:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002074 <HAL_TIM_IC_CaptureCallback+0x224>
 8001ed0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ed4:	4b68      	ldr	r3, [pc, #416]	; (8002078 <HAL_TIM_IC_CaptureCallback+0x228>)
 8001ed6:	edc3 7a00 	vstr	s15, [r3]
 8001eda:	e049      	b.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x120>
		}
	}

	else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	7f1b      	ldrb	r3, [r3, #28]
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d145      	bne.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x120>
		Count_FallingEdge = TIM15->CCR2;
 8001ee4:	4b5e      	ldr	r3, [pc, #376]	; (8002060 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ee8:	4a64      	ldr	r2, [pc, #400]	; (800207c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001eea:	6013      	str	r3, [r2, #0]

		if(Count_RisingEdge < Count_FallingEdge){
 8001eec:	4b5d      	ldr	r3, [pc, #372]	; (8002064 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b62      	ldr	r3, [pc, #392]	; (800207c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d23b      	bcs.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x120>
			inputDutyCycle = Count_FallingEdge - Count_RisingEdge;
 8001ef8:	4b60      	ldr	r3, [pc, #384]	; (800207c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	4b59      	ldr	r3, [pc, #356]	; (8002064 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	4a5f      	ldr	r2, [pc, #380]	; (8002080 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001f04:	6013      	str	r3, [r2, #0]
			input_pwm_min = inputDutyCycle < input_pwm_min ? inputDutyCycle : input_pwm_min;
 8001f06:	4b5f      	ldr	r3, [pc, #380]	; (8002084 <HAL_TIM_IC_CaptureCallback+0x234>)
 8001f08:	881b      	ldrh	r3, [r3, #0]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	4b5c      	ldr	r3, [pc, #368]	; (8002080 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4293      	cmp	r3, r2
 8001f12:	bf28      	it	cs
 8001f14:	4613      	movcs	r3, r2
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	4b5a      	ldr	r3, [pc, #360]	; (8002084 <HAL_TIM_IC_CaptureCallback+0x234>)
 8001f1a:	801a      	strh	r2, [r3, #0]
			input_pwm_max = inputDutyCycle > input_pwm_max ? inputDutyCycle : input_pwm_max;
 8001f1c:	4b5a      	ldr	r3, [pc, #360]	; (8002088 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001f1e:	881b      	ldrh	r3, [r3, #0]
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b57      	ldr	r3, [pc, #348]	; (8002080 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4293      	cmp	r3, r2
 8001f28:	bf38      	it	cc
 8001f2a:	4613      	movcc	r3, r2
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	4b56      	ldr	r3, [pc, #344]	; (8002088 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001f30:	801a      	strh	r2, [r3, #0]

			newPWM = map(inputDutyCycle, input_pwm_min, input_pwm_max, PWM_MIN, PWM_MAX);
 8001f32:	4b53      	ldr	r3, [pc, #332]	; (8002080 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a53      	ldr	r2, [pc, #332]	; (8002084 <HAL_TIM_IC_CaptureCallback+0x234>)
 8001f38:	8812      	ldrh	r2, [r2, #0]
 8001f3a:	1a9b      	subs	r3, r3, r2
 8001f3c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001f40:	fb02 f303 	mul.w	r3, r2, r3
 8001f44:	4a50      	ldr	r2, [pc, #320]	; (8002088 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001f46:	8812      	ldrh	r2, [r2, #0]
 8001f48:	4611      	mov	r1, r2
 8001f4a:	4a4e      	ldr	r2, [pc, #312]	; (8002084 <HAL_TIM_IC_CaptureCallback+0x234>)
 8001f4c:	8812      	ldrh	r2, [r2, #0]
 8001f4e:	1a8a      	subs	r2, r1, r2
 8001f50:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f54:	b21a      	sxth	r2, r3
 8001f56:	4b4d      	ldr	r3, [pc, #308]	; (800208c <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001f58:	801a      	strh	r2, [r3, #0]
			setPWM = newPWM;
 8001f5a:	4b4c      	ldr	r3, [pc, #304]	; (800208c <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001f5c:	881b      	ldrh	r3, [r3, #0]
 8001f5e:	b21a      	sxth	r2, r3
 8001f60:	4b4b      	ldr	r3, [pc, #300]	; (8002090 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001f62:	801a      	strh	r2, [r3, #0]

			Count_RisingEdge = 0;
 8001f64:	4b3f      	ldr	r3, [pc, #252]	; (8002064 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
			Count_FallingEdge = 0;
 8001f6a:	4b44      	ldr	r3, [pc, #272]	; (800207c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
		}
	}

	if(inputFrequency >= FREQ_INPUT_PWM_MIN && inputFrequency <= FREQ_INPUT_PWM_MAX){
 8001f70:	4b41      	ldr	r3, [pc, #260]	; (8002078 <HAL_TIM_IC_CaptureCallback+0x228>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe fae7 	bl	8000548 <__aeabi_f2d>
 8001f7a:	a335      	add	r3, pc, #212	; (adr r3, 8002050 <HAL_TIM_IC_CaptureCallback+0x200>)
 8001f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f80:	f7fe fdc0 	bl	8000b04 <__aeabi_dcmpge>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d100      	bne.n	8001f8c <HAL_TIM_IC_CaptureCallback+0x13c>
		if(motorGotStarted == 2){
			TIM1->CCR1 = setPWM;
			TIM1->CCR5 = setPWM + compWindowOffset;
		}
	}
}
 8001f8a:	e05c      	b.n	8002046 <HAL_TIM_IC_CaptureCallback+0x1f6>
	if(inputFrequency >= FREQ_INPUT_PWM_MIN && inputFrequency <= FREQ_INPUT_PWM_MAX){
 8001f8c:	4b3a      	ldr	r3, [pc, #232]	; (8002078 <HAL_TIM_IC_CaptureCallback+0x228>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7fe fad9 	bl	8000548 <__aeabi_f2d>
 8001f96:	a330      	add	r3, pc, #192	; (adr r3, 8002058 <HAL_TIM_IC_CaptureCallback+0x208>)
 8001f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9c:	f7fe fda8 	bl	8000af0 <__aeabi_dcmple>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d100      	bne.n	8001fa8 <HAL_TIM_IC_CaptureCallback+0x158>
}
 8001fa6:	e04e      	b.n	8002046 <HAL_TIM_IC_CaptureCallback+0x1f6>
		if(setPWM >= 300 && motorGotStarted == 0){
 8001fa8:	4b39      	ldr	r3, [pc, #228]	; (8002090 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001faa:	881b      	ldrh	r3, [r3, #0]
 8001fac:	b21b      	sxth	r3, r3
 8001fae:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001fb2:	db24      	blt.n	8001ffe <HAL_TIM_IC_CaptureCallback+0x1ae>
 8001fb4:	4b37      	ldr	r3, [pc, #220]	; (8002094 <HAL_TIM_IC_CaptureCallback+0x244>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d11f      	bne.n	8001ffe <HAL_TIM_IC_CaptureCallback+0x1ae>
			HAL_TIM_IC_Stop_IT(&htim15, TIM_CHANNEL_1);
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4835      	ldr	r0, [pc, #212]	; (8002098 <HAL_TIM_IC_CaptureCallback+0x248>)
 8001fc2:	f005 f83d 	bl	8007040 <HAL_TIM_IC_Stop_IT>
			HAL_TIM_IC_Stop_IT(&htim15, TIM_CHANNEL_2);
 8001fc6:	2104      	movs	r1, #4
 8001fc8:	4833      	ldr	r0, [pc, #204]	; (8002098 <HAL_TIM_IC_CaptureCallback+0x248>)
 8001fca:	f005 f839 	bl	8007040 <HAL_TIM_IC_Stop_IT>
			motorGotStarted = 1;
 8001fce:	4b31      	ldr	r3, [pc, #196]	; (8002094 <HAL_TIM_IC_CaptureCallback+0x244>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	701a      	strb	r2, [r3, #0]
			strSize = sprintf((char*)buffer, "Motor Started\r\n");
 8001fd4:	4a31      	ldr	r2, [pc, #196]	; (800209c <HAL_TIM_IC_CaptureCallback+0x24c>)
 8001fd6:	4b32      	ldr	r3, [pc, #200]	; (80020a0 <HAL_TIM_IC_CaptureCallback+0x250>)
 8001fd8:	4614      	mov	r4, r2
 8001fda:	461d      	mov	r5, r3
 8001fdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fde:	6020      	str	r0, [r4, #0]
 8001fe0:	6061      	str	r1, [r4, #4]
 8001fe2:	60a2      	str	r2, [r4, #8]
 8001fe4:	60e3      	str	r3, [r4, #12]
 8001fe6:	230f      	movs	r3, #15
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	4b2e      	ldr	r3, [pc, #184]	; (80020a4 <HAL_TIM_IC_CaptureCallback+0x254>)
 8001fec:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001fee:	4b2d      	ldr	r3, [pc, #180]	; (80020a4 <HAL_TIM_IC_CaptureCallback+0x254>)
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	230a      	movs	r3, #10
 8001ff6:	4929      	ldr	r1, [pc, #164]	; (800209c <HAL_TIM_IC_CaptureCallback+0x24c>)
 8001ff8:	482b      	ldr	r0, [pc, #172]	; (80020a8 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001ffa:	f006 fb69 	bl	80086d0 <HAL_UART_Transmit>
		if(setPWM <= 50 && motorGotStarted != 0) {
 8001ffe:	4b24      	ldr	r3, [pc, #144]	; (8002090 <HAL_TIM_IC_CaptureCallback+0x240>)
 8002000:	881b      	ldrh	r3, [r3, #0]
 8002002:	b21b      	sxth	r3, r3
 8002004:	2b32      	cmp	r3, #50	; 0x32
 8002006:	dc0a      	bgt.n	800201e <HAL_TIM_IC_CaptureCallback+0x1ce>
 8002008:	4b22      	ldr	r3, [pc, #136]	; (8002094 <HAL_TIM_IC_CaptureCallback+0x244>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d005      	beq.n	800201e <HAL_TIM_IC_CaptureCallback+0x1ce>
			TIM1->CCR1 = 0;
 8002012:	4b26      	ldr	r3, [pc, #152]	; (80020ac <HAL_TIM_IC_CaptureCallback+0x25c>)
 8002014:	2200      	movs	r2, #0
 8002016:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR5 = 0;
 8002018:	4b24      	ldr	r3, [pc, #144]	; (80020ac <HAL_TIM_IC_CaptureCallback+0x25c>)
 800201a:	2200      	movs	r2, #0
 800201c:	659a      	str	r2, [r3, #88]	; 0x58
		if(motorGotStarted == 2){
 800201e:	4b1d      	ldr	r3, [pc, #116]	; (8002094 <HAL_TIM_IC_CaptureCallback+0x244>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d10e      	bne.n	8002046 <HAL_TIM_IC_CaptureCallback+0x1f6>
			TIM1->CCR1 = setPWM;
 8002028:	4b19      	ldr	r3, [pc, #100]	; (8002090 <HAL_TIM_IC_CaptureCallback+0x240>)
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	b21a      	sxth	r2, r3
 800202e:	4b1f      	ldr	r3, [pc, #124]	; (80020ac <HAL_TIM_IC_CaptureCallback+0x25c>)
 8002030:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR5 = setPWM + compWindowOffset;
 8002032:	4b17      	ldr	r3, [pc, #92]	; (8002090 <HAL_TIM_IC_CaptureCallback+0x240>)
 8002034:	881b      	ldrh	r3, [r3, #0]
 8002036:	b21b      	sxth	r3, r3
 8002038:	461a      	mov	r2, r3
 800203a:	4b1d      	ldr	r3, [pc, #116]	; (80020b0 <HAL_TIM_IC_CaptureCallback+0x260>)
 800203c:	881b      	ldrh	r3, [r3, #0]
 800203e:	b21b      	sxth	r3, r3
 8002040:	441a      	add	r2, r3
 8002042:	4b1a      	ldr	r3, [pc, #104]	; (80020ac <HAL_TIM_IC_CaptureCallback+0x25c>)
 8002044:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bdb0      	pop	{r4, r5, r7, pc}
 800204e:	bf00      	nop
 8002050:	51eb851f 	.word	0x51eb851f
 8002054:	4048feb8 	.word	0x4048feb8
 8002058:	cccccccd 	.word	0xcccccccd
 800205c:	40490ccc 	.word	0x40490ccc
 8002060:	40014000 	.word	0x40014000
 8002064:	20000254 	.word	0x20000254
 8002068:	20000258 	.word	0x20000258
 800206c:	2000025c 	.word	0x2000025c
 8002070:	20000260 	.word	0x20000260
 8002074:	49742400 	.word	0x49742400
 8002078:	20000218 	.word	0x20000218
 800207c:	20000264 	.word	0x20000264
 8002080:	20000214 	.word	0x20000214
 8002084:	2000000a 	.word	0x2000000a
 8002088:	2000000c 	.word	0x2000000c
 800208c:	20000002 	.word	0x20000002
 8002090:	20000004 	.word	0x20000004
 8002094:	20000211 	.word	0x20000211
 8002098:	200002d0 	.word	0x200002d0
 800209c:	200004b8 	.word	0x200004b8
 80020a0:	0800b750 	.word	0x0800b750
 80020a4:	20000788 	.word	0x20000788
 80020a8:	20000424 	.word	0x20000424
 80020ac:	40012c00 	.word	0x40012c00
 80020b0:	20000006 	.word	0x20000006

080020b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
	...

080020c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ca:	4b0f      	ldr	r3, [pc, #60]	; (8002108 <HAL_MspInit+0x44>)
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	4a0e      	ldr	r2, [pc, #56]	; (8002108 <HAL_MspInit+0x44>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	6193      	str	r3, [r2, #24]
 80020d6:	4b0c      	ldr	r3, [pc, #48]	; (8002108 <HAL_MspInit+0x44>)
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020e2:	4b09      	ldr	r3, [pc, #36]	; (8002108 <HAL_MspInit+0x44>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	4a08      	ldr	r2, [pc, #32]	; (8002108 <HAL_MspInit+0x44>)
 80020e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ec:	61d3      	str	r3, [r2, #28]
 80020ee:	4b06      	ldr	r3, [pc, #24]	; (8002108 <HAL_MspInit+0x44>)
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f6:	603b      	str	r3, [r7, #0]
 80020f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020fa:	bf00      	nop
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	40021000 	.word	0x40021000

0800210c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08c      	sub	sp, #48	; 0x30
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 031c 	add.w	r3, r7, #28
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800212c:	d136      	bne.n	800219c <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800212e:	4b3b      	ldr	r3, [pc, #236]	; (800221c <HAL_ADC_MspInit+0x110>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	3301      	adds	r3, #1
 8002134:	4a39      	ldr	r2, [pc, #228]	; (800221c <HAL_ADC_MspInit+0x110>)
 8002136:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002138:	4b38      	ldr	r3, [pc, #224]	; (800221c <HAL_ADC_MspInit+0x110>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d10b      	bne.n	8002158 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002140:	4b37      	ldr	r3, [pc, #220]	; (8002220 <HAL_ADC_MspInit+0x114>)
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	4a36      	ldr	r2, [pc, #216]	; (8002220 <HAL_ADC_MspInit+0x114>)
 8002146:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800214a:	6153      	str	r3, [r2, #20]
 800214c:	4b34      	ldr	r3, [pc, #208]	; (8002220 <HAL_ADC_MspInit+0x114>)
 800214e:	695b      	ldr	r3, [r3, #20]
 8002150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002154:	61bb      	str	r3, [r7, #24]
 8002156:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002158:	4b31      	ldr	r3, [pc, #196]	; (8002220 <HAL_ADC_MspInit+0x114>)
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	4a30      	ldr	r2, [pc, #192]	; (8002220 <HAL_ADC_MspInit+0x114>)
 800215e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002162:	6153      	str	r3, [r2, #20]
 8002164:	4b2e      	ldr	r3, [pc, #184]	; (8002220 <HAL_ADC_MspInit+0x114>)
 8002166:	695b      	ldr	r3, [r3, #20]
 8002168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800216c:	617b      	str	r3, [r7, #20]
 800216e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_CS_Pin;
 8002170:	2301      	movs	r3, #1
 8002172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002174:	2303      	movs	r3, #3
 8002176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_CS_GPIO_Port, &GPIO_InitStruct);
 800217c:	f107 031c 	add.w	r3, r7, #28
 8002180:	4619      	mov	r1, r3
 8002182:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002186:	f003 f895 	bl	80052b4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800218a:	2200      	movs	r2, #0
 800218c:	2100      	movs	r1, #0
 800218e:	2012      	movs	r0, #18
 8002190:	f002 fd1b 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002194:	2012      	movs	r0, #18
 8002196:	f002 fd34 	bl	8004c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800219a:	e03a      	b.n	8002212 <HAL_ADC_MspInit+0x106>
  else if(hadc->Instance==ADC2)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a20      	ldr	r2, [pc, #128]	; (8002224 <HAL_ADC_MspInit+0x118>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d135      	bne.n	8002212 <HAL_ADC_MspInit+0x106>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80021a6:	4b1d      	ldr	r3, [pc, #116]	; (800221c <HAL_ADC_MspInit+0x110>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	3301      	adds	r3, #1
 80021ac:	4a1b      	ldr	r2, [pc, #108]	; (800221c <HAL_ADC_MspInit+0x110>)
 80021ae:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80021b0:	4b1a      	ldr	r3, [pc, #104]	; (800221c <HAL_ADC_MspInit+0x110>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d10b      	bne.n	80021d0 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80021b8:	4b19      	ldr	r3, [pc, #100]	; (8002220 <HAL_ADC_MspInit+0x114>)
 80021ba:	695b      	ldr	r3, [r3, #20]
 80021bc:	4a18      	ldr	r2, [pc, #96]	; (8002220 <HAL_ADC_MspInit+0x114>)
 80021be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021c2:	6153      	str	r3, [r2, #20]
 80021c4:	4b16      	ldr	r3, [pc, #88]	; (8002220 <HAL_ADC_MspInit+0x114>)
 80021c6:	695b      	ldr	r3, [r3, #20]
 80021c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021cc:	613b      	str	r3, [r7, #16]
 80021ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d0:	4b13      	ldr	r3, [pc, #76]	; (8002220 <HAL_ADC_MspInit+0x114>)
 80021d2:	695b      	ldr	r3, [r3, #20]
 80021d4:	4a12      	ldr	r2, [pc, #72]	; (8002220 <HAL_ADC_MspInit+0x114>)
 80021d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021da:	6153      	str	r3, [r2, #20]
 80021dc:	4b10      	ldr	r3, [pc, #64]	; (8002220 <HAL_ADC_MspInit+0x114>)
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC_PHASEA_Pin|ADC_PHASEB_Pin|ADC_PHASEC_Pin;
 80021e8:	23e0      	movs	r3, #224	; 0xe0
 80021ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ec:	2303      	movs	r3, #3
 80021ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f4:	f107 031c 	add.w	r3, r7, #28
 80021f8:	4619      	mov	r1, r3
 80021fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021fe:	f003 f859 	bl	80052b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002202:	2200      	movs	r2, #0
 8002204:	2100      	movs	r1, #0
 8002206:	2012      	movs	r0, #18
 8002208:	f002 fcdf 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800220c:	2012      	movs	r0, #18
 800220e:	f002 fcf8 	bl	8004c02 <HAL_NVIC_EnableIRQ>
}
 8002212:	bf00      	nop
 8002214:	3730      	adds	r7, #48	; 0x30
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000268 	.word	0x20000268
 8002220:	40021000 	.word	0x40021000
 8002224:	50000100 	.word	0x50000100

08002228 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08a      	sub	sp, #40	; 0x28
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 0314 	add.w	r3, r7, #20
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a3a      	ldr	r2, [pc, #232]	; (8002330 <HAL_COMP_MspInit+0x108>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d121      	bne.n	800228e <HAL_COMP_MspInit+0x66>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800224a:	4b3a      	ldr	r3, [pc, #232]	; (8002334 <HAL_COMP_MspInit+0x10c>)
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	4a39      	ldr	r2, [pc, #228]	; (8002334 <HAL_COMP_MspInit+0x10c>)
 8002250:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002254:	6153      	str	r3, [r2, #20]
 8002256:	4b37      	ldr	r3, [pc, #220]	; (8002334 <HAL_COMP_MspInit+0x10c>)
 8002258:	695b      	ldr	r3, [r3, #20]
 800225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PA1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = COMP_PHASEA_Pin;
 8002262:	2302      	movs	r3, #2
 8002264:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002266:	2303      	movs	r3, #3
 8002268:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(COMP_PHASEA_GPIO_Port, &GPIO_InitStruct);
 800226e:	f107 0314 	add.w	r3, r7, #20
 8002272:	4619      	mov	r1, r3
 8002274:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002278:	f003 f81c 	bl	80052b4 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 800227c:	2200      	movs	r2, #0
 800227e:	2100      	movs	r1, #0
 8002280:	2040      	movs	r0, #64	; 0x40
 8002282:	f002 fca2 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8002286:	2040      	movs	r0, #64	; 0x40
 8002288:	f002 fcbb 	bl	8004c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP3_MspInit 1 */

  /* USER CODE END COMP3_MspInit 1 */
  }

}
 800228c:	e04c      	b.n	8002328 <HAL_COMP_MspInit+0x100>
  else if(hcomp->Instance==COMP2)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a29      	ldr	r2, [pc, #164]	; (8002338 <HAL_COMP_MspInit+0x110>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d121      	bne.n	80022dc <HAL_COMP_MspInit+0xb4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002298:	4b26      	ldr	r3, [pc, #152]	; (8002334 <HAL_COMP_MspInit+0x10c>)
 800229a:	695b      	ldr	r3, [r3, #20]
 800229c:	4a25      	ldr	r2, [pc, #148]	; (8002334 <HAL_COMP_MspInit+0x10c>)
 800229e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022a2:	6153      	str	r3, [r2, #20]
 80022a4:	4b23      	ldr	r3, [pc, #140]	; (8002334 <HAL_COMP_MspInit+0x10c>)
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = COMP_PHASEB_Pin;
 80022b0:	2308      	movs	r3, #8
 80022b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022b4:	2303      	movs	r3, #3
 80022b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(COMP_PHASEB_GPIO_Port, &GPIO_InitStruct);
 80022bc:	f107 0314 	add.w	r3, r7, #20
 80022c0:	4619      	mov	r1, r3
 80022c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c6:	f002 fff5 	bl	80052b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 80022ca:	2200      	movs	r2, #0
 80022cc:	2100      	movs	r1, #0
 80022ce:	2040      	movs	r0, #64	; 0x40
 80022d0:	f002 fc7b 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 80022d4:	2040      	movs	r0, #64	; 0x40
 80022d6:	f002 fc94 	bl	8004c02 <HAL_NVIC_EnableIRQ>
}
 80022da:	e025      	b.n	8002328 <HAL_COMP_MspInit+0x100>
  else if(hcomp->Instance==COMP3)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a16      	ldr	r2, [pc, #88]	; (800233c <HAL_COMP_MspInit+0x114>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d120      	bne.n	8002328 <HAL_COMP_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e6:	4b13      	ldr	r3, [pc, #76]	; (8002334 <HAL_COMP_MspInit+0x10c>)
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	4a12      	ldr	r2, [pc, #72]	; (8002334 <HAL_COMP_MspInit+0x10c>)
 80022ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022f0:	6153      	str	r3, [r2, #20]
 80022f2:	4b10      	ldr	r3, [pc, #64]	; (8002334 <HAL_COMP_MspInit+0x10c>)
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022fa:	60bb      	str	r3, [r7, #8]
 80022fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = COMP_PHASEC_Pin;
 80022fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002304:	2303      	movs	r3, #3
 8002306:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(COMP_PHASEC_GPIO_Port, &GPIO_InitStruct);
 800230c:	f107 0314 	add.w	r3, r7, #20
 8002310:	4619      	mov	r1, r3
 8002312:	480b      	ldr	r0, [pc, #44]	; (8002340 <HAL_COMP_MspInit+0x118>)
 8002314:	f002 ffce 	bl	80052b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 8002318:	2200      	movs	r2, #0
 800231a:	2100      	movs	r1, #0
 800231c:	2040      	movs	r0, #64	; 0x40
 800231e:	f002 fc54 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8002322:	2040      	movs	r0, #64	; 0x40
 8002324:	f002 fc6d 	bl	8004c02 <HAL_NVIC_EnableIRQ>
}
 8002328:	bf00      	nop
 800232a:	3728      	adds	r7, #40	; 0x28
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	4001001c 	.word	0x4001001c
 8002334:	40021000 	.word	0x40021000
 8002338:	40010020 	.word	0x40010020
 800233c:	40010024 	.word	0x40010024
 8002340:	48000400 	.word	0x48000400

08002344 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b08a      	sub	sp, #40	; 0x28
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234c:	f107 0314 	add.w	r3, r7, #20
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	60da      	str	r2, [r3, #12]
 800235a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a19      	ldr	r2, [pc, #100]	; (80023c8 <HAL_DAC_MspInit+0x84>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d12c      	bne.n	80023c0 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002366:	4b19      	ldr	r3, [pc, #100]	; (80023cc <HAL_DAC_MspInit+0x88>)
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	4a18      	ldr	r2, [pc, #96]	; (80023cc <HAL_DAC_MspInit+0x88>)
 800236c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002370:	61d3      	str	r3, [r2, #28]
 8002372:	4b16      	ldr	r3, [pc, #88]	; (80023cc <HAL_DAC_MspInit+0x88>)
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237e:	4b13      	ldr	r3, [pc, #76]	; (80023cc <HAL_DAC_MspInit+0x88>)
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	4a12      	ldr	r2, [pc, #72]	; (80023cc <HAL_DAC_MspInit+0x88>)
 8002384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002388:	6153      	str	r3, [r2, #20]
 800238a:	4b10      	ldr	r3, [pc, #64]	; (80023cc <HAL_DAC_MspInit+0x88>)
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002396:	2310      	movs	r3, #16
 8002398:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800239a:	2303      	movs	r3, #3
 800239c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239e:	2300      	movs	r3, #0
 80023a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a2:	f107 0314 	add.w	r3, r7, #20
 80023a6:	4619      	mov	r1, r3
 80023a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ac:	f002 ff82 	bl	80052b4 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80023b0:	2200      	movs	r2, #0
 80023b2:	2101      	movs	r1, #1
 80023b4:	2036      	movs	r0, #54	; 0x36
 80023b6:	f002 fc08 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80023ba:	2036      	movs	r0, #54	; 0x36
 80023bc:	f002 fc21 	bl	8004c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80023c0:	bf00      	nop
 80023c2:	3728      	adds	r7, #40	; 0x28
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40007400 	.word	0x40007400
 80023cc:	40021000 	.word	0x40021000

080023d0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a11      	ldr	r2, [pc, #68]	; (8002424 <HAL_TIM_PWM_MspInit+0x54>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d11b      	bne.n	800241a <HAL_TIM_PWM_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023e2:	4b11      	ldr	r3, [pc, #68]	; (8002428 <HAL_TIM_PWM_MspInit+0x58>)
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	4a10      	ldr	r2, [pc, #64]	; (8002428 <HAL_TIM_PWM_MspInit+0x58>)
 80023e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023ec:	6193      	str	r3, [r2, #24]
 80023ee:	4b0e      	ldr	r3, [pc, #56]	; (8002428 <HAL_TIM_PWM_MspInit+0x58>)
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80023fa:	2200      	movs	r2, #0
 80023fc:	2100      	movs	r1, #0
 80023fe:	2018      	movs	r0, #24
 8002400:	f002 fbe3 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002404:	2018      	movs	r0, #24
 8002406:	f002 fbfc 	bl	8004c02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800240a:	2200      	movs	r2, #0
 800240c:	2100      	movs	r1, #0
 800240e:	201b      	movs	r0, #27
 8002410:	f002 fbdb 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002414:	201b      	movs	r0, #27
 8002416:	f002 fbf4 	bl	8004c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800241a:	bf00      	nop
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40012c00 	.word	0x40012c00
 8002428:	40021000 	.word	0x40021000

0800242c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08c      	sub	sp, #48	; 0x30
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002434:	f107 031c 	add.w	r3, r7, #28
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800244c:	d10c      	bne.n	8002468 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800244e:	4b30      	ldr	r3, [pc, #192]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	4a2f      	ldr	r2, [pc, #188]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	61d3      	str	r3, [r2, #28]
 800245a:	4b2d      	ldr	r3, [pc, #180]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	61bb      	str	r3, [r7, #24]
 8002464:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002466:	e04f      	b.n	8002508 <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM6)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a29      	ldr	r2, [pc, #164]	; (8002514 <HAL_TIM_Base_MspInit+0xe8>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d114      	bne.n	800249c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002472:	4b27      	ldr	r3, [pc, #156]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	4a26      	ldr	r2, [pc, #152]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 8002478:	f043 0310 	orr.w	r3, r3, #16
 800247c:	61d3      	str	r3, [r2, #28]
 800247e:	4b24      	ldr	r3, [pc, #144]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	f003 0310 	and.w	r3, r3, #16
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800248a:	2200      	movs	r2, #0
 800248c:	2101      	movs	r1, #1
 800248e:	2036      	movs	r0, #54	; 0x36
 8002490:	f002 fb9b 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002494:	2036      	movs	r0, #54	; 0x36
 8002496:	f002 fbb4 	bl	8004c02 <HAL_NVIC_EnableIRQ>
}
 800249a:	e035      	b.n	8002508 <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM15)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a1d      	ldr	r2, [pc, #116]	; (8002518 <HAL_TIM_Base_MspInit+0xec>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d130      	bne.n	8002508 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80024a6:	4b1a      	ldr	r3, [pc, #104]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	4a19      	ldr	r2, [pc, #100]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 80024ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024b0:	6193      	str	r3, [r2, #24]
 80024b2:	4b17      	ldr	r3, [pc, #92]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024ba:	613b      	str	r3, [r7, #16]
 80024bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024be:	4b14      	ldr	r3, [pc, #80]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	4a13      	ldr	r2, [pc, #76]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 80024c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c8:	6153      	str	r3, [r2, #20]
 80024ca:	4b11      	ldr	r3, [pc, #68]	; (8002510 <HAL_TIM_Base_MspInit+0xe4>)
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024d6:	2304      	movs	r3, #4
 80024d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024da:	2302      	movs	r3, #2
 80024dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024de:	2300      	movs	r3, #0
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e2:	2300      	movs	r3, #0
 80024e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 80024e6:	2309      	movs	r3, #9
 80024e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ea:	f107 031c 	add.w	r3, r7, #28
 80024ee:	4619      	mov	r1, r3
 80024f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f4:	f002 fede 	bl	80052b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80024f8:	2200      	movs	r2, #0
 80024fa:	2100      	movs	r1, #0
 80024fc:	2018      	movs	r0, #24
 80024fe:	f002 fb64 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002502:	2018      	movs	r0, #24
 8002504:	f002 fb7d 	bl	8004c02 <HAL_NVIC_EnableIRQ>
}
 8002508:	bf00      	nop
 800250a:	3730      	adds	r7, #48	; 0x30
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40021000 	.word	0x40021000
 8002514:	40001000 	.word	0x40001000
 8002518:	40014000 	.word	0x40014000

0800251c <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a0d      	ldr	r2, [pc, #52]	; (8002560 <HAL_TIM_OC_MspInit+0x44>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d113      	bne.n	8002556 <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800252e:	4b0d      	ldr	r3, [pc, #52]	; (8002564 <HAL_TIM_OC_MspInit+0x48>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	4a0c      	ldr	r2, [pc, #48]	; (8002564 <HAL_TIM_OC_MspInit+0x48>)
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	61d3      	str	r3, [r2, #28]
 800253a:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <HAL_TIM_OC_MspInit+0x48>)
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002546:	2200      	movs	r2, #0
 8002548:	2100      	movs	r1, #0
 800254a:	201d      	movs	r0, #29
 800254c:	f002 fb3d 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002550:	201d      	movs	r0, #29
 8002552:	f002 fb56 	bl	8004c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002556:	bf00      	nop
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40000400 	.word	0x40000400
 8002564:	40021000 	.word	0x40021000

08002568 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b088      	sub	sp, #32
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	605a      	str	r2, [r3, #4]
 800257a:	609a      	str	r2, [r3, #8]
 800257c:	60da      	str	r2, [r3, #12]
 800257e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a12      	ldr	r2, [pc, #72]	; (80025d0 <HAL_TIM_MspPostInit+0x68>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d11d      	bne.n	80025c6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258a:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <HAL_TIM_MspPostInit+0x6c>)
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	4a11      	ldr	r2, [pc, #68]	; (80025d4 <HAL_TIM_MspPostInit+0x6c>)
 8002590:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002594:	6153      	str	r3, [r2, #20]
 8002596:	4b0f      	ldr	r3, [pc, #60]	; (80025d4 <HAL_TIM_MspPostInit+0x6c>)
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259e:	60bb      	str	r3, [r7, #8]
 80025a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PWMOUT_Pin;
 80025a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a8:	2302      	movs	r3, #2
 80025aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80025ac:	2302      	movs	r3, #2
 80025ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80025b0:	2301      	movs	r3, #1
 80025b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80025b4:	2306      	movs	r3, #6
 80025b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWMOUT_GPIO_Port, &GPIO_InitStruct);
 80025b8:	f107 030c 	add.w	r3, r7, #12
 80025bc:	4619      	mov	r1, r3
 80025be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025c2:	f002 fe77 	bl	80052b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80025c6:	bf00      	nop
 80025c8:	3720      	adds	r7, #32
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40012c00 	.word	0x40012c00
 80025d4:	40021000 	.word	0x40021000

080025d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08a      	sub	sp, #40	; 0x28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e0:	f107 0314 	add.w	r3, r7, #20
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a2f      	ldr	r2, [pc, #188]	; (80026b4 <HAL_UART_MspInit+0xdc>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d157      	bne.n	80026aa <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025fa:	4b2f      	ldr	r3, [pc, #188]	; (80026b8 <HAL_UART_MspInit+0xe0>)
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	4a2e      	ldr	r2, [pc, #184]	; (80026b8 <HAL_UART_MspInit+0xe0>)
 8002600:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002604:	6193      	str	r3, [r2, #24]
 8002606:	4b2c      	ldr	r3, [pc, #176]	; (80026b8 <HAL_UART_MspInit+0xe0>)
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002612:	4b29      	ldr	r3, [pc, #164]	; (80026b8 <HAL_UART_MspInit+0xe0>)
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	4a28      	ldr	r2, [pc, #160]	; (80026b8 <HAL_UART_MspInit+0xe0>)
 8002618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800261c:	6153      	str	r3, [r2, #20]
 800261e:	4b26      	ldr	r3, [pc, #152]	; (80026b8 <HAL_UART_MspInit+0xe0>)
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800262a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800262e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002630:	2302      	movs	r3, #2
 8002632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002638:	2303      	movs	r3, #3
 800263a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800263c:	2307      	movs	r3, #7
 800263e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002640:	f107 0314 	add.w	r3, r7, #20
 8002644:	4619      	mov	r1, r3
 8002646:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800264a:	f002 fe33 	bl	80052b4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800264e:	4b1b      	ldr	r3, [pc, #108]	; (80026bc <HAL_UART_MspInit+0xe4>)
 8002650:	4a1b      	ldr	r2, [pc, #108]	; (80026c0 <HAL_UART_MspInit+0xe8>)
 8002652:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002654:	4b19      	ldr	r3, [pc, #100]	; (80026bc <HAL_UART_MspInit+0xe4>)
 8002656:	2200      	movs	r2, #0
 8002658:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800265a:	4b18      	ldr	r3, [pc, #96]	; (80026bc <HAL_UART_MspInit+0xe4>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002660:	4b16      	ldr	r3, [pc, #88]	; (80026bc <HAL_UART_MspInit+0xe4>)
 8002662:	2280      	movs	r2, #128	; 0x80
 8002664:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002666:	4b15      	ldr	r3, [pc, #84]	; (80026bc <HAL_UART_MspInit+0xe4>)
 8002668:	2200      	movs	r2, #0
 800266a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800266c:	4b13      	ldr	r3, [pc, #76]	; (80026bc <HAL_UART_MspInit+0xe4>)
 800266e:	2200      	movs	r2, #0
 8002670:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002672:	4b12      	ldr	r3, [pc, #72]	; (80026bc <HAL_UART_MspInit+0xe4>)
 8002674:	2220      	movs	r2, #32
 8002676:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002678:	4b10      	ldr	r3, [pc, #64]	; (80026bc <HAL_UART_MspInit+0xe4>)
 800267a:	2200      	movs	r2, #0
 800267c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800267e:	480f      	ldr	r0, [pc, #60]	; (80026bc <HAL_UART_MspInit+0xe4>)
 8002680:	f002 fc26 	bl	8004ed0 <HAL_DMA_Init>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 800268a:	f7ff fd13 	bl	80020b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4a0a      	ldr	r2, [pc, #40]	; (80026bc <HAL_UART_MspInit+0xe4>)
 8002692:	66da      	str	r2, [r3, #108]	; 0x6c
 8002694:	4a09      	ldr	r2, [pc, #36]	; (80026bc <HAL_UART_MspInit+0xe4>)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800269a:	2200      	movs	r2, #0
 800269c:	2101      	movs	r1, #1
 800269e:	2025      	movs	r0, #37	; 0x25
 80026a0:	f002 fa93 	bl	8004bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026a4:	2025      	movs	r0, #37	; 0x25
 80026a6:	f002 faac 	bl	8004c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80026aa:	bf00      	nop
 80026ac:	3728      	adds	r7, #40	; 0x28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40013800 	.word	0x40013800
 80026b8:	40021000 	.word	0x40021000
 80026bc:	200003dc 	.word	0x200003dc
 80026c0:	40020058 	.word	0x40020058

080026c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80026c8:	bf00      	nop
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr

080026d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026d2:	b480      	push	{r7}
 80026d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026d6:	e7fe      	b.n	80026d6 <HardFault_Handler+0x4>

080026d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026dc:	e7fe      	b.n	80026dc <MemManage_Handler+0x4>

080026de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026de:	b480      	push	{r7}
 80026e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026e2:	e7fe      	b.n	80026e2 <BusFault_Handler+0x4>

080026e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026e8:	e7fe      	b.n	80026e8 <UsageFault_Handler+0x4>

080026ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002718:	f000 f9e2 	bl	8002ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if(dma_uart_rx.timer == 1)
 800271c:	4b0b      	ldr	r3, [pc, #44]	; (800274c <SysTick_Handler+0x38>)
 800271e:	885b      	ldrh	r3, [r3, #2]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d106      	bne.n	8002732 <SysTick_Handler+0x1e>
     {
         /* DMA Timeout event: set Timeout Flag and call DMA Rx Complete Callback */
         dma_uart_rx.flag = 1;
 8002724:	4b09      	ldr	r3, [pc, #36]	; (800274c <SysTick_Handler+0x38>)
 8002726:	2201      	movs	r2, #1
 8002728:	701a      	strb	r2, [r3, #0]
         hdma_usart1_rx.XferCpltCallback(&hdma_usart1_rx);
 800272a:	4b09      	ldr	r3, [pc, #36]	; (8002750 <SysTick_Handler+0x3c>)
 800272c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272e:	4808      	ldr	r0, [pc, #32]	; (8002750 <SysTick_Handler+0x3c>)
 8002730:	4798      	blx	r3
     }
     if(dma_uart_rx.timer) { --dma_uart_rx.timer; }
 8002732:	4b06      	ldr	r3, [pc, #24]	; (800274c <SysTick_Handler+0x38>)
 8002734:	885b      	ldrh	r3, [r3, #2]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d005      	beq.n	8002746 <SysTick_Handler+0x32>
 800273a:	4b04      	ldr	r3, [pc, #16]	; (800274c <SysTick_Handler+0x38>)
 800273c:	885b      	ldrh	r3, [r3, #2]
 800273e:	3b01      	subs	r3, #1
 8002740:	b29a      	uxth	r2, r3
 8002742:	4b02      	ldr	r3, [pc, #8]	; (800274c <SysTick_Handler+0x38>)
 8002744:	805a      	strh	r2, [r3, #2]
  /* USER CODE END SysTick_IRQn 1 */
}
 8002746:	bf00      	nop
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000010 	.word	0x20000010
 8002750:	200003dc 	.word	0x200003dc

08002754 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002758:	4802      	ldr	r0, [pc, #8]	; (8002764 <DMA1_Channel5_IRQHandler+0x10>)
 800275a:	f002 fc9d 	bl	8005098 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	200003dc 	.word	0x200003dc

08002768 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	if(__HAL_ADC_GET_FLAG(&hadc2, ADC_FLAG_EOC) == SET){
 800276c:	4b13      	ldr	r3, [pc, #76]	; (80027bc <ADC1_2_IRQHandler+0x54>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0304 	and.w	r3, r3, #4
 8002776:	2b04      	cmp	r3, #4
 8002778:	d108      	bne.n	800278c <ADC1_2_IRQHandler+0x24>
		adcIntegral += HAL_ADC_GetValue(&hadc2);
 800277a:	4810      	ldr	r0, [pc, #64]	; (80027bc <ADC1_2_IRQHandler+0x54>)
 800277c:	f000 fd6d 	bl	800325a <HAL_ADC_GetValue>
 8002780:	4602      	mov	r2, r0
 8002782:	4b0f      	ldr	r3, [pc, #60]	; (80027c0 <ADC1_2_IRQHandler+0x58>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4413      	add	r3, r2
 8002788:	4a0d      	ldr	r2, [pc, #52]	; (80027c0 <ADC1_2_IRQHandler+0x58>)
 800278a:	6013      	str	r3, [r2, #0]
	}
	if(adcIntegral >= adcOffset){
 800278c:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <ADC1_2_IRQHandler+0x58>)
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <ADC1_2_IRQHandler+0x5c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	429a      	cmp	r2, r3
 8002796:	d308      	bcc.n	80027aa <ADC1_2_IRQHandler+0x42>
		HAL_ADC_Stop_IT(&hadc2);
 8002798:	4808      	ldr	r0, [pc, #32]	; (80027bc <ADC1_2_IRQHandler+0x54>)
 800279a:	f000 fd21 	bl	80031e0 <HAL_ADC_Stop_IT>
		adcIntegral = 0;
 800279e:	4b08      	ldr	r3, [pc, #32]	; (80027c0 <ADC1_2_IRQHandler+0x58>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]
		commutationPattern(NEXT);
 80027a4:	2009      	movs	r0, #9
 80027a6:	f7fe fc07 	bl	8000fb8 <commutationPattern>
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80027aa:	4807      	ldr	r0, [pc, #28]	; (80027c8 <ADC1_2_IRQHandler+0x60>)
 80027ac:	f000 fd62 	bl	8003274 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80027b0:	4802      	ldr	r0, [pc, #8]	; (80027bc <ADC1_2_IRQHandler+0x54>)
 80027b2:	f000 fd5f 	bl	8003274 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80027b6:	bf00      	nop
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	2000027c 	.word	0x2000027c
 80027c0:	20000314 	.word	0x20000314
 80027c4:	20000580 	.word	0x20000580
 80027c8:	2000038c 	.word	0x2000038c

080027cc <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break and TIM15 interrupts.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80027d0:	4803      	ldr	r0, [pc, #12]	; (80027e0 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 80027d2:	f004 fca5 	bl	8007120 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 80027d6:	4803      	ldr	r0, [pc, #12]	; (80027e4 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 80027d8:	f004 fca2 	bl	8007120 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80027dc:	bf00      	nop
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	200005c8 	.word	0x200005c8
 80027e4:	200002d0 	.word	0x200002d0

080027e8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
		//HAL_ADC_Stop(&hadc2);
		commutationPattern(NEXT);
	}*/

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80027ec:	4802      	ldr	r0, [pc, #8]	; (80027f8 <TIM1_CC_IRQHandler+0x10>)
 80027ee:	f004 fc97 	bl	8007120 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	200005c8 	.word	0x200005c8

080027fc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	//if((__HAL_TIM_GET_FLAG(&htim3,TIM_FLAG_CC1)== SET) && waitForCommutation == 1)
	//{
		//commutationPattern(NEXT);
	//}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002800:	4802      	ldr	r0, [pc, #8]	; (800280c <TIM3_IRQHandler+0x10>)
 8002802:	f004 fc8d 	bl	8007120 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	20000348 	.word	0x20000348

08002810 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
    if((USART1->ISR & USART_ISR_IDLE) != RESET)
 8002814:	4b08      	ldr	r3, [pc, #32]	; (8002838 <USART1_IRQHandler+0x28>)
 8002816:	69db      	ldr	r3, [r3, #28]
 8002818:	f003 0310 	and.w	r3, r3, #16
 800281c:	2b00      	cmp	r3, #0
 800281e:	d005      	beq.n	800282c <USART1_IRQHandler+0x1c>
    {
        USART1->ICR = UART_CLEAR_IDLEF;
 8002820:	4b05      	ldr	r3, [pc, #20]	; (8002838 <USART1_IRQHandler+0x28>)
 8002822:	2210      	movs	r2, #16
 8002824:	621a      	str	r2, [r3, #32]
        /* Start DMA timer */
        dma_uart_rx.timer = DMA_TIMEOUT_MS;
 8002826:	4b05      	ldr	r3, [pc, #20]	; (800283c <USART1_IRQHandler+0x2c>)
 8002828:	220a      	movs	r2, #10
 800282a:	805a      	strh	r2, [r3, #2]
    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800282c:	4804      	ldr	r0, [pc, #16]	; (8002840 <USART1_IRQHandler+0x30>)
 800282e:	f006 f867 	bl	8008900 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40013800 	.word	0x40013800
 800283c:	20000010 	.word	0x20000010
 8002840:	20000424 	.word	0x20000424

08002844 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002848:	4803      	ldr	r0, [pc, #12]	; (8002858 <TIM6_DAC_IRQHandler+0x14>)
 800284a:	f004 fc69 	bl	8007120 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac);
 800284e:	4803      	ldr	r0, [pc, #12]	; (800285c <TIM6_DAC_IRQHandler+0x18>)
 8002850:	f002 fa8d 	bl	8004d6e <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002854:	bf00      	nop
 8002856:	bd80      	pop	{r7, pc}
 8002858:	20000584 	.word	0x20000584
 800285c:	200004a4 	.word	0x200004a4

08002860 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */
	TIM1->CCR5 = setPWM + compWindowOffset;
 8002864:	4b34      	ldr	r3, [pc, #208]	; (8002938 <COMP1_2_3_IRQHandler+0xd8>)
 8002866:	881b      	ldrh	r3, [r3, #0]
 8002868:	461a      	mov	r2, r3
 800286a:	4b34      	ldr	r3, [pc, #208]	; (800293c <COMP1_2_3_IRQHandler+0xdc>)
 800286c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002870:	441a      	add	r2, r3
 8002872:	4b33      	ldr	r3, [pc, #204]	; (8002940 <COMP1_2_3_IRQHandler+0xe0>)
 8002874:	659a      	str	r2, [r3, #88]	; 0x58

	if(__HAL_COMP_COMP1_EXTI_GET_FLAG() && waitForCommutation == 0){
 8002876:	4b33      	ldr	r3, [pc, #204]	; (8002944 <COMP1_2_3_IRQHandler+0xe4>)
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00d      	beq.n	800289e <COMP1_2_3_IRQHandler+0x3e>
 8002882:	4b31      	ldr	r3, [pc, #196]	; (8002948 <COMP1_2_3_IRQHandler+0xe8>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d109      	bne.n	800289e <COMP1_2_3_IRQHandler+0x3e>
		HAL_COMP_Stop_IT(&hcomp1);
 800288a:	4830      	ldr	r0, [pc, #192]	; (800294c <COMP1_2_3_IRQHandler+0xec>)
 800288c:	f001 ffac 	bl	80047e8 <HAL_COMP_Stop_IT>
		sConfig.Channel = ADC_CHANNEL_2;
 8002890:	4b2f      	ldr	r3, [pc, #188]	; (8002950 <COMP1_2_3_IRQHandler+0xf0>)
 8002892:	2202      	movs	r2, #2
 8002894:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, commutationTimerCounterAverage + commutationTimerOffset);
		__HAL_TIM_SET_COUNTER(&htim3, 0);

		for(uint8_t i = 0; i<5; i++) commutationTimerCounterArray[i] = commutationTimerCounterArray[i+1];*/

		waitForCommutation = 1;
 8002896:	4b2c      	ldr	r3, [pc, #176]	; (8002948 <COMP1_2_3_IRQHandler+0xe8>)
 8002898:	2201      	movs	r2, #1
 800289a:	701a      	strb	r2, [r3, #0]
 800289c:	e026      	b.n	80028ec <COMP1_2_3_IRQHandler+0x8c>

	}

	else if(__HAL_COMP_COMP2_EXTI_GET_FLAG() && waitForCommutation == 0){
 800289e:	4b29      	ldr	r3, [pc, #164]	; (8002944 <COMP1_2_3_IRQHandler+0xe4>)
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00d      	beq.n	80028c6 <COMP1_2_3_IRQHandler+0x66>
 80028aa:	4b27      	ldr	r3, [pc, #156]	; (8002948 <COMP1_2_3_IRQHandler+0xe8>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d109      	bne.n	80028c6 <COMP1_2_3_IRQHandler+0x66>
		HAL_COMP_Stop_IT(&hcomp2);
 80028b2:	4828      	ldr	r0, [pc, #160]	; (8002954 <COMP1_2_3_IRQHandler+0xf4>)
 80028b4:	f001 ff98 	bl	80047e8 <HAL_COMP_Stop_IT>
		sConfig.Channel = ADC_CHANNEL_3;
 80028b8:	4b25      	ldr	r3, [pc, #148]	; (8002950 <COMP1_2_3_IRQHandler+0xf0>)
 80028ba:	2203      	movs	r2, #3
 80028bc:	601a      	str	r2, [r3, #0]
		commutationTimerCounterAverage = (commutationTimerCounterArray[0]+commutationTimerCounterArray[1]+commutationTimerCounterArray[2]+commutationTimerCounterArray[3]+commutationTimerCounterArray[4]+commutationTimerCounterArray[5])/12;
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, commutationTimerCounterAverage + commutationTimerOffset);
		__HAL_TIM_SET_COUNTER(&htim3, 0);
		for(uint8_t i = 0; i<5; i++) commutationTimerCounterArray[i] = commutationTimerCounterArray[i+1];*/

		waitForCommutation = 1;
 80028be:	4b22      	ldr	r3, [pc, #136]	; (8002948 <COMP1_2_3_IRQHandler+0xe8>)
 80028c0:	2201      	movs	r2, #1
 80028c2:	701a      	strb	r2, [r3, #0]
 80028c4:	e012      	b.n	80028ec <COMP1_2_3_IRQHandler+0x8c>
	}

	else if(__HAL_COMP_COMP3_EXTI_GET_FLAG() && waitForCommutation == 0){
 80028c6:	4b1f      	ldr	r3, [pc, #124]	; (8002944 <COMP1_2_3_IRQHandler+0xe4>)
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d00c      	beq.n	80028ec <COMP1_2_3_IRQHandler+0x8c>
 80028d2:	4b1d      	ldr	r3, [pc, #116]	; (8002948 <COMP1_2_3_IRQHandler+0xe8>)
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d108      	bne.n	80028ec <COMP1_2_3_IRQHandler+0x8c>
		HAL_COMP_Stop_IT(&hcomp3);
 80028da:	481f      	ldr	r0, [pc, #124]	; (8002958 <COMP1_2_3_IRQHandler+0xf8>)
 80028dc:	f001 ff84 	bl	80047e8 <HAL_COMP_Stop_IT>
		sConfig.Channel = ADC_CHANNEL_4;
 80028e0:	4b1b      	ldr	r3, [pc, #108]	; (8002950 <COMP1_2_3_IRQHandler+0xf0>)
 80028e2:	2204      	movs	r2, #4
 80028e4:	601a      	str	r2, [r3, #0]
		commutationTimerCounterAverage = (commutationTimerCounterArray[0]+commutationTimerCounterArray[1]+commutationTimerCounterArray[2]+commutationTimerCounterArray[3]+commutationTimerCounterArray[4]+commutationTimerCounterArray[5])/12;
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, commutationTimerCounterAverage + commutationTimerOffset);
		__HAL_TIM_SET_COUNTER(&htim3, 0);
		for(uint8_t i = 0; i<5; i++) commutationTimerCounterArray[i] = commutationTimerCounterArray[i+1];*/

		waitForCommutation = 1;
 80028e6:	4b18      	ldr	r3, [pc, #96]	; (8002948 <COMP1_2_3_IRQHandler+0xe8>)
 80028e8:	2201      	movs	r2, #1
 80028ea:	701a      	strb	r2, [r3, #0]
			pwmState = 0;
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_5);*/
		//}
	}

	TIM1->CCR5 = setPWM + compWindowOffset;
 80028ec:	4b12      	ldr	r3, [pc, #72]	; (8002938 <COMP1_2_3_IRQHandler+0xd8>)
 80028ee:	881b      	ldrh	r3, [r3, #0]
 80028f0:	461a      	mov	r2, r3
 80028f2:	4b12      	ldr	r3, [pc, #72]	; (800293c <COMP1_2_3_IRQHandler+0xdc>)
 80028f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028f8:	441a      	add	r2, r3
 80028fa:	4b11      	ldr	r3, [pc, #68]	; (8002940 <COMP1_2_3_IRQHandler+0xe0>)
 80028fc:	659a      	str	r2, [r3, #88]	; 0x58
	TIM1->CCR2 = setPWM;
 80028fe:	4b0e      	ldr	r3, [pc, #56]	; (8002938 <COMP1_2_3_IRQHandler+0xd8>)
 8002900:	881a      	ldrh	r2, [r3, #0]
 8002902:	4b0f      	ldr	r3, [pc, #60]	; (8002940 <COMP1_2_3_IRQHandler+0xe0>)
 8002904:	639a      	str	r2, [r3, #56]	; 0x38

	adcOffset = 1000;
 8002906:	4b15      	ldr	r3, [pc, #84]	; (800295c <COMP1_2_3_IRQHandler+0xfc>)
 8002908:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800290c:	601a      	str	r2, [r3, #0]
	adcIntegral = 0;
 800290e:	4b14      	ldr	r3, [pc, #80]	; (8002960 <COMP1_2_3_IRQHandler+0x100>)
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]
	HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 8002914:	490e      	ldr	r1, [pc, #56]	; (8002950 <COMP1_2_3_IRQHandler+0xf0>)
 8002916:	4813      	ldr	r0, [pc, #76]	; (8002964 <COMP1_2_3_IRQHandler+0x104>)
 8002918:	f000 ffe0 	bl	80038dc <HAL_ADC_ConfigChannel>
	HAL_ADC_Start_IT(&hadc2);
 800291c:	4811      	ldr	r0, [pc, #68]	; (8002964 <COMP1_2_3_IRQHandler+0x104>)
 800291e:	f000 fb1f 	bl	8002f60 <HAL_ADC_Start_IT>
	adcIntegral = 0;
	commutationPattern(NEXT);*/


  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8002922:	480a      	ldr	r0, [pc, #40]	; (800294c <COMP1_2_3_IRQHandler+0xec>)
 8002924:	f002 f806 	bl	8004934 <HAL_COMP_IRQHandler>
  HAL_COMP_IRQHandler(&hcomp2);
 8002928:	480a      	ldr	r0, [pc, #40]	; (8002954 <COMP1_2_3_IRQHandler+0xf4>)
 800292a:	f002 f803 	bl	8004934 <HAL_COMP_IRQHandler>
  HAL_COMP_IRQHandler(&hcomp3);
 800292e:	480a      	ldr	r0, [pc, #40]	; (8002958 <COMP1_2_3_IRQHandler+0xf8>)
 8002930:	f002 f800 	bl	8004934 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8002934:	bf00      	nop
 8002936:	bd80      	pop	{r7, pc}
 8002938:	20000004 	.word	0x20000004
 800293c:	20000006 	.word	0x20000006
 8002940:	40012c00 	.word	0x40012c00
 8002944:	40010400 	.word	0x40010400
 8002948:	20000000 	.word	0x20000000
 800294c:	20000318 	.word	0x20000318
 8002950:	20000668 	.word	0x20000668
 8002954:	20000608 	.word	0x20000608
 8002958:	20000638 	.word	0x20000638
 800295c:	20000580 	.word	0x20000580
 8002960:	20000314 	.word	0x20000314
 8002964:	2000027c 	.word	0x2000027c

08002968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002970:	4a14      	ldr	r2, [pc, #80]	; (80029c4 <_sbrk+0x5c>)
 8002972:	4b15      	ldr	r3, [pc, #84]	; (80029c8 <_sbrk+0x60>)
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800297c:	4b13      	ldr	r3, [pc, #76]	; (80029cc <_sbrk+0x64>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d102      	bne.n	800298a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002984:	4b11      	ldr	r3, [pc, #68]	; (80029cc <_sbrk+0x64>)
 8002986:	4a12      	ldr	r2, [pc, #72]	; (80029d0 <_sbrk+0x68>)
 8002988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800298a:	4b10      	ldr	r3, [pc, #64]	; (80029cc <_sbrk+0x64>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4413      	add	r3, r2
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	429a      	cmp	r2, r3
 8002996:	d207      	bcs.n	80029a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002998:	f006 fd80 	bl	800949c <__errno>
 800299c:	4602      	mov	r2, r0
 800299e:	230c      	movs	r3, #12
 80029a0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80029a2:	f04f 33ff 	mov.w	r3, #4294967295
 80029a6:	e009      	b.n	80029bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029a8:	4b08      	ldr	r3, [pc, #32]	; (80029cc <_sbrk+0x64>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029ae:	4b07      	ldr	r3, [pc, #28]	; (80029cc <_sbrk+0x64>)
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4413      	add	r3, r2
 80029b6:	4a05      	ldr	r2, [pc, #20]	; (80029cc <_sbrk+0x64>)
 80029b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029ba:	68fb      	ldr	r3, [r7, #12]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	2000a000 	.word	0x2000a000
 80029c8:	00000400 	.word	0x00000400
 80029cc:	2000026c 	.word	0x2000026c
 80029d0:	200007c8 	.word	0x200007c8

080029d4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029d8:	4b08      	ldr	r3, [pc, #32]	; (80029fc <SystemInit+0x28>)
 80029da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029de:	4a07      	ldr	r2, [pc, #28]	; (80029fc <SystemInit+0x28>)
 80029e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80029e8:	4b04      	ldr	r3, [pc, #16]	; (80029fc <SystemInit+0x28>)
 80029ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029ee:	609a      	str	r2, [r3, #8]
#endif
}
 80029f0:	bf00      	nop
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002a00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a38 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002a04:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002a06:	e003      	b.n	8002a10 <LoopCopyDataInit>

08002a08 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002a08:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002a0a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002a0c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002a0e:	3104      	adds	r1, #4

08002a10 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002a10:	480b      	ldr	r0, [pc, #44]	; (8002a40 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002a12:	4b0c      	ldr	r3, [pc, #48]	; (8002a44 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002a14:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002a16:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002a18:	d3f6      	bcc.n	8002a08 <CopyDataInit>
	ldr	r2, =_sbss
 8002a1a:	4a0b      	ldr	r2, [pc, #44]	; (8002a48 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002a1c:	e002      	b.n	8002a24 <LoopFillZerobss>

08002a1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002a1e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002a20:	f842 3b04 	str.w	r3, [r2], #4

08002a24 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002a24:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <LoopForever+0x16>)
	cmp	r2, r3
 8002a26:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002a28:	d3f9      	bcc.n	8002a1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a2a:	f7ff ffd3 	bl	80029d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a2e:	f006 fd3b 	bl	80094a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a32:	f7fe fbf3 	bl	800121c <main>

08002a36 <LoopForever>:

LoopForever:
    b LoopForever
 8002a36:	e7fe      	b.n	8002a36 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002a38:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8002a3c:	0800ba00 	.word	0x0800ba00
	ldr	r0, =_sdata
 8002a40:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002a44:	200001f4 	.word	0x200001f4
	ldr	r2, =_sbss
 8002a48:	200001f4 	.word	0x200001f4
	ldr	r3, = _ebss
 8002a4c:	200007c8 	.word	0x200007c8

08002a50 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a50:	e7fe      	b.n	8002a50 <ADC3_IRQHandler>
	...

08002a54 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a58:	4b08      	ldr	r3, [pc, #32]	; (8002a7c <HAL_Init+0x28>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a07      	ldr	r2, [pc, #28]	; (8002a7c <HAL_Init+0x28>)
 8002a5e:	f043 0310 	orr.w	r3, r3, #16
 8002a62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a64:	2003      	movs	r0, #3
 8002a66:	f002 f8a5 	bl	8004bb4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	f000 f808 	bl	8002a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a70:	f7ff fb28 	bl	80020c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40022000 	.word	0x40022000

08002a80 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a88:	4b12      	ldr	r3, [pc, #72]	; (8002ad4 <HAL_InitTick+0x54>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <HAL_InitTick+0x58>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	4619      	mov	r1, r3
 8002a92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f002 f8bd 	bl	8004c1e <HAL_SYSTICK_Config>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e00e      	b.n	8002acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2b0f      	cmp	r3, #15
 8002ab2:	d80a      	bhi.n	8002aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	6879      	ldr	r1, [r7, #4]
 8002ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8002abc:	f002 f885 	bl	8004bca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac0:	4a06      	ldr	r2, [pc, #24]	; (8002adc <HAL_InitTick+0x5c>)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e000      	b.n	8002acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000018 	.word	0x20000018
 8002ad8:	20000020 	.word	0x20000020
 8002adc:	2000001c 	.word	0x2000001c

08002ae0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae4:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <HAL_IncTick+0x20>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <HAL_IncTick+0x24>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4413      	add	r3, r2
 8002af0:	4a04      	ldr	r2, [pc, #16]	; (8002b04 <HAL_IncTick+0x24>)
 8002af2:	6013      	str	r3, [r2, #0]
}
 8002af4:	bf00      	nop
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	20000020 	.word	0x20000020
 8002b04:	200007c0 	.word	0x200007c0

08002b08 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  return uwTick;  
 8002b0c:	4b03      	ldr	r3, [pc, #12]	; (8002b1c <HAL_GetTick+0x14>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	200007c0 	.word	0x200007c0

08002b20 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b28:	f7ff ffee 	bl	8002b08 <HAL_GetTick>
 8002b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b38:	d005      	beq.n	8002b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b3a:	4b09      	ldr	r3, [pc, #36]	; (8002b60 <HAL_Delay+0x40>)
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	4413      	add	r3, r2
 8002b44:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002b46:	bf00      	nop
 8002b48:	f7ff ffde 	bl	8002b08 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d8f7      	bhi.n	8002b48 <HAL_Delay+0x28>
  {
  }
}
 8002b58:	bf00      	nop
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	20000020 	.word	0x20000020

08002b64 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b09a      	sub	sp, #104	; 0x68
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e1c9      	b.n	8002f54 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f003 0310 	and.w	r3, r3, #16
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d176      	bne.n	8002cc0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d152      	bne.n	8002c80 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff fa89 	bl	800210c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d13b      	bne.n	8002c80 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f001 faa3 	bl	8004154 <ADC_Disable>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	f003 0310 	and.w	r3, r3, #16
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d12f      	bne.n	8002c80 <HAL_ADC_Init+0xe0>
 8002c20:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d12b      	bne.n	8002c80 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c30:	f023 0302 	bic.w	r3, r3, #2
 8002c34:	f043 0202 	orr.w	r2, r3, #2
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689a      	ldr	r2, [r3, #8]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c4a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002c5a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c5c:	4b86      	ldr	r3, [pc, #536]	; (8002e78 <HAL_ADC_Init+0x2d8>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a86      	ldr	r2, [pc, #536]	; (8002e7c <HAL_ADC_Init+0x2dc>)
 8002c62:	fba2 2303 	umull	r2, r3, r2, r3
 8002c66:	0c9a      	lsrs	r2, r3, #18
 8002c68:	4613      	mov	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c72:	e002      	b.n	8002c7a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1f9      	bne.n	8002c74 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d007      	beq.n	8002c9e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002c98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c9c:	d110      	bne.n	8002cc0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f023 0312 	bic.w	r3, r3, #18
 8002ca6:	f043 0210 	orr.w	r2, r3, #16
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb2:	f043 0201 	orr.w	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f040 8136 	bne.w	8002f3a <HAL_ADC_Init+0x39a>
 8002cce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f040 8131 	bne.w	8002f3a <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f040 8129 	bne.w	8002f3a <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002cf0:	f043 0202 	orr.w	r2, r3, #2
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d00:	d004      	beq.n	8002d0c <HAL_ADC_Init+0x16c>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a5e      	ldr	r2, [pc, #376]	; (8002e80 <HAL_ADC_Init+0x2e0>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d101      	bne.n	8002d10 <HAL_ADC_Init+0x170>
 8002d0c:	4b5d      	ldr	r3, [pc, #372]	; (8002e84 <HAL_ADC_Init+0x2e4>)
 8002d0e:	e000      	b.n	8002d12 <HAL_ADC_Init+0x172>
 8002d10:	4b5d      	ldr	r3, [pc, #372]	; (8002e88 <HAL_ADC_Init+0x2e8>)
 8002d12:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d1c:	d102      	bne.n	8002d24 <HAL_ADC_Init+0x184>
 8002d1e:	4b58      	ldr	r3, [pc, #352]	; (8002e80 <HAL_ADC_Init+0x2e0>)
 8002d20:	60fb      	str	r3, [r7, #12]
 8002d22:	e01a      	b.n	8002d5a <HAL_ADC_Init+0x1ba>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a55      	ldr	r2, [pc, #340]	; (8002e80 <HAL_ADC_Init+0x2e0>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d103      	bne.n	8002d36 <HAL_ADC_Init+0x196>
 8002d2e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	e011      	b.n	8002d5a <HAL_ADC_Init+0x1ba>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a54      	ldr	r2, [pc, #336]	; (8002e8c <HAL_ADC_Init+0x2ec>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d102      	bne.n	8002d46 <HAL_ADC_Init+0x1a6>
 8002d40:	4b53      	ldr	r3, [pc, #332]	; (8002e90 <HAL_ADC_Init+0x2f0>)
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	e009      	b.n	8002d5a <HAL_ADC_Init+0x1ba>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a51      	ldr	r2, [pc, #324]	; (8002e90 <HAL_ADC_Init+0x2f0>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d102      	bne.n	8002d56 <HAL_ADC_Init+0x1b6>
 8002d50:	4b4e      	ldr	r3, [pc, #312]	; (8002e8c <HAL_ADC_Init+0x2ec>)
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	e001      	b.n	8002d5a <HAL_ADC_Init+0x1ba>
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 0303 	and.w	r3, r3, #3
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d108      	bne.n	8002d7a <HAL_ADC_Init+0x1da>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_Init+0x1da>
 8002d76:	2301      	movs	r3, #1
 8002d78:	e000      	b.n	8002d7c <HAL_ADC_Init+0x1dc>
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d11c      	bne.n	8002dba <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002d80:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d010      	beq.n	8002da8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 0303 	and.w	r3, r3, #3
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d107      	bne.n	8002da2 <HAL_ADC_Init+0x202>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d101      	bne.n	8002da2 <HAL_ADC_Init+0x202>
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e000      	b.n	8002da4 <HAL_ADC_Init+0x204>
 8002da2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d108      	bne.n	8002dba <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002da8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	431a      	orrs	r2, r3
 8002db6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002db8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	7e5b      	ldrb	r3, [r3, #25]
 8002dbe:	035b      	lsls	r3, r3, #13
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dc4:	2a01      	cmp	r2, #1
 8002dc6:	d002      	beq.n	8002dce <HAL_ADC_Init+0x22e>
 8002dc8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002dcc:	e000      	b.n	8002dd0 <HAL_ADC_Init+0x230>
 8002dce:	2200      	movs	r2, #0
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002de0:	4313      	orrs	r3, r2
 8002de2:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d11b      	bne.n	8002e26 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	7e5b      	ldrb	r3, [r3, #25]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d109      	bne.n	8002e0a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	045a      	lsls	r2, r3, #17
 8002dfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e00:	4313      	orrs	r3, r2
 8002e02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e06:	663b      	str	r3, [r7, #96]	; 0x60
 8002e08:	e00d      	b.n	8002e26 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002e12:	f043 0220 	orr.w	r2, r3, #32
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	f043 0201 	orr.w	r2, r3, #1
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d03a      	beq.n	8002ea4 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a16      	ldr	r2, [pc, #88]	; (8002e8c <HAL_ADC_Init+0x2ec>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d004      	beq.n	8002e42 <HAL_ADC_Init+0x2a2>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a14      	ldr	r2, [pc, #80]	; (8002e90 <HAL_ADC_Init+0x2f0>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d128      	bne.n	8002e94 <HAL_ADC_Init+0x2f4>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e46:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002e4a:	d012      	beq.n	8002e72 <HAL_ADC_Init+0x2d2>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e54:	d00a      	beq.n	8002e6c <HAL_ADC_Init+0x2cc>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5a:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002e5e:	d002      	beq.n	8002e66 <HAL_ADC_Init+0x2c6>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e64:	e018      	b.n	8002e98 <HAL_ADC_Init+0x2f8>
 8002e66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e6a:	e015      	b.n	8002e98 <HAL_ADC_Init+0x2f8>
 8002e6c:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002e70:	e012      	b.n	8002e98 <HAL_ADC_Init+0x2f8>
 8002e72:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002e76:	e00f      	b.n	8002e98 <HAL_ADC_Init+0x2f8>
 8002e78:	20000018 	.word	0x20000018
 8002e7c:	431bde83 	.word	0x431bde83
 8002e80:	50000100 	.word	0x50000100
 8002e84:	50000300 	.word	0x50000300
 8002e88:	50000700 	.word	0x50000700
 8002e8c:	50000400 	.word	0x50000400
 8002e90:	50000500 	.word	0x50000500
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 030c 	and.w	r3, r3, #12
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d114      	bne.n	8002edc <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6812      	ldr	r2, [r2, #0]
 8002ebc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ec0:	f023 0302 	bic.w	r3, r3, #2
 8002ec4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	7e1b      	ldrb	r3, [r3, #24]
 8002eca:	039a      	lsls	r2, r3, #14
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	4b1e      	ldr	r3, [pc, #120]	; (8002f5c <HAL_ADC_Init+0x3bc>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002eec:	430b      	orrs	r3, r1
 8002eee:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d10c      	bne.n	8002f12 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efe:	f023 010f 	bic.w	r1, r3, #15
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	1e5a      	subs	r2, r3, #1
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	631a      	str	r2, [r3, #48]	; 0x30
 8002f10:	e007      	b.n	8002f22 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 020f 	bic.w	r2, r2, #15
 8002f20:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	f023 0303 	bic.w	r3, r3, #3
 8002f30:	f043 0201 	orr.w	r2, r3, #1
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	641a      	str	r2, [r3, #64]	; 0x40
 8002f38:	e00a      	b.n	8002f50 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f023 0312 	bic.w	r3, r3, #18
 8002f42:	f043 0210 	orr.w	r2, r3, #16
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002f50:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3768      	adds	r7, #104	; 0x68
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	fff0c007 	.word	0xfff0c007

08002f60 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 0304 	and.w	r3, r3, #4
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f040 8123 	bne.w	80031c2 <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d101      	bne.n	8002f8a <HAL_ADC_Start_IT+0x2a>
 8002f86:	2302      	movs	r3, #2
 8002f88:	e11e      	b.n	80031c8 <HAL_ADC_Start_IT+0x268>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f001 f880 	bl	8004098 <ADC_Enable>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f040 810a 	bne.w	80031b8 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fac:	f023 0301 	bic.w	r3, r3, #1
 8002fb0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fc0:	d004      	beq.n	8002fcc <HAL_ADC_Start_IT+0x6c>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a82      	ldr	r2, [pc, #520]	; (80031d0 <HAL_ADC_Start_IT+0x270>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d106      	bne.n	8002fda <HAL_ADC_Start_IT+0x7a>
 8002fcc:	4b81      	ldr	r3, [pc, #516]	; (80031d4 <HAL_ADC_Start_IT+0x274>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 031f 	and.w	r3, r3, #31
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d010      	beq.n	8002ffa <HAL_ADC_Start_IT+0x9a>
 8002fd8:	e005      	b.n	8002fe6 <HAL_ADC_Start_IT+0x86>
 8002fda:	4b7f      	ldr	r3, [pc, #508]	; (80031d8 <HAL_ADC_Start_IT+0x278>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 031f 	and.w	r3, r3, #31
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d009      	beq.n	8002ffa <HAL_ADC_Start_IT+0x9a>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fee:	d004      	beq.n	8002ffa <HAL_ADC_Start_IT+0x9a>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a79      	ldr	r2, [pc, #484]	; (80031dc <HAL_ADC_Start_IT+0x27c>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d115      	bne.n	8003026 <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d036      	beq.n	8003082 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800301c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003024:	e02d      	b.n	8003082 <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800303a:	d004      	beq.n	8003046 <HAL_ADC_Start_IT+0xe6>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a63      	ldr	r2, [pc, #396]	; (80031d0 <HAL_ADC_Start_IT+0x270>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d10a      	bne.n	800305c <HAL_ADC_Start_IT+0xfc>
 8003046:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003050:	2b00      	cmp	r3, #0
 8003052:	bf14      	ite	ne
 8003054:	2301      	movne	r3, #1
 8003056:	2300      	moveq	r3, #0
 8003058:	b2db      	uxtb	r3, r3
 800305a:	e008      	b.n	800306e <HAL_ADC_Start_IT+0x10e>
 800305c:	4b5f      	ldr	r3, [pc, #380]	; (80031dc <HAL_ADC_Start_IT+0x27c>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003064:	2b00      	cmp	r3, #0
 8003066:	bf14      	ite	ne
 8003068:	2301      	movne	r3, #1
 800306a:	2300      	moveq	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d007      	beq.n	8003082 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800307a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800308a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800308e:	d106      	bne.n	800309e <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003094:	f023 0206 	bic.w	r2, r3, #6
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	645a      	str	r2, [r3, #68]	; 0x44
 800309c:	e002      	b.n	80030a4 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	221c      	movs	r2, #28
 80030b2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	695b      	ldr	r3, [r3, #20]
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d110      	bne.n	80030de <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 0204 	bic.w	r2, r2, #4
 80030ca:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f042 0208 	orr.w	r2, r2, #8
 80030da:	605a      	str	r2, [r3, #4]
          break;
 80030dc:	e008      	b.n	80030f0 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f042 020c 	orr.w	r2, r2, #12
 80030ec:	605a      	str	r2, [r3, #4]
          break;
 80030ee:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d107      	bne.n	8003108 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685a      	ldr	r2, [r3, #4]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f022 0210 	bic.w	r2, r2, #16
 8003106:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003110:	d004      	beq.n	800311c <HAL_ADC_Start_IT+0x1bc>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a2e      	ldr	r2, [pc, #184]	; (80031d0 <HAL_ADC_Start_IT+0x270>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d106      	bne.n	800312a <HAL_ADC_Start_IT+0x1ca>
 800311c:	4b2d      	ldr	r3, [pc, #180]	; (80031d4 <HAL_ADC_Start_IT+0x274>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 031f 	and.w	r3, r3, #31
 8003124:	2b00      	cmp	r3, #0
 8003126:	d03e      	beq.n	80031a6 <HAL_ADC_Start_IT+0x246>
 8003128:	e005      	b.n	8003136 <HAL_ADC_Start_IT+0x1d6>
 800312a:	4b2b      	ldr	r3, [pc, #172]	; (80031d8 <HAL_ADC_Start_IT+0x278>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 031f 	and.w	r3, r3, #31
 8003132:	2b00      	cmp	r3, #0
 8003134:	d037      	beq.n	80031a6 <HAL_ADC_Start_IT+0x246>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800313e:	d004      	beq.n	800314a <HAL_ADC_Start_IT+0x1ea>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a22      	ldr	r2, [pc, #136]	; (80031d0 <HAL_ADC_Start_IT+0x270>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d106      	bne.n	8003158 <HAL_ADC_Start_IT+0x1f8>
 800314a:	4b22      	ldr	r3, [pc, #136]	; (80031d4 <HAL_ADC_Start_IT+0x274>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 031f 	and.w	r3, r3, #31
 8003152:	2b05      	cmp	r3, #5
 8003154:	d027      	beq.n	80031a6 <HAL_ADC_Start_IT+0x246>
 8003156:	e005      	b.n	8003164 <HAL_ADC_Start_IT+0x204>
 8003158:	4b1f      	ldr	r3, [pc, #124]	; (80031d8 <HAL_ADC_Start_IT+0x278>)
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f003 031f 	and.w	r3, r3, #31
 8003160:	2b05      	cmp	r3, #5
 8003162:	d020      	beq.n	80031a6 <HAL_ADC_Start_IT+0x246>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800316c:	d004      	beq.n	8003178 <HAL_ADC_Start_IT+0x218>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a17      	ldr	r2, [pc, #92]	; (80031d0 <HAL_ADC_Start_IT+0x270>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d106      	bne.n	8003186 <HAL_ADC_Start_IT+0x226>
 8003178:	4b16      	ldr	r3, [pc, #88]	; (80031d4 <HAL_ADC_Start_IT+0x274>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 031f 	and.w	r3, r3, #31
 8003180:	2b09      	cmp	r3, #9
 8003182:	d010      	beq.n	80031a6 <HAL_ADC_Start_IT+0x246>
 8003184:	e005      	b.n	8003192 <HAL_ADC_Start_IT+0x232>
 8003186:	4b14      	ldr	r3, [pc, #80]	; (80031d8 <HAL_ADC_Start_IT+0x278>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 031f 	and.w	r3, r3, #31
 800318e:	2b09      	cmp	r3, #9
 8003190:	d009      	beq.n	80031a6 <HAL_ADC_Start_IT+0x246>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800319a:	d004      	beq.n	80031a6 <HAL_ADC_Start_IT+0x246>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a0e      	ldr	r2, [pc, #56]	; (80031dc <HAL_ADC_Start_IT+0x27c>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d10f      	bne.n	80031c6 <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f042 0204 	orr.w	r2, r2, #4
 80031b4:	609a      	str	r2, [r3, #8]
 80031b6:	e006      	b.n	80031c6 <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80031c0:	e001      	b.n	80031c6 <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80031c2:	2302      	movs	r3, #2
 80031c4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80031c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	50000100 	.word	0x50000100
 80031d4:	50000300 	.word	0x50000300
 80031d8:	50000700 	.word	0x50000700
 80031dc:	50000400 	.word	0x50000400

080031e0 <HAL_ADC_Stop_IT>:
  *         use function @ref HAL_ADCEx_RegularStop_IT().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031e8:	2300      	movs	r3, #0
 80031ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d101      	bne.n	80031fa <HAL_ADC_Stop_IT+0x1a>
 80031f6:	2302      	movs	r3, #2
 80031f8:	e02b      	b.n	8003252 <HAL_ADC_Stop_IT+0x72>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003202:	216c      	movs	r1, #108	; 0x6c
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f001 f805 	bl	8004214 <ADC_ConversionStop>
 800320a:	4603      	mov	r3, r0
 800320c:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800320e:	7bfb      	ldrb	r3, [r7, #15]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d119      	bne.n	8003248 <HAL_ADC_Stop_IT+0x68>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 021c 	bic.w	r2, r2, #28
 8003222:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 ff95 	bl	8004154 <ADC_Disable>
 800322a:	4603      	mov	r3, r0
 800322c:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800322e:	7bfb      	ldrb	r3, [r7, #15]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d109      	bne.n	8003248 <HAL_ADC_Stop_IT+0x68>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003238:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800323c:	f023 0301 	bic.w	r3, r3, #1
 8003240:	f043 0201 	orr.w	r2, r3, #1
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003250:	7bfb      	ldrb	r3, [r7, #15]
}
 8003252:	4618      	mov	r0, r3
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800325a:	b480      	push	{r7}
 800325c:	b083      	sub	sp, #12
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003268:	4618      	mov	r0, r3
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 800327c:	2300      	movs	r3, #0
 800327e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8003280:	2300      	movs	r3, #0
 8003282:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8003284:	2300      	movs	r3, #0
 8003286:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0304 	and.w	r3, r3, #4
 8003292:	2b04      	cmp	r3, #4
 8003294:	d106      	bne.n	80032a4 <HAL_ADC_IRQHandler+0x30>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b04      	cmp	r3, #4
 80032a2:	d00f      	beq.n	80032c4 <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	f040 80c0 	bne.w	8003434 <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	2b08      	cmp	r3, #8
 80032c0:	f040 80b8 	bne.w	8003434 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c8:	f003 0310 	and.w	r3, r3, #16
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d105      	bne.n	80032dc <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032e4:	d004      	beq.n	80032f0 <HAL_ADC_IRQHandler+0x7c>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a95      	ldr	r2, [pc, #596]	; (8003540 <HAL_ADC_IRQHandler+0x2cc>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d106      	bne.n	80032fe <HAL_ADC_IRQHandler+0x8a>
 80032f0:	4b94      	ldr	r3, [pc, #592]	; (8003544 <HAL_ADC_IRQHandler+0x2d0>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 031f 	and.w	r3, r3, #31
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d03e      	beq.n	800337a <HAL_ADC_IRQHandler+0x106>
 80032fc:	e005      	b.n	800330a <HAL_ADC_IRQHandler+0x96>
 80032fe:	4b92      	ldr	r3, [pc, #584]	; (8003548 <HAL_ADC_IRQHandler+0x2d4>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 031f 	and.w	r3, r3, #31
 8003306:	2b00      	cmp	r3, #0
 8003308:	d037      	beq.n	800337a <HAL_ADC_IRQHandler+0x106>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003312:	d004      	beq.n	800331e <HAL_ADC_IRQHandler+0xaa>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a89      	ldr	r2, [pc, #548]	; (8003540 <HAL_ADC_IRQHandler+0x2cc>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d106      	bne.n	800332c <HAL_ADC_IRQHandler+0xb8>
 800331e:	4b89      	ldr	r3, [pc, #548]	; (8003544 <HAL_ADC_IRQHandler+0x2d0>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 031f 	and.w	r3, r3, #31
 8003326:	2b05      	cmp	r3, #5
 8003328:	d027      	beq.n	800337a <HAL_ADC_IRQHandler+0x106>
 800332a:	e005      	b.n	8003338 <HAL_ADC_IRQHandler+0xc4>
 800332c:	4b86      	ldr	r3, [pc, #536]	; (8003548 <HAL_ADC_IRQHandler+0x2d4>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f003 031f 	and.w	r3, r3, #31
 8003334:	2b05      	cmp	r3, #5
 8003336:	d020      	beq.n	800337a <HAL_ADC_IRQHandler+0x106>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003340:	d004      	beq.n	800334c <HAL_ADC_IRQHandler+0xd8>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a7e      	ldr	r2, [pc, #504]	; (8003540 <HAL_ADC_IRQHandler+0x2cc>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d106      	bne.n	800335a <HAL_ADC_IRQHandler+0xe6>
 800334c:	4b7d      	ldr	r3, [pc, #500]	; (8003544 <HAL_ADC_IRQHandler+0x2d0>)
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f003 031f 	and.w	r3, r3, #31
 8003354:	2b09      	cmp	r3, #9
 8003356:	d010      	beq.n	800337a <HAL_ADC_IRQHandler+0x106>
 8003358:	e005      	b.n	8003366 <HAL_ADC_IRQHandler+0xf2>
 800335a:	4b7b      	ldr	r3, [pc, #492]	; (8003548 <HAL_ADC_IRQHandler+0x2d4>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 031f 	and.w	r3, r3, #31
 8003362:	2b09      	cmp	r3, #9
 8003364:	d009      	beq.n	800337a <HAL_ADC_IRQHandler+0x106>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800336e:	d004      	beq.n	800337a <HAL_ADC_IRQHandler+0x106>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a75      	ldr	r2, [pc, #468]	; (800354c <HAL_ADC_IRQHandler+0x2d8>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d104      	bne.n	8003384 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	613b      	str	r3, [r7, #16]
 8003382:	e00f      	b.n	80033a4 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800338c:	d004      	beq.n	8003398 <HAL_ADC_IRQHandler+0x124>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a6b      	ldr	r2, [pc, #428]	; (8003540 <HAL_ADC_IRQHandler+0x2cc>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d102      	bne.n	800339e <HAL_ADC_IRQHandler+0x12a>
 8003398:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800339c:	e000      	b.n	80033a0 <HAL_ADC_IRQHandler+0x12c>
 800339e:	4b6b      	ldr	r3, [pc, #428]	; (800354c <HAL_ADC_IRQHandler+0x2d8>)
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d139      	bne.n	8003426 <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d134      	bne.n	8003426 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0308 	and.w	r3, r3, #8
 80033c6:	2b08      	cmp	r3, #8
 80033c8:	d12d      	bne.n	8003426 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 0304 	and.w	r3, r3, #4
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d11a      	bne.n	800340e <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f022 020c 	bic.w	r2, r2, #12
 80033e6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d112      	bne.n	8003426 <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003404:	f043 0201 	orr.w	r2, r3, #1
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	641a      	str	r2, [r3, #64]	; 0x40
 800340c:	e00b      	b.n	8003426 <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	f043 0210 	orr.w	r2, r3, #16
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341e:	f043 0201 	orr.w	r2, r3, #1
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7ff fb9c 	bl	8002b64 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	220c      	movs	r2, #12
 8003432:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0320 	and.w	r3, r3, #32
 800343e:	2b20      	cmp	r3, #32
 8003440:	d106      	bne.n	8003450 <HAL_ADC_IRQHandler+0x1dc>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 0320 	and.w	r3, r3, #32
 800344c:	2b20      	cmp	r3, #32
 800344e:	d00f      	beq.n	8003470 <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 800345a:	2b40      	cmp	r3, #64	; 0x40
 800345c:	f040 813c 	bne.w	80036d8 <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346a:	2b40      	cmp	r3, #64	; 0x40
 800346c:	f040 8134 	bne.w	80036d8 <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003484:	d004      	beq.n	8003490 <HAL_ADC_IRQHandler+0x21c>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a2d      	ldr	r2, [pc, #180]	; (8003540 <HAL_ADC_IRQHandler+0x2cc>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d106      	bne.n	800349e <HAL_ADC_IRQHandler+0x22a>
 8003490:	4b2c      	ldr	r3, [pc, #176]	; (8003544 <HAL_ADC_IRQHandler+0x2d0>)
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	2b00      	cmp	r3, #0
 800349a:	d03e      	beq.n	800351a <HAL_ADC_IRQHandler+0x2a6>
 800349c:	e005      	b.n	80034aa <HAL_ADC_IRQHandler+0x236>
 800349e:	4b2a      	ldr	r3, [pc, #168]	; (8003548 <HAL_ADC_IRQHandler+0x2d4>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 031f 	and.w	r3, r3, #31
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d037      	beq.n	800351a <HAL_ADC_IRQHandler+0x2a6>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034b2:	d004      	beq.n	80034be <HAL_ADC_IRQHandler+0x24a>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a21      	ldr	r2, [pc, #132]	; (8003540 <HAL_ADC_IRQHandler+0x2cc>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d106      	bne.n	80034cc <HAL_ADC_IRQHandler+0x258>
 80034be:	4b21      	ldr	r3, [pc, #132]	; (8003544 <HAL_ADC_IRQHandler+0x2d0>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 031f 	and.w	r3, r3, #31
 80034c6:	2b05      	cmp	r3, #5
 80034c8:	d027      	beq.n	800351a <HAL_ADC_IRQHandler+0x2a6>
 80034ca:	e005      	b.n	80034d8 <HAL_ADC_IRQHandler+0x264>
 80034cc:	4b1e      	ldr	r3, [pc, #120]	; (8003548 <HAL_ADC_IRQHandler+0x2d4>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f003 031f 	and.w	r3, r3, #31
 80034d4:	2b05      	cmp	r3, #5
 80034d6:	d020      	beq.n	800351a <HAL_ADC_IRQHandler+0x2a6>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034e0:	d004      	beq.n	80034ec <HAL_ADC_IRQHandler+0x278>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a16      	ldr	r2, [pc, #88]	; (8003540 <HAL_ADC_IRQHandler+0x2cc>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d106      	bne.n	80034fa <HAL_ADC_IRQHandler+0x286>
 80034ec:	4b15      	ldr	r3, [pc, #84]	; (8003544 <HAL_ADC_IRQHandler+0x2d0>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f003 031f 	and.w	r3, r3, #31
 80034f4:	2b09      	cmp	r3, #9
 80034f6:	d010      	beq.n	800351a <HAL_ADC_IRQHandler+0x2a6>
 80034f8:	e005      	b.n	8003506 <HAL_ADC_IRQHandler+0x292>
 80034fa:	4b13      	ldr	r3, [pc, #76]	; (8003548 <HAL_ADC_IRQHandler+0x2d4>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f003 031f 	and.w	r3, r3, #31
 8003502:	2b09      	cmp	r3, #9
 8003504:	d009      	beq.n	800351a <HAL_ADC_IRQHandler+0x2a6>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800350e:	d004      	beq.n	800351a <HAL_ADC_IRQHandler+0x2a6>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a0d      	ldr	r2, [pc, #52]	; (800354c <HAL_ADC_IRQHandler+0x2d8>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d104      	bne.n	8003524 <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	e018      	b.n	8003556 <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800352c:	d004      	beq.n	8003538 <HAL_ADC_IRQHandler+0x2c4>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a03      	ldr	r2, [pc, #12]	; (8003540 <HAL_ADC_IRQHandler+0x2cc>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d10b      	bne.n	8003550 <HAL_ADC_IRQHandler+0x2dc>
 8003538:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800353c:	e009      	b.n	8003552 <HAL_ADC_IRQHandler+0x2de>
 800353e:	bf00      	nop
 8003540:	50000100 	.word	0x50000100
 8003544:	50000300 	.word	0x50000300
 8003548:	50000700 	.word	0x50000700
 800354c:	50000400 	.word	0x50000400
 8003550:	4b9d      	ldr	r3, [pc, #628]	; (80037c8 <HAL_ADC_IRQHandler+0x554>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800355c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d013      	beq.n	800358c <HAL_ADC_IRQHandler+0x318>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 800356a:	2b00      	cmp	r3, #0
 800356c:	f040 80ad 	bne.w	80036ca <HAL_ADC_IRQHandler+0x456>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 800357a:	2b00      	cmp	r3, #0
 800357c:	f040 80a5 	bne.w	80036ca <HAL_ADC_IRQHandler+0x456>
        (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )   )
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8003586:	2b00      	cmp	r3, #0
 8003588:	f040 809f 	bne.w	80036ca <HAL_ADC_IRQHandler+0x456>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003596:	2b40      	cmp	r3, #64	; 0x40
 8003598:	f040 8097 	bne.w	80036ca <HAL_ADC_IRQHandler+0x456>
      {
        
        /* Get relevant register CFGR in ADC instance of ADC master or slave  */
        /* in function of multimode state (for devices with multimode         */
        /* available).                                                        */
        if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035a4:	d004      	beq.n	80035b0 <HAL_ADC_IRQHandler+0x33c>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a88      	ldr	r2, [pc, #544]	; (80037cc <HAL_ADC_IRQHandler+0x558>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d106      	bne.n	80035be <HAL_ADC_IRQHandler+0x34a>
 80035b0:	4b87      	ldr	r3, [pc, #540]	; (80037d0 <HAL_ADC_IRQHandler+0x55c>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f003 031f 	and.w	r3, r3, #31
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d03e      	beq.n	800363a <HAL_ADC_IRQHandler+0x3c6>
 80035bc:	e005      	b.n	80035ca <HAL_ADC_IRQHandler+0x356>
 80035be:	4b85      	ldr	r3, [pc, #532]	; (80037d4 <HAL_ADC_IRQHandler+0x560>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f003 031f 	and.w	r3, r3, #31
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d037      	beq.n	800363a <HAL_ADC_IRQHandler+0x3c6>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035d2:	d004      	beq.n	80035de <HAL_ADC_IRQHandler+0x36a>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a7c      	ldr	r2, [pc, #496]	; (80037cc <HAL_ADC_IRQHandler+0x558>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d106      	bne.n	80035ec <HAL_ADC_IRQHandler+0x378>
 80035de:	4b7c      	ldr	r3, [pc, #496]	; (80037d0 <HAL_ADC_IRQHandler+0x55c>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 031f 	and.w	r3, r3, #31
 80035e6:	2b06      	cmp	r3, #6
 80035e8:	d027      	beq.n	800363a <HAL_ADC_IRQHandler+0x3c6>
 80035ea:	e005      	b.n	80035f8 <HAL_ADC_IRQHandler+0x384>
 80035ec:	4b79      	ldr	r3, [pc, #484]	; (80037d4 <HAL_ADC_IRQHandler+0x560>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 031f 	and.w	r3, r3, #31
 80035f4:	2b06      	cmp	r3, #6
 80035f6:	d020      	beq.n	800363a <HAL_ADC_IRQHandler+0x3c6>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003600:	d004      	beq.n	800360c <HAL_ADC_IRQHandler+0x398>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a71      	ldr	r2, [pc, #452]	; (80037cc <HAL_ADC_IRQHandler+0x558>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d106      	bne.n	800361a <HAL_ADC_IRQHandler+0x3a6>
 800360c:	4b70      	ldr	r3, [pc, #448]	; (80037d0 <HAL_ADC_IRQHandler+0x55c>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f003 031f 	and.w	r3, r3, #31
 8003614:	2b07      	cmp	r3, #7
 8003616:	d010      	beq.n	800363a <HAL_ADC_IRQHandler+0x3c6>
 8003618:	e005      	b.n	8003626 <HAL_ADC_IRQHandler+0x3b2>
 800361a:	4b6e      	ldr	r3, [pc, #440]	; (80037d4 <HAL_ADC_IRQHandler+0x560>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f003 031f 	and.w	r3, r3, #31
 8003622:	2b07      	cmp	r3, #7
 8003624:	d009      	beq.n	800363a <HAL_ADC_IRQHandler+0x3c6>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800362e:	d004      	beq.n	800363a <HAL_ADC_IRQHandler+0x3c6>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a64      	ldr	r2, [pc, #400]	; (80037c8 <HAL_ADC_IRQHandler+0x554>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d104      	bne.n	8003644 <HAL_ADC_IRQHandler+0x3d0>
        {
          tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	e00f      	b.n	8003664 <HAL_ADC_IRQHandler+0x3f0>
        }
        else
        {
          tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800364c:	d004      	beq.n	8003658 <HAL_ADC_IRQHandler+0x3e4>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a5e      	ldr	r2, [pc, #376]	; (80037cc <HAL_ADC_IRQHandler+0x558>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d102      	bne.n	800365e <HAL_ADC_IRQHandler+0x3ea>
 8003658:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800365c:	e000      	b.n	8003660 <HAL_ADC_IRQHandler+0x3ec>
 800365e:	4b5a      	ldr	r3, [pc, #360]	; (80037c8 <HAL_ADC_IRQHandler+0x554>)
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	60fb      	str	r3, [r7, #12]
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d12d      	bne.n	80036ca <HAL_ADC_IRQHandler+0x456>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0308 	and.w	r3, r3, #8
 8003678:	2b00      	cmp	r3, #0
 800367a:	d11a      	bne.n	80036b2 <HAL_ADC_IRQHandler+0x43e>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800368a:	605a      	str	r2, [r3, #4]
            
            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003690:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	641a      	str	r2, [r3, #64]	; 0x40

            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d112      	bne.n	80036ca <HAL_ADC_IRQHandler+0x456>
            { 
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a8:	f043 0201 	orr.w	r2, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	641a      	str	r2, [r3, #64]	; 0x40
 80036b0:	e00b      	b.n	80036ca <HAL_ADC_IRQHandler+0x456>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b6:	f043 0210 	orr.w	r2, r3, #16
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	641a      	str	r2, [r3, #64]	; 0x40
          
            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	f043 0201 	orr.w	r2, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 f8de 	bl	800388c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2260      	movs	r2, #96	; 0x60
 80036d6:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036e2:	2b80      	cmp	r3, #128	; 0x80
 80036e4:	d113      	bne.n	800370e <HAL_ADC_IRQHandler+0x49a>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f0:	2b80      	cmp	r3, #128	; 0x80
 80036f2:	d10c      	bne.n	800370e <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f7ff fa39 	bl	8002b78 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2280      	movs	r2, #128	; 0x80
 800370c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003718:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800371c:	d115      	bne.n	800374a <HAL_ADC_IRQHandler+0x4d6>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003728:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800372c:	d10d      	bne.n	800374a <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f8ba 	bl	80038b4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003748:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003754:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003758:	d115      	bne.n	8003786 <HAL_ADC_IRQHandler+0x512>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003768:	d10d      	bne.n	8003786 <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f8a6 	bl	80038c8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003784:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0310 	and.w	r3, r3, #16
 8003790:	2b10      	cmp	r3, #16
 8003792:	d151      	bne.n	8003838 <HAL_ADC_IRQHandler+0x5c4>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f003 0310 	and.w	r3, r3, #16
 800379e:	2b10      	cmp	r3, #16
 80037a0:	d14a      	bne.n	8003838 <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d102      	bne.n	80037b0 <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 80037aa:	2301      	movs	r3, #1
 80037ac:	617b      	str	r3, [r7, #20]
 80037ae:	e02d      	b.n	800380c <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037b8:	d004      	beq.n	80037c4 <HAL_ADC_IRQHandler+0x550>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a03      	ldr	r2, [pc, #12]	; (80037cc <HAL_ADC_IRQHandler+0x558>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d109      	bne.n	80037d8 <HAL_ADC_IRQHandler+0x564>
 80037c4:	4b02      	ldr	r3, [pc, #8]	; (80037d0 <HAL_ADC_IRQHandler+0x55c>)
 80037c6:	e008      	b.n	80037da <HAL_ADC_IRQHandler+0x566>
 80037c8:	50000400 	.word	0x50000400
 80037cc:	50000100 	.word	0x50000100
 80037d0:	50000300 	.word	0x50000300
 80037d4:	50000700 	.word	0x50000700
 80037d8:	4b2b      	ldr	r3, [pc, #172]	; (8003888 <HAL_ADC_IRQHandler+0x614>)
 80037da:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f003 031f 	and.w	r3, r3, #31
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d109      	bne.n	80037fc <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d10a      	bne.n	800380c <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 80037f6:	2301      	movs	r3, #1
 80037f8:	617b      	str	r3, [r7, #20]
 80037fa:	e007      	b.n	800380c <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8003808:	2301      	movs	r3, #1
 800380a:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d10e      	bne.n	8003830 <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003822:	f043 0202 	orr.w	r2, r3, #2
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7ff f9ae 	bl	8002b8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2210      	movs	r2, #16
 8003836:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003842:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003846:	d11b      	bne.n	8003880 <HAL_ADC_IRQHandler+0x60c>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003852:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003856:	d113      	bne.n	8003880 <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003868:	f043 0208 	orr.w	r2, r3, #8
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003878:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 f810 	bl	80038a0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8003880:	bf00      	nop
 8003882:	3718      	adds	r7, #24
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	50000700 	.word	0x50000700

0800388c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80038dc:	b480      	push	{r7}
 80038de:	b09b      	sub	sp, #108	; 0x6c
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038e6:	2300      	movs	r3, #0
 80038e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80038ec:	2300      	movs	r3, #0
 80038ee:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d101      	bne.n	80038fe <HAL_ADC_ConfigChannel+0x22>
 80038fa:	2302      	movs	r3, #2
 80038fc:	e2cb      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x5ba>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 0304 	and.w	r3, r3, #4
 8003910:	2b00      	cmp	r3, #0
 8003912:	f040 82af 	bne.w	8003e74 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	2b04      	cmp	r3, #4
 800391c:	d81c      	bhi.n	8003958 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	4613      	mov	r3, r2
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	4413      	add	r3, r2
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	461a      	mov	r2, r3
 8003932:	231f      	movs	r3, #31
 8003934:	4093      	lsls	r3, r2
 8003936:	43db      	mvns	r3, r3
 8003938:	4019      	ands	r1, r3
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	6818      	ldr	r0, [r3, #0]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	005b      	lsls	r3, r3, #1
 8003946:	4413      	add	r3, r2
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	fa00 f203 	lsl.w	r2, r0, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	631a      	str	r2, [r3, #48]	; 0x30
 8003956:	e063      	b.n	8003a20 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2b09      	cmp	r3, #9
 800395e:	d81e      	bhi.n	800399e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	4613      	mov	r3, r2
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	4413      	add	r3, r2
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	3b1e      	subs	r3, #30
 8003974:	221f      	movs	r2, #31
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	43db      	mvns	r3, r3
 800397c:	4019      	ands	r1, r3
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	6818      	ldr	r0, [r3, #0]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	4613      	mov	r3, r2
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	4413      	add	r3, r2
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	3b1e      	subs	r3, #30
 8003990:	fa00 f203 	lsl.w	r2, r0, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	430a      	orrs	r2, r1
 800399a:	635a      	str	r2, [r3, #52]	; 0x34
 800399c:	e040      	b.n	8003a20 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	2b0e      	cmp	r3, #14
 80039a4:	d81e      	bhi.n	80039e4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	4613      	mov	r3, r2
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	4413      	add	r3, r2
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	3b3c      	subs	r3, #60	; 0x3c
 80039ba:	221f      	movs	r2, #31
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	43db      	mvns	r3, r3
 80039c2:	4019      	ands	r1, r3
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	6818      	ldr	r0, [r3, #0]
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	4613      	mov	r3, r2
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	4413      	add	r3, r2
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	3b3c      	subs	r3, #60	; 0x3c
 80039d6:	fa00 f203 	lsl.w	r2, r0, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	639a      	str	r2, [r3, #56]	; 0x38
 80039e2:	e01d      	b.n	8003a20 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	4613      	mov	r3, r2
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	4413      	add	r3, r2
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	3b5a      	subs	r3, #90	; 0x5a
 80039f8:	221f      	movs	r2, #31
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43db      	mvns	r3, r3
 8003a00:	4019      	ands	r1, r3
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	6818      	ldr	r0, [r3, #0]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	685a      	ldr	r2, [r3, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	4413      	add	r3, r2
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	3b5a      	subs	r3, #90	; 0x5a
 8003a14:	fa00 f203 	lsl.w	r2, r0, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f003 030c 	and.w	r3, r3, #12
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f040 80e5 	bne.w	8003bfa <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2b09      	cmp	r3, #9
 8003a36:	d91c      	bls.n	8003a72 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6999      	ldr	r1, [r3, #24]
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	4613      	mov	r3, r2
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	4413      	add	r3, r2
 8003a48:	3b1e      	subs	r3, #30
 8003a4a:	2207      	movs	r2, #7
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	43db      	mvns	r3, r3
 8003a52:	4019      	ands	r1, r3
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	6898      	ldr	r0, [r3, #8]
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	005b      	lsls	r3, r3, #1
 8003a60:	4413      	add	r3, r2
 8003a62:	3b1e      	subs	r3, #30
 8003a64:	fa00 f203 	lsl.w	r2, r0, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	619a      	str	r2, [r3, #24]
 8003a70:	e019      	b.n	8003aa6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6959      	ldr	r1, [r3, #20]
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	4413      	add	r3, r2
 8003a82:	2207      	movs	r2, #7
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	4019      	ands	r1, r3
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	6898      	ldr	r0, [r3, #8]
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	4613      	mov	r3, r2
 8003a96:	005b      	lsls	r3, r3, #1
 8003a98:	4413      	add	r3, r2
 8003a9a:	fa00 f203 	lsl.w	r2, r0, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	695a      	ldr	r2, [r3, #20]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	08db      	lsrs	r3, r3, #3
 8003ab2:	f003 0303 	and.w	r3, r3, #3
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	2b03      	cmp	r3, #3
 8003ac6:	d84f      	bhi.n	8003b68 <HAL_ADC_ConfigChannel+0x28c>
 8003ac8:	a201      	add	r2, pc, #4	; (adr r2, 8003ad0 <HAL_ADC_ConfigChannel+0x1f4>)
 8003aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ace:	bf00      	nop
 8003ad0:	08003ae1 	.word	0x08003ae1
 8003ad4:	08003b03 	.word	0x08003b03
 8003ad8:	08003b25 	.word	0x08003b25
 8003adc:	08003b47 	.word	0x08003b47
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ae6:	4b9f      	ldr	r3, [pc, #636]	; (8003d64 <HAL_ADC_ConfigChannel+0x488>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	6812      	ldr	r2, [r2, #0]
 8003aee:	0691      	lsls	r1, r2, #26
 8003af0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003af2:	430a      	orrs	r2, r1
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003afe:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003b00:	e07e      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003b08:	4b96      	ldr	r3, [pc, #600]	; (8003d64 <HAL_ADC_ConfigChannel+0x488>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	683a      	ldr	r2, [r7, #0]
 8003b0e:	6812      	ldr	r2, [r2, #0]
 8003b10:	0691      	lsls	r1, r2, #26
 8003b12:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b14:	430a      	orrs	r2, r1
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003b20:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003b22:	e06d      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003b2a:	4b8e      	ldr	r3, [pc, #568]	; (8003d64 <HAL_ADC_ConfigChannel+0x488>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	6812      	ldr	r2, [r2, #0]
 8003b32:	0691      	lsls	r1, r2, #26
 8003b34:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b36:	430a      	orrs	r2, r1
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003b42:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003b44:	e05c      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003b4c:	4b85      	ldr	r3, [pc, #532]	; (8003d64 <HAL_ADC_ConfigChannel+0x488>)
 8003b4e:	4013      	ands	r3, r2
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	6812      	ldr	r2, [r2, #0]
 8003b54:	0691      	lsls	r1, r2, #26
 8003b56:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003b64:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003b66:	e04b      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b6e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	069b      	lsls	r3, r3, #26
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d107      	bne.n	8003b8c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003b8a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	069b      	lsls	r3, r3, #26
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d107      	bne.n	8003bb0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003bae:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bb6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	069b      	lsls	r3, r3, #26
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d107      	bne.n	8003bd4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003bd2:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bda:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	069b      	lsls	r3, r3, #26
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d10a      	bne.n	8003bfe <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003bf6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003bf8:	e001      	b.n	8003bfe <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003bfa:	bf00      	nop
 8003bfc:	e000      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003bfe:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 0303 	and.w	r3, r3, #3
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d108      	bne.n	8003c20 <HAL_ADC_ConfigChannel+0x344>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_ADC_ConfigChannel+0x344>
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e000      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x346>
 8003c20:	2300      	movs	r3, #0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f040 8131 	bne.w	8003e8a <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d00f      	beq.n	8003c50 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c42:	43da      	mvns	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	400a      	ands	r2, r1
 8003c4a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003c4e:	e049      	b.n	8003ce4 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	409a      	lsls	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2b09      	cmp	r3, #9
 8003c70:	d91c      	bls.n	8003cac <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	6999      	ldr	r1, [r3, #24]
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	4413      	add	r3, r2
 8003c82:	3b1b      	subs	r3, #27
 8003c84:	2207      	movs	r2, #7
 8003c86:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8a:	43db      	mvns	r3, r3
 8003c8c:	4019      	ands	r1, r3
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	6898      	ldr	r0, [r3, #8]
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	4613      	mov	r3, r2
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	4413      	add	r3, r2
 8003c9c:	3b1b      	subs	r3, #27
 8003c9e:	fa00 f203 	lsl.w	r2, r0, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	619a      	str	r2, [r3, #24]
 8003caa:	e01b      	b.n	8003ce4 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6959      	ldr	r1, [r3, #20]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	1c5a      	adds	r2, r3, #1
 8003cb8:	4613      	mov	r3, r2
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	4413      	add	r3, r2
 8003cbe:	2207      	movs	r2, #7
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	4019      	ands	r1, r3
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	6898      	ldr	r0, [r3, #8]
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	1c5a      	adds	r2, r3, #1
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	4413      	add	r3, r2
 8003cd8:	fa00 f203 	lsl.w	r2, r0, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	430a      	orrs	r2, r1
 8003ce2:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003cec:	d004      	beq.n	8003cf8 <HAL_ADC_ConfigChannel+0x41c>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a1d      	ldr	r2, [pc, #116]	; (8003d68 <HAL_ADC_ConfigChannel+0x48c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d101      	bne.n	8003cfc <HAL_ADC_ConfigChannel+0x420>
 8003cf8:	4b1c      	ldr	r3, [pc, #112]	; (8003d6c <HAL_ADC_ConfigChannel+0x490>)
 8003cfa:	e000      	b.n	8003cfe <HAL_ADC_ConfigChannel+0x422>
 8003cfc:	4b1c      	ldr	r3, [pc, #112]	; (8003d70 <HAL_ADC_ConfigChannel+0x494>)
 8003cfe:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b10      	cmp	r3, #16
 8003d06:	d105      	bne.n	8003d14 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003d08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d015      	beq.n	8003d40 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003d18:	2b11      	cmp	r3, #17
 8003d1a:	d105      	bne.n	8003d28 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003d1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d00b      	beq.n	8003d40 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003d2c:	2b12      	cmp	r3, #18
 8003d2e:	f040 80ac 	bne.w	8003e8a <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003d32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f040 80a5 	bne.w	8003e8a <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d48:	d102      	bne.n	8003d50 <HAL_ADC_ConfigChannel+0x474>
 8003d4a:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <HAL_ADC_ConfigChannel+0x48c>)
 8003d4c:	60fb      	str	r3, [r7, #12]
 8003d4e:	e023      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x4bc>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a04      	ldr	r2, [pc, #16]	; (8003d68 <HAL_ADC_ConfigChannel+0x48c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d10c      	bne.n	8003d74 <HAL_ADC_ConfigChannel+0x498>
 8003d5a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	e01a      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x4bc>
 8003d62:	bf00      	nop
 8003d64:	83fff000 	.word	0x83fff000
 8003d68:	50000100 	.word	0x50000100
 8003d6c:	50000300 	.word	0x50000300
 8003d70:	50000700 	.word	0x50000700
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a4a      	ldr	r2, [pc, #296]	; (8003ea4 <HAL_ADC_ConfigChannel+0x5c8>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d102      	bne.n	8003d84 <HAL_ADC_ConfigChannel+0x4a8>
 8003d7e:	4b4a      	ldr	r3, [pc, #296]	; (8003ea8 <HAL_ADC_ConfigChannel+0x5cc>)
 8003d80:	60fb      	str	r3, [r7, #12]
 8003d82:	e009      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x4bc>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a47      	ldr	r2, [pc, #284]	; (8003ea8 <HAL_ADC_ConfigChannel+0x5cc>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d102      	bne.n	8003d94 <HAL_ADC_ConfigChannel+0x4b8>
 8003d8e:	4b45      	ldr	r3, [pc, #276]	; (8003ea4 <HAL_ADC_ConfigChannel+0x5c8>)
 8003d90:	60fb      	str	r3, [r7, #12]
 8003d92:	e001      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x4bc>
 8003d94:	2300      	movs	r3, #0
 8003d96:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f003 0303 	and.w	r3, r3, #3
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d108      	bne.n	8003db8 <HAL_ADC_ConfigChannel+0x4dc>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d101      	bne.n	8003db8 <HAL_ADC_ConfigChannel+0x4dc>
 8003db4:	2301      	movs	r3, #1
 8003db6:	e000      	b.n	8003dba <HAL_ADC_ConfigChannel+0x4de>
 8003db8:	2300      	movs	r3, #0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d150      	bne.n	8003e60 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003dbe:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d010      	beq.n	8003de6 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f003 0303 	and.w	r3, r3, #3
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d107      	bne.n	8003de0 <HAL_ADC_ConfigChannel+0x504>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d101      	bne.n	8003de0 <HAL_ADC_ConfigChannel+0x504>
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e000      	b.n	8003de2 <HAL_ADC_ConfigChannel+0x506>
 8003de0:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d13c      	bne.n	8003e60 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2b10      	cmp	r3, #16
 8003dec:	d11d      	bne.n	8003e2a <HAL_ADC_ConfigChannel+0x54e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003df6:	d118      	bne.n	8003e2a <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003df8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003e00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e02:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e04:	4b29      	ldr	r3, [pc, #164]	; (8003eac <HAL_ADC_ConfigChannel+0x5d0>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a29      	ldr	r2, [pc, #164]	; (8003eb0 <HAL_ADC_ConfigChannel+0x5d4>)
 8003e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0e:	0c9a      	lsrs	r2, r3, #18
 8003e10:	4613      	mov	r3, r2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	4413      	add	r3, r2
 8003e16:	005b      	lsls	r3, r3, #1
 8003e18:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003e1a:	e002      	b.n	8003e22 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1f9      	bne.n	8003e1c <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003e28:	e02e      	b.n	8003e88 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b11      	cmp	r3, #17
 8003e30:	d10b      	bne.n	8003e4a <HAL_ADC_ConfigChannel+0x56e>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e3a:	d106      	bne.n	8003e4a <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003e3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003e44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e46:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003e48:	e01e      	b.n	8003e88 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2b12      	cmp	r3, #18
 8003e50:	d11a      	bne.n	8003e88 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003e52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003e5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e5c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003e5e:	e013      	b.n	8003e88 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e64:	f043 0220 	orr.w	r2, r3, #32
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003e72:	e00a      	b.n	8003e8a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e78:	f043 0220 	orr.w	r2, r3, #32
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003e86:	e000      	b.n	8003e8a <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003e88:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003e92:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	376c      	adds	r7, #108	; 0x6c
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	50000400 	.word	0x50000400
 8003ea8:	50000500 	.word	0x50000500
 8003eac:	20000018 	.word	0x20000018
 8003eb0:	431bde83 	.word	0x431bde83

08003eb4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b099      	sub	sp, #100	; 0x64
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ecc:	d102      	bne.n	8003ed4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003ece:	4b6d      	ldr	r3, [pc, #436]	; (8004084 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003ed0:	60bb      	str	r3, [r7, #8]
 8003ed2:	e01a      	b.n	8003f0a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a6a      	ldr	r2, [pc, #424]	; (8004084 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d103      	bne.n	8003ee6 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003ede:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003ee2:	60bb      	str	r3, [r7, #8]
 8003ee4:	e011      	b.n	8003f0a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a67      	ldr	r2, [pc, #412]	; (8004088 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d102      	bne.n	8003ef6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003ef0:	4b66      	ldr	r3, [pc, #408]	; (800408c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003ef2:	60bb      	str	r3, [r7, #8]
 8003ef4:	e009      	b.n	8003f0a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a64      	ldr	r2, [pc, #400]	; (800408c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d102      	bne.n	8003f06 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003f00:	4b61      	ldr	r3, [pc, #388]	; (8004088 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003f02:	60bb      	str	r3, [r7, #8]
 8003f04:	e001      	b.n	8003f0a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003f06:	2300      	movs	r3, #0
 8003f08:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e0b0      	b.n	8004076 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d101      	bne.n	8003f22 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003f1e:	2302      	movs	r3, #2
 8003f20:	e0a9      	b.n	8004076 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f040 808d 	bne.w	8004054 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f040 8086 	bne.w	8004054 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f50:	d004      	beq.n	8003f5c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a4b      	ldr	r2, [pc, #300]	; (8004084 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d101      	bne.n	8003f60 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003f5c:	4b4c      	ldr	r3, [pc, #304]	; (8004090 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003f5e:	e000      	b.n	8003f62 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003f60:	4b4c      	ldr	r3, [pc, #304]	; (8004094 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003f62:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d040      	beq.n	8003fee <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003f6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	6859      	ldr	r1, [r3, #4]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f7e:	035b      	lsls	r3, r3, #13
 8003f80:	430b      	orrs	r3, r1
 8003f82:	431a      	orrs	r2, r3
 8003f84:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f86:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 0303 	and.w	r3, r3, #3
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d108      	bne.n	8003fa8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d101      	bne.n	8003fa8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e000      	b.n	8003faa <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d15c      	bne.n	8004068 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 0303 	and.w	r3, r3, #3
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d107      	bne.n	8003fca <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d101      	bne.n	8003fca <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e000      	b.n	8003fcc <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003fca:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d14b      	bne.n	8004068 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003fd0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003fd8:	f023 030f 	bic.w	r3, r3, #15
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	6811      	ldr	r1, [r2, #0]
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	6892      	ldr	r2, [r2, #8]
 8003fe4:	430a      	orrs	r2, r1
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fea:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003fec:	e03c      	b.n	8004068 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003fee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ff6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ff8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f003 0303 	and.w	r3, r3, #3
 8004004:	2b01      	cmp	r3, #1
 8004006:	d108      	bne.n	800401a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	2b01      	cmp	r3, #1
 8004014:	d101      	bne.n	800401a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004016:	2301      	movs	r3, #1
 8004018:	e000      	b.n	800401c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800401a:	2300      	movs	r3, #0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d123      	bne.n	8004068 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f003 0303 	and.w	r3, r3, #3
 8004028:	2b01      	cmp	r3, #1
 800402a:	d107      	bne.n	800403c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	2b01      	cmp	r3, #1
 8004036:	d101      	bne.n	800403c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8004038:	2301      	movs	r3, #1
 800403a:	e000      	b.n	800403e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 800403c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800403e:	2b00      	cmp	r3, #0
 8004040:	d112      	bne.n	8004068 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8004042:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800404a:	f023 030f 	bic.w	r3, r3, #15
 800404e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004050:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004052:	e009      	b.n	8004068 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004058:	f043 0220 	orr.w	r2, r3, #32
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8004066:	e000      	b.n	800406a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004068:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004072:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8004076:	4618      	mov	r0, r3
 8004078:	3764      	adds	r7, #100	; 0x64
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	50000100 	.word	0x50000100
 8004088:	50000400 	.word	0x50000400
 800408c:	50000500 	.word	0x50000500
 8004090:	50000300 	.word	0x50000300
 8004094:	50000700 	.word	0x50000700

08004098 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040a0:	2300      	movs	r3, #0
 80040a2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f003 0303 	and.w	r3, r3, #3
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d108      	bne.n	80040c4 <ADC_Enable+0x2c>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d101      	bne.n	80040c4 <ADC_Enable+0x2c>
 80040c0:	2301      	movs	r3, #1
 80040c2:	e000      	b.n	80040c6 <ADC_Enable+0x2e>
 80040c4:	2300      	movs	r3, #0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d13c      	bne.n	8004144 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689a      	ldr	r2, [r3, #8]
 80040d0:	4b1f      	ldr	r3, [pc, #124]	; (8004150 <ADC_Enable+0xb8>)
 80040d2:	4013      	ands	r3, r2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00d      	beq.n	80040f4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040dc:	f043 0210 	orr.w	r2, r3, #16
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e8:	f043 0201 	orr.w	r2, r3, #1
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e028      	b.n	8004146 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0201 	orr.w	r2, r2, #1
 8004102:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8004104:	f7fe fd00 	bl	8002b08 <HAL_GetTick>
 8004108:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800410a:	e014      	b.n	8004136 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800410c:	f7fe fcfc 	bl	8002b08 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d90d      	bls.n	8004136 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411e:	f043 0210 	orr.w	r2, r3, #16
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800412a:	f043 0201 	orr.w	r2, r3, #1
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e007      	b.n	8004146 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b01      	cmp	r3, #1
 8004142:	d1e3      	bne.n	800410c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3710      	adds	r7, #16
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	8000003f 	.word	0x8000003f

08004154 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800415c:	2300      	movs	r3, #0
 800415e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	2b01      	cmp	r3, #1
 800416c:	d108      	bne.n	8004180 <ADC_Disable+0x2c>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b01      	cmp	r3, #1
 800417a:	d101      	bne.n	8004180 <ADC_Disable+0x2c>
 800417c:	2301      	movs	r3, #1
 800417e:	e000      	b.n	8004182 <ADC_Disable+0x2e>
 8004180:	2300      	movs	r3, #0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d040      	beq.n	8004208 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f003 030d 	and.w	r3, r3, #13
 8004190:	2b01      	cmp	r3, #1
 8004192:	d10f      	bne.n	80041b4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689a      	ldr	r2, [r3, #8]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f042 0202 	orr.w	r2, r2, #2
 80041a2:	609a      	str	r2, [r3, #8]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2203      	movs	r2, #3
 80041aa:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80041ac:	f7fe fcac 	bl	8002b08 <HAL_GetTick>
 80041b0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80041b2:	e022      	b.n	80041fa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b8:	f043 0210 	orr.w	r2, r3, #16
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c4:	f043 0201 	orr.w	r2, r3, #1
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e01c      	b.n	800420a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80041d0:	f7fe fc9a 	bl	8002b08 <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d90d      	bls.n	80041fa <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	f043 0210 	orr.w	r2, r3, #16
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ee:	f043 0201 	orr.w	r2, r3, #1
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e007      	b.n	800420a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b01      	cmp	r3, #1
 8004206:	d0e3      	beq.n	80041d0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 800421e:	2300      	movs	r3, #0
 8004220:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8004226:	2300      	movs	r3, #0
 8004228:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f003 030c 	and.w	r3, r3, #12
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 8093 	beq.w	8004360 <ADC_ConversionStop+0x14c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004244:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004248:	d12a      	bne.n	80042a0 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800424e:	2b01      	cmp	r3, #1
 8004250:	d126      	bne.n	80042a0 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8004256:	2b01      	cmp	r3, #1
 8004258:	d122      	bne.n	80042a0 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 800425a:	230c      	movs	r3, #12
 800425c:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800425e:	e014      	b.n	800428a <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	4a42      	ldr	r2, [pc, #264]	; (800436c <ADC_ConversionStop+0x158>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d90d      	bls.n	8004284 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426c:	f043 0210 	orr.w	r2, r3, #16
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004278:	f043 0201 	orr.w	r2, r3, #1
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e06e      	b.n	8004362 <ADC_ConversionStop+0x14e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	3301      	adds	r3, #1
 8004288:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004294:	2b40      	cmp	r3, #64	; 0x40
 8004296:	d1e3      	bne.n	8004260 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2240      	movs	r2, #64	; 0x40
 800429e:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	2b60      	cmp	r3, #96	; 0x60
 80042a4:	d015      	beq.n	80042d2 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b04      	cmp	r3, #4
 80042b2:	d10e      	bne.n	80042d2 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d107      	bne.n	80042d2 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689a      	ldr	r2, [r3, #8]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f042 0210 	orr.w	r2, r2, #16
 80042d0:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2b0c      	cmp	r3, #12
 80042d6:	d015      	beq.n	8004304 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b08      	cmp	r3, #8
 80042e4:	d10e      	bne.n	8004304 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d107      	bne.n	8004304 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0220 	orr.w	r2, r2, #32
 8004302:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	2b60      	cmp	r3, #96	; 0x60
 8004308:	d004      	beq.n	8004314 <ADC_ConversionStop+0x100>
 800430a:	2b6c      	cmp	r3, #108	; 0x6c
 800430c:	d105      	bne.n	800431a <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800430e:	230c      	movs	r3, #12
 8004310:	617b      	str	r3, [r7, #20]
        break;
 8004312:	e005      	b.n	8004320 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004314:	2308      	movs	r3, #8
 8004316:	617b      	str	r3, [r7, #20]
        break;
 8004318:	e002      	b.n	8004320 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800431a:	2304      	movs	r3, #4
 800431c:	617b      	str	r3, [r7, #20]
        break;
 800431e:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004320:	f7fe fbf2 	bl	8002b08 <HAL_GetTick>
 8004324:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004326:	e014      	b.n	8004352 <ADC_ConversionStop+0x13e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004328:	f7fe fbee 	bl	8002b08 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b0b      	cmp	r3, #11
 8004334:	d90d      	bls.n	8004352 <ADC_ConversionStop+0x13e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433a:	f043 0210 	orr.w	r2, r3, #16
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004346:	f043 0201 	orr.w	r2, r3, #1
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e007      	b.n	8004362 <ADC_ConversionStop+0x14e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	4013      	ands	r3, r2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1e3      	bne.n	8004328 <ADC_ConversionStop+0x114>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3718      	adds	r7, #24
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	000993ff 	.word	0x000993ff

08004370 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b086      	sub	sp, #24
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004378:	2300      	movs	r3, #0
 800437a:	75fb      	strb	r3, [r7, #23]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d007      	beq.n	8004392 <HAL_COMP_Init+0x22>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004388:	b2db      	uxtb	r3, r3
 800438a:	f003 0310 	and.w	r3, r3, #16
 800438e:	2b00      	cmp	r3, #0
 8004390:	d002      	beq.n	8004398 <HAL_COMP_Init+0x28>
  {
    status = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	75fb      	strb	r3, [r7, #23]
 8004396:	e064      	b.n	8004462 <HAL_COMP_Init+0xf2>
      assert_param(IS_COMP_WINDOWMODE_INSTANCE(hcomp->Instance));
      assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
    }

    /* Init SYSCFG and the low level hardware to access comparators */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004398:	4b34      	ldr	r3, [pc, #208]	; (800446c <HAL_COMP_Init+0xfc>)
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	4a33      	ldr	r2, [pc, #204]	; (800446c <HAL_COMP_Init+0xfc>)
 800439e:	f043 0301 	orr.w	r3, r3, #1
 80043a2:	6193      	str	r3, [r2, #24]
 80043a4:	4b31      	ldr	r3, [pc, #196]	; (800446c <HAL_COMP_Init+0xfc>)
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	613b      	str	r3, [r7, #16]
 80043ae:	693b      	ldr	r3, [r7, #16]
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
    /* Init the low level hardware : SYSCFG to access comparators */
      HAL_COMP_MspInit(hcomp);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f7fd ff39 	bl	8002228 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d103      	bne.n	80043ca <HAL_COMP_Init+0x5a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

    /* Manage inverting input comparator inverting input connected to a GPIO  */
    /* for STM32F302x, STM32F32xx, STM32F33x.                                 */
    hcomp->Init.InvertingInput = COMP_INVERTINGINPUT_SELECTION(hcomp->Instance, hcomp->Init.InvertingInput);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	605a      	str	r2, [r3, #4]
    /*     Set COMPxBLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set COMPxOUTSEL bits according to hcomp->Init.Output value               */
    /*     Set COMPxPOL bit according to hcomp->Init.OutputPol value                */
    /*     Set COMPxHYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set COMPxMODE bits according to hcomp->Init.Mode value                   */
    COMP_INIT(hcomp);
 80043d2:	2300      	movs	r3, #0
 80043d4:	60fb      	str	r3, [r7, #12]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f023 0282 	bic.w	r2, r3, #130	; 0x82
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	4313      	orrs	r3, r2
 8004406:	60fb      	str	r3, [r7, #12]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004416:	4313      	orrs	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	4313      	orrs	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	4313      	orrs	r3, r2
 8004434:	60fb      	str	r3, [r7, #12]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f023 020c 	bic.w	r2, r3, #12
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	4313      	orrs	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	4313      	orrs	r3, r2
 8004450:	60fb      	str	r3, [r7, #12]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	601a      	str	r2, [r3, #0]

    /* Initialize the COMP state*/
    hcomp->State = HAL_COMP_STATE_READY;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }

  return status;
 8004462:	7dfb      	ldrb	r3, [r7, #23]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3718      	adds	r7, #24
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	40021000 	.word	0x40021000

08004470 <HAL_COMP_Stop>:
  * @brief  Stop the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004478:	2300      	movs	r3, #0
 800447a:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d007      	beq.n	8004492 <HAL_COMP_Stop+0x22>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004488:	b2db      	uxtb	r3, r3
 800448a:	f003 0310 	and.w	r3, r3, #16
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <HAL_COMP_Stop+0x28>
  {
    status = HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	73fb      	strb	r3, [r7, #15]
 8004496:	e09d      	b.n	80045d4 <HAL_COMP_Stop+0x164>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_BUSY)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	f040 8095 	bne.w	80045d0 <HAL_COMP_Stop+0x160>
    {
      /* Disable the EXTI Line event mode if any */
      COMP_EXTI_DISABLE_EVENT(COMP_GET_EXTI_LINE(hcomp->Instance));
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a4e      	ldr	r2, [pc, #312]	; (80045e4 <HAL_COMP_Stop+0x174>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d04b      	beq.n	8004548 <HAL_COMP_Stop+0xd8>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a4c      	ldr	r2, [pc, #304]	; (80045e8 <HAL_COMP_Stop+0x178>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d046      	beq.n	8004548 <HAL_COMP_Stop+0xd8>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a4b      	ldr	r2, [pc, #300]	; (80045ec <HAL_COMP_Stop+0x17c>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d041      	beq.n	8004548 <HAL_COMP_Stop+0xd8>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a49      	ldr	r2, [pc, #292]	; (80045f0 <HAL_COMP_Stop+0x180>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d03c      	beq.n	8004548 <HAL_COMP_Stop+0xd8>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a48      	ldr	r2, [pc, #288]	; (80045f4 <HAL_COMP_Stop+0x184>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d037      	beq.n	8004548 <HAL_COMP_Stop+0xd8>
 80044d8:	4b47      	ldr	r3, [pc, #284]	; (80045f8 <HAL_COMP_Stop+0x188>)
 80044da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4940      	ldr	r1, [pc, #256]	; (80045e4 <HAL_COMP_Stop+0x174>)
 80044e2:	428b      	cmp	r3, r1
 80044e4:	d02a      	beq.n	800453c <HAL_COMP_Stop+0xcc>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	493f      	ldr	r1, [pc, #252]	; (80045e8 <HAL_COMP_Stop+0x178>)
 80044ec:	428b      	cmp	r3, r1
 80044ee:	d022      	beq.n	8004536 <HAL_COMP_Stop+0xc6>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	493d      	ldr	r1, [pc, #244]	; (80045ec <HAL_COMP_Stop+0x17c>)
 80044f6:	428b      	cmp	r3, r1
 80044f8:	d01a      	beq.n	8004530 <HAL_COMP_Stop+0xc0>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	493c      	ldr	r1, [pc, #240]	; (80045f0 <HAL_COMP_Stop+0x180>)
 8004500:	428b      	cmp	r3, r1
 8004502:	d012      	beq.n	800452a <HAL_COMP_Stop+0xba>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	493a      	ldr	r1, [pc, #232]	; (80045f4 <HAL_COMP_Stop+0x184>)
 800450a:	428b      	cmp	r3, r1
 800450c:	d00a      	beq.n	8004524 <HAL_COMP_Stop+0xb4>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	493a      	ldr	r1, [pc, #232]	; (80045fc <HAL_COMP_Stop+0x18c>)
 8004514:	428b      	cmp	r3, r1
 8004516:	d102      	bne.n	800451e <HAL_COMP_Stop+0xae>
 8004518:	f06f 0301 	mvn.w	r3, #1
 800451c:	e010      	b.n	8004540 <HAL_COMP_Stop+0xd0>
 800451e:	f06f 0302 	mvn.w	r3, #2
 8004522:	e00d      	b.n	8004540 <HAL_COMP_Stop+0xd0>
 8004524:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8004528:	e00a      	b.n	8004540 <HAL_COMP_Stop+0xd0>
 800452a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800452e:	e007      	b.n	8004540 <HAL_COMP_Stop+0xd0>
 8004530:	f06f 5300 	mvn.w	r3, #536870912	; 0x20000000
 8004534:	e004      	b.n	8004540 <HAL_COMP_Stop+0xd0>
 8004536:	f46f 0380 	mvn.w	r3, #4194304	; 0x400000
 800453a:	e001      	b.n	8004540 <HAL_COMP_Stop+0xd0>
 800453c:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 8004540:	492d      	ldr	r1, [pc, #180]	; (80045f8 <HAL_COMP_Stop+0x188>)
 8004542:	4013      	ands	r3, r2
 8004544:	624b      	str	r3, [r1, #36]	; 0x24
 8004546:	e036      	b.n	80045b6 <HAL_COMP_Stop+0x146>
 8004548:	4b2b      	ldr	r3, [pc, #172]	; (80045f8 <HAL_COMP_Stop+0x188>)
 800454a:	685a      	ldr	r2, [r3, #4]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4924      	ldr	r1, [pc, #144]	; (80045e4 <HAL_COMP_Stop+0x174>)
 8004552:	428b      	cmp	r3, r1
 8004554:	d02a      	beq.n	80045ac <HAL_COMP_Stop+0x13c>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4923      	ldr	r1, [pc, #140]	; (80045e8 <HAL_COMP_Stop+0x178>)
 800455c:	428b      	cmp	r3, r1
 800455e:	d022      	beq.n	80045a6 <HAL_COMP_Stop+0x136>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4921      	ldr	r1, [pc, #132]	; (80045ec <HAL_COMP_Stop+0x17c>)
 8004566:	428b      	cmp	r3, r1
 8004568:	d01a      	beq.n	80045a0 <HAL_COMP_Stop+0x130>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4920      	ldr	r1, [pc, #128]	; (80045f0 <HAL_COMP_Stop+0x180>)
 8004570:	428b      	cmp	r3, r1
 8004572:	d012      	beq.n	800459a <HAL_COMP_Stop+0x12a>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	491e      	ldr	r1, [pc, #120]	; (80045f4 <HAL_COMP_Stop+0x184>)
 800457a:	428b      	cmp	r3, r1
 800457c:	d00a      	beq.n	8004594 <HAL_COMP_Stop+0x124>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	491e      	ldr	r1, [pc, #120]	; (80045fc <HAL_COMP_Stop+0x18c>)
 8004584:	428b      	cmp	r3, r1
 8004586:	d102      	bne.n	800458e <HAL_COMP_Stop+0x11e>
 8004588:	f06f 0301 	mvn.w	r3, #1
 800458c:	e010      	b.n	80045b0 <HAL_COMP_Stop+0x140>
 800458e:	f06f 0302 	mvn.w	r3, #2
 8004592:	e00d      	b.n	80045b0 <HAL_COMP_Stop+0x140>
 8004594:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8004598:	e00a      	b.n	80045b0 <HAL_COMP_Stop+0x140>
 800459a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800459e:	e007      	b.n	80045b0 <HAL_COMP_Stop+0x140>
 80045a0:	f06f 5300 	mvn.w	r3, #536870912	; 0x20000000
 80045a4:	e004      	b.n	80045b0 <HAL_COMP_Stop+0x140>
 80045a6:	f46f 0380 	mvn.w	r3, #4194304	; 0x400000
 80045aa:	e001      	b.n	80045b0 <HAL_COMP_Stop+0x140>
 80045ac:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 80045b0:	4911      	ldr	r1, [pc, #68]	; (80045f8 <HAL_COMP_Stop+0x188>)
 80045b2:	4013      	ands	r3, r2
 80045b4:	604b      	str	r3, [r1, #4]

      /* Disable the selected comparator */
      __HAL_COMP_DISABLE(hcomp);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0201 	bic.w	r2, r2, #1
 80045c4:	601a      	str	r2, [r3, #0]

      hcomp->State = HAL_COMP_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80045ce:	e001      	b.n	80045d4 <HAL_COMP_Stop+0x164>
    }
    else
    {
      status = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3714      	adds	r7, #20
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	4001001c 	.word	0x4001001c
 80045e8:	40010020 	.word	0x40010020
 80045ec:	40010024 	.word	0x40010024
 80045f0:	40010028 	.word	0x40010028
 80045f4:	4001002c 	.word	0x4001002c
 80045f8:	40010400 	.word	0x40010400
 80045fc:	40010030 	.word	0x40010030

08004600 <HAL_COMP_Start_IT>:
  * @brief  Start the comparator in Interrupt mode.
  * @param  hcomp  COMP handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_COMP_Start_IT(COMP_HandleTypeDef *hcomp)
{
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004608:	2300      	movs	r3, #0
 800460a:	73fb      	strb	r3, [r7, #15]
  uint32_t extiline = 0U;
 800460c:	2300      	movs	r3, #0
 800460e:	60bb      	str	r3, [r7, #8]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d007      	beq.n	8004626 <HAL_COMP_Start_IT+0x26>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800461c:	b2db      	uxtb	r3, r3
 800461e:	f003 0310 	and.w	r3, r3, #16
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <HAL_COMP_Start_IT+0x2c>
  {
    status = HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	73fb      	strb	r3, [r7, #15]
 800462a:	e0c8      	b.n	80047be <HAL_COMP_Start_IT+0x1be>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b01      	cmp	r3, #1
 8004636:	f040 80c0 	bne.w	80047ba <HAL_COMP_Start_IT+0x1ba>
    {
      /* Configure the EXTI event generation */
      if ((hcomp->Init.TriggerMode & (COMP_TRIGGERMODE_IT_RISING | COMP_TRIGGERMODE_IT_FALLING)) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463e:	f003 0303 	and.w	r3, r3, #3
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 80b6 	beq.w	80047b4 <HAL_COMP_Start_IT+0x1b4>
      {
        /* Get the EXTI Line output configuration */
        extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a5f      	ldr	r2, [pc, #380]	; (80047cc <HAL_COMP_Start_IT+0x1cc>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d028      	beq.n	80046a4 <HAL_COMP_Start_IT+0xa4>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a5e      	ldr	r2, [pc, #376]	; (80047d0 <HAL_COMP_Start_IT+0x1d0>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d020      	beq.n	800469e <HAL_COMP_Start_IT+0x9e>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a5c      	ldr	r2, [pc, #368]	; (80047d4 <HAL_COMP_Start_IT+0x1d4>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d018      	beq.n	8004698 <HAL_COMP_Start_IT+0x98>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a5b      	ldr	r2, [pc, #364]	; (80047d8 <HAL_COMP_Start_IT+0x1d8>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d010      	beq.n	8004692 <HAL_COMP_Start_IT+0x92>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a59      	ldr	r2, [pc, #356]	; (80047dc <HAL_COMP_Start_IT+0x1dc>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d008      	beq.n	800468c <HAL_COMP_Start_IT+0x8c>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a58      	ldr	r2, [pc, #352]	; (80047e0 <HAL_COMP_Start_IT+0x1e0>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d101      	bne.n	8004688 <HAL_COMP_Start_IT+0x88>
 8004684:	2301      	movs	r3, #1
 8004686:	e00f      	b.n	80046a8 <HAL_COMP_Start_IT+0xa8>
 8004688:	2302      	movs	r3, #2
 800468a:	e00d      	b.n	80046a8 <HAL_COMP_Start_IT+0xa8>
 800468c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004690:	e00a      	b.n	80046a8 <HAL_COMP_Start_IT+0xa8>
 8004692:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004696:	e007      	b.n	80046a8 <HAL_COMP_Start_IT+0xa8>
 8004698:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800469c:	e004      	b.n	80046a8 <HAL_COMP_Start_IT+0xa8>
 800469e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80046a2:	e001      	b.n	80046a8 <HAL_COMP_Start_IT+0xa8>
 80046a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80046a8:	60bb      	str	r3, [r7, #8]

        /* Configure the trigger rising edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_IT_RISING) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d012      	beq.n	80046dc <HAL_COMP_Start_IT+0xdc>
        {
          COMP_EXTI_RISING_ENABLE(extiline);
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	f003 0303 	and.w	r3, r3, #3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d006      	beq.n	80046ce <HAL_COMP_Start_IT+0xce>
 80046c0:	4b48      	ldr	r3, [pc, #288]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 80046c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046c4:	4947      	ldr	r1, [pc, #284]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	628b      	str	r3, [r1, #40]	; 0x28
 80046cc:	e01a      	b.n	8004704 <HAL_COMP_Start_IT+0x104>
 80046ce:	4b45      	ldr	r3, [pc, #276]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 80046d0:	689a      	ldr	r2, [r3, #8]
 80046d2:	4944      	ldr	r1, [pc, #272]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	608b      	str	r3, [r1, #8]
 80046da:	e013      	b.n	8004704 <HAL_COMP_Start_IT+0x104>
        }
        else
        {
          COMP_EXTI_RISING_DISABLE(extiline);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f003 0303 	and.w	r3, r3, #3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d007      	beq.n	80046f6 <HAL_COMP_Start_IT+0xf6>
 80046e6:	4b3f      	ldr	r3, [pc, #252]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 80046e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	43db      	mvns	r3, r3
 80046ee:	493d      	ldr	r1, [pc, #244]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 80046f0:	4013      	ands	r3, r2
 80046f2:	628b      	str	r3, [r1, #40]	; 0x28
 80046f4:	e006      	b.n	8004704 <HAL_COMP_Start_IT+0x104>
 80046f6:	4b3b      	ldr	r3, [pc, #236]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 80046f8:	689a      	ldr	r2, [r3, #8]
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	43db      	mvns	r3, r3
 80046fe:	4939      	ldr	r1, [pc, #228]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 8004700:	4013      	ands	r3, r2
 8004702:	608b      	str	r3, [r1, #8]
        }
        /* Configure the trigger falling edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_IT_FALLING) != RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d012      	beq.n	8004736 <HAL_COMP_Start_IT+0x136>
        {
          COMP_EXTI_FALLING_ENABLE(extiline);
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	f003 0303 	and.w	r3, r3, #3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d006      	beq.n	8004728 <HAL_COMP_Start_IT+0x128>
 800471a:	4b32      	ldr	r3, [pc, #200]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 800471c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800471e:	4931      	ldr	r1, [pc, #196]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	4313      	orrs	r3, r2
 8004724:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004726:	e01a      	b.n	800475e <HAL_COMP_Start_IT+0x15e>
 8004728:	4b2e      	ldr	r3, [pc, #184]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 800472a:	68da      	ldr	r2, [r3, #12]
 800472c:	492d      	ldr	r1, [pc, #180]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	4313      	orrs	r3, r2
 8004732:	60cb      	str	r3, [r1, #12]
 8004734:	e013      	b.n	800475e <HAL_COMP_Start_IT+0x15e>
        }
        else
        {
          COMP_EXTI_FALLING_DISABLE(extiline);
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	f003 0303 	and.w	r3, r3, #3
 800473c:	2b00      	cmp	r3, #0
 800473e:	d007      	beq.n	8004750 <HAL_COMP_Start_IT+0x150>
 8004740:	4b28      	ldr	r3, [pc, #160]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 8004742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	43db      	mvns	r3, r3
 8004748:	4926      	ldr	r1, [pc, #152]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 800474a:	4013      	ands	r3, r2
 800474c:	62cb      	str	r3, [r1, #44]	; 0x2c
 800474e:	e006      	b.n	800475e <HAL_COMP_Start_IT+0x15e>
 8004750:	4b24      	ldr	r3, [pc, #144]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 8004752:	68da      	ldr	r2, [r3, #12]
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	43db      	mvns	r3, r3
 8004758:	4922      	ldr	r1, [pc, #136]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 800475a:	4013      	ands	r3, r2
 800475c:	60cb      	str	r3, [r1, #12]
        }

        /* Clear COMP EXTI pending bit if any */
        COMP_EXTI_CLEAR_FLAG(extiline);
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	f003 0303 	and.w	r3, r3, #3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d003      	beq.n	8004770 <HAL_COMP_Start_IT+0x170>
 8004768:	4a1e      	ldr	r2, [pc, #120]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	6353      	str	r3, [r2, #52]	; 0x34
 800476e:	e002      	b.n	8004776 <HAL_COMP_Start_IT+0x176>
 8004770:	4a1c      	ldr	r2, [pc, #112]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	6153      	str	r3, [r2, #20]

        /* Enable EXTI interrupt mode */
        COMP_EXTI_ENABLE_IT(extiline);
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	f003 0303 	and.w	r3, r3, #3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d006      	beq.n	800478e <HAL_COMP_Start_IT+0x18e>
 8004780:	4b18      	ldr	r3, [pc, #96]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 8004782:	6a1a      	ldr	r2, [r3, #32]
 8004784:	4917      	ldr	r1, [pc, #92]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	4313      	orrs	r3, r2
 800478a:	620b      	str	r3, [r1, #32]
 800478c:	e005      	b.n	800479a <HAL_COMP_Start_IT+0x19a>
 800478e:	4b15      	ldr	r3, [pc, #84]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	4914      	ldr	r1, [pc, #80]	; (80047e4 <HAL_COMP_Start_IT+0x1e4>)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	4313      	orrs	r3, r2
 8004798:	600b      	str	r3, [r1, #0]

        /* Enable the selected comparator */
        __HAL_COMP_ENABLE(hcomp);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f042 0201 	orr.w	r2, r2, #1
 80047a8:	601a      	str	r2, [r3, #0]

        hcomp->State = HAL_COMP_STATE_BUSY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2202      	movs	r2, #2
 80047ae:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80047b2:	e004      	b.n	80047be <HAL_COMP_Start_IT+0x1be>
      }
      else
      {
        status = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
 80047b8:	e001      	b.n	80047be <HAL_COMP_Start_IT+0x1be>
      }
    }
    else
    {
      status = HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80047be:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr
 80047cc:	4001001c 	.word	0x4001001c
 80047d0:	40010020 	.word	0x40010020
 80047d4:	40010024 	.word	0x40010024
 80047d8:	40010028 	.word	0x40010028
 80047dc:	4001002c 	.word	0x4001002c
 80047e0:	40010030 	.word	0x40010030
 80047e4:	40010400 	.word	0x40010400

080047e8 <HAL_COMP_Stop_IT>:
  * @brief  Stop the comparator in Interrupt mode.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Stop_IT(COMP_HandleTypeDef *hcomp)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047f0:	2300      	movs	r3, #0
 80047f2:	73fb      	strb	r3, [r7, #15]

  /* Disable the EXTI Line interrupt mode */
  COMP_EXTI_DISABLE_IT(COMP_GET_EXTI_LINE(hcomp->Instance));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a47      	ldr	r2, [pc, #284]	; (8004918 <HAL_COMP_Stop_IT+0x130>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d04b      	beq.n	8004896 <HAL_COMP_Stop_IT+0xae>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a46      	ldr	r2, [pc, #280]	; (800491c <HAL_COMP_Stop_IT+0x134>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d046      	beq.n	8004896 <HAL_COMP_Stop_IT+0xae>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a44      	ldr	r2, [pc, #272]	; (8004920 <HAL_COMP_Stop_IT+0x138>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d041      	beq.n	8004896 <HAL_COMP_Stop_IT+0xae>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a43      	ldr	r2, [pc, #268]	; (8004924 <HAL_COMP_Stop_IT+0x13c>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d03c      	beq.n	8004896 <HAL_COMP_Stop_IT+0xae>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a41      	ldr	r2, [pc, #260]	; (8004928 <HAL_COMP_Stop_IT+0x140>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d037      	beq.n	8004896 <HAL_COMP_Stop_IT+0xae>
 8004826:	4b41      	ldr	r3, [pc, #260]	; (800492c <HAL_COMP_Stop_IT+0x144>)
 8004828:	6a1a      	ldr	r2, [r3, #32]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	493a      	ldr	r1, [pc, #232]	; (8004918 <HAL_COMP_Stop_IT+0x130>)
 8004830:	428b      	cmp	r3, r1
 8004832:	d02a      	beq.n	800488a <HAL_COMP_Stop_IT+0xa2>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4938      	ldr	r1, [pc, #224]	; (800491c <HAL_COMP_Stop_IT+0x134>)
 800483a:	428b      	cmp	r3, r1
 800483c:	d022      	beq.n	8004884 <HAL_COMP_Stop_IT+0x9c>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4937      	ldr	r1, [pc, #220]	; (8004920 <HAL_COMP_Stop_IT+0x138>)
 8004844:	428b      	cmp	r3, r1
 8004846:	d01a      	beq.n	800487e <HAL_COMP_Stop_IT+0x96>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4935      	ldr	r1, [pc, #212]	; (8004924 <HAL_COMP_Stop_IT+0x13c>)
 800484e:	428b      	cmp	r3, r1
 8004850:	d012      	beq.n	8004878 <HAL_COMP_Stop_IT+0x90>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4934      	ldr	r1, [pc, #208]	; (8004928 <HAL_COMP_Stop_IT+0x140>)
 8004858:	428b      	cmp	r3, r1
 800485a:	d00a      	beq.n	8004872 <HAL_COMP_Stop_IT+0x8a>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4933      	ldr	r1, [pc, #204]	; (8004930 <HAL_COMP_Stop_IT+0x148>)
 8004862:	428b      	cmp	r3, r1
 8004864:	d102      	bne.n	800486c <HAL_COMP_Stop_IT+0x84>
 8004866:	f06f 0301 	mvn.w	r3, #1
 800486a:	e010      	b.n	800488e <HAL_COMP_Stop_IT+0xa6>
 800486c:	f06f 0302 	mvn.w	r3, #2
 8004870:	e00d      	b.n	800488e <HAL_COMP_Stop_IT+0xa6>
 8004872:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8004876:	e00a      	b.n	800488e <HAL_COMP_Stop_IT+0xa6>
 8004878:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800487c:	e007      	b.n	800488e <HAL_COMP_Stop_IT+0xa6>
 800487e:	f06f 5300 	mvn.w	r3, #536870912	; 0x20000000
 8004882:	e004      	b.n	800488e <HAL_COMP_Stop_IT+0xa6>
 8004884:	f46f 0380 	mvn.w	r3, #4194304	; 0x400000
 8004888:	e001      	b.n	800488e <HAL_COMP_Stop_IT+0xa6>
 800488a:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 800488e:	4927      	ldr	r1, [pc, #156]	; (800492c <HAL_COMP_Stop_IT+0x144>)
 8004890:	4013      	ands	r3, r2
 8004892:	620b      	str	r3, [r1, #32]
 8004894:	e036      	b.n	8004904 <HAL_COMP_Stop_IT+0x11c>
 8004896:	4b25      	ldr	r3, [pc, #148]	; (800492c <HAL_COMP_Stop_IT+0x144>)
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	491e      	ldr	r1, [pc, #120]	; (8004918 <HAL_COMP_Stop_IT+0x130>)
 80048a0:	428b      	cmp	r3, r1
 80048a2:	d02a      	beq.n	80048fa <HAL_COMP_Stop_IT+0x112>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	491c      	ldr	r1, [pc, #112]	; (800491c <HAL_COMP_Stop_IT+0x134>)
 80048aa:	428b      	cmp	r3, r1
 80048ac:	d022      	beq.n	80048f4 <HAL_COMP_Stop_IT+0x10c>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	491b      	ldr	r1, [pc, #108]	; (8004920 <HAL_COMP_Stop_IT+0x138>)
 80048b4:	428b      	cmp	r3, r1
 80048b6:	d01a      	beq.n	80048ee <HAL_COMP_Stop_IT+0x106>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4919      	ldr	r1, [pc, #100]	; (8004924 <HAL_COMP_Stop_IT+0x13c>)
 80048be:	428b      	cmp	r3, r1
 80048c0:	d012      	beq.n	80048e8 <HAL_COMP_Stop_IT+0x100>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4918      	ldr	r1, [pc, #96]	; (8004928 <HAL_COMP_Stop_IT+0x140>)
 80048c8:	428b      	cmp	r3, r1
 80048ca:	d00a      	beq.n	80048e2 <HAL_COMP_Stop_IT+0xfa>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4917      	ldr	r1, [pc, #92]	; (8004930 <HAL_COMP_Stop_IT+0x148>)
 80048d2:	428b      	cmp	r3, r1
 80048d4:	d102      	bne.n	80048dc <HAL_COMP_Stop_IT+0xf4>
 80048d6:	f06f 0301 	mvn.w	r3, #1
 80048da:	e010      	b.n	80048fe <HAL_COMP_Stop_IT+0x116>
 80048dc:	f06f 0302 	mvn.w	r3, #2
 80048e0:	e00d      	b.n	80048fe <HAL_COMP_Stop_IT+0x116>
 80048e2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80048e6:	e00a      	b.n	80048fe <HAL_COMP_Stop_IT+0x116>
 80048e8:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 80048ec:	e007      	b.n	80048fe <HAL_COMP_Stop_IT+0x116>
 80048ee:	f06f 5300 	mvn.w	r3, #536870912	; 0x20000000
 80048f2:	e004      	b.n	80048fe <HAL_COMP_Stop_IT+0x116>
 80048f4:	f46f 0380 	mvn.w	r3, #4194304	; 0x400000
 80048f8:	e001      	b.n	80048fe <HAL_COMP_Stop_IT+0x116>
 80048fa:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 80048fe:	490b      	ldr	r1, [pc, #44]	; (800492c <HAL_COMP_Stop_IT+0x144>)
 8004900:	4013      	ands	r3, r2
 8004902:	600b      	str	r3, [r1, #0]

  status = HAL_COMP_Stop(hcomp);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f7ff fdb3 	bl	8004470 <HAL_COMP_Stop>
 800490a:	4603      	mov	r3, r0
 800490c:	73fb      	strb	r3, [r7, #15]

  return status;
 800490e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004910:	4618      	mov	r0, r3
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	4001001c 	.word	0x4001001c
 800491c:	40010020 	.word	0x40010020
 8004920:	40010024 	.word	0x40010024
 8004924:	40010028 	.word	0x40010028
 8004928:	4001002c 	.word	0x4001002c
 800492c:	40010400 	.word	0x40010400
 8004930:	40010030 	.word	0x40010030

08004934 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ Handler.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a2d      	ldr	r2, [pc, #180]	; (80049f8 <HAL_COMP_IRQHandler+0xc4>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d028      	beq.n	8004998 <HAL_COMP_IRQHandler+0x64>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a2c      	ldr	r2, [pc, #176]	; (80049fc <HAL_COMP_IRQHandler+0xc8>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d020      	beq.n	8004992 <HAL_COMP_IRQHandler+0x5e>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a2a      	ldr	r2, [pc, #168]	; (8004a00 <HAL_COMP_IRQHandler+0xcc>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d018      	beq.n	800498c <HAL_COMP_IRQHandler+0x58>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a29      	ldr	r2, [pc, #164]	; (8004a04 <HAL_COMP_IRQHandler+0xd0>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d010      	beq.n	8004986 <HAL_COMP_IRQHandler+0x52>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a27      	ldr	r2, [pc, #156]	; (8004a08 <HAL_COMP_IRQHandler+0xd4>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d008      	beq.n	8004980 <HAL_COMP_IRQHandler+0x4c>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a26      	ldr	r2, [pc, #152]	; (8004a0c <HAL_COMP_IRQHandler+0xd8>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d101      	bne.n	800497c <HAL_COMP_IRQHandler+0x48>
 8004978:	2301      	movs	r3, #1
 800497a:	e00f      	b.n	800499c <HAL_COMP_IRQHandler+0x68>
 800497c:	2302      	movs	r3, #2
 800497e:	e00d      	b.n	800499c <HAL_COMP_IRQHandler+0x68>
 8004980:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004984:	e00a      	b.n	800499c <HAL_COMP_IRQHandler+0x68>
 8004986:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800498a:	e007      	b.n	800499c <HAL_COMP_IRQHandler+0x68>
 800498c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004990:	e004      	b.n	800499c <HAL_COMP_IRQHandler+0x68>
 8004992:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004996:	e001      	b.n	800499c <HAL_COMP_IRQHandler+0x68>
 8004998:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800499c:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
  if (COMP_EXTI_GET_FLAG(extiline) != RESET)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f003 0303 	and.w	r3, r3, #3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d009      	beq.n	80049bc <HAL_COMP_IRQHandler+0x88>
 80049a8:	4b19      	ldr	r3, [pc, #100]	; (8004a10 <HAL_COMP_IRQHandler+0xdc>)
 80049aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4013      	ands	r3, r2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	bf14      	ite	ne
 80049b4:	2301      	movne	r3, #1
 80049b6:	2300      	moveq	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	e008      	b.n	80049ce <HAL_COMP_IRQHandler+0x9a>
 80049bc:	4b14      	ldr	r3, [pc, #80]	; (8004a10 <HAL_COMP_IRQHandler+0xdc>)
 80049be:	695a      	ldr	r2, [r3, #20]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	4013      	ands	r3, r2
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	bf14      	ite	ne
 80049c8:	2301      	movne	r3, #1
 80049ca:	2300      	moveq	r3, #0
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00e      	beq.n	80049f0 <HAL_COMP_IRQHandler+0xbc>
  {
    /* Clear COMP EXTI pending bit */
    COMP_EXTI_CLEAR_FLAG(extiline);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f003 0303 	and.w	r3, r3, #3
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d003      	beq.n	80049e4 <HAL_COMP_IRQHandler+0xb0>
 80049dc:	4a0c      	ldr	r2, [pc, #48]	; (8004a10 <HAL_COMP_IRQHandler+0xdc>)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6353      	str	r3, [r2, #52]	; 0x34
 80049e2:	e002      	b.n	80049ea <HAL_COMP_IRQHandler+0xb6>
 80049e4:	4a0a      	ldr	r2, [pc, #40]	; (8004a10 <HAL_COMP_IRQHandler+0xdc>)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6153      	str	r3, [r2, #20]

    /* COMP trigger callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7fd fa10 	bl	8001e10 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 80049f0:	bf00      	nop
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	4001001c 	.word	0x4001001c
 80049fc:	40010020 	.word	0x40010020
 8004a00:	40010024 	.word	0x40010024
 8004a04:	40010028 	.word	0x40010028
 8004a08:	4001002c 	.word	0x4001002c
 8004a0c:	40010030 	.word	0x40010030
 8004a10:	40010400 	.word	0x40010400

08004a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f003 0307 	and.w	r3, r3, #7
 8004a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a24:	4b0c      	ldr	r3, [pc, #48]	; (8004a58 <__NVIC_SetPriorityGrouping+0x44>)
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a30:	4013      	ands	r3, r2
 8004a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a46:	4a04      	ldr	r2, [pc, #16]	; (8004a58 <__NVIC_SetPriorityGrouping+0x44>)
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	60d3      	str	r3, [r2, #12]
}
 8004a4c:	bf00      	nop
 8004a4e:	3714      	adds	r7, #20
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	e000ed00 	.word	0xe000ed00

08004a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a60:	4b04      	ldr	r3, [pc, #16]	; (8004a74 <__NVIC_GetPriorityGrouping+0x18>)
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	0a1b      	lsrs	r3, r3, #8
 8004a66:	f003 0307 	and.w	r3, r3, #7
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr
 8004a74:	e000ed00 	.word	0xe000ed00

08004a78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	4603      	mov	r3, r0
 8004a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	db0b      	blt.n	8004aa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a8a:	79fb      	ldrb	r3, [r7, #7]
 8004a8c:	f003 021f 	and.w	r2, r3, #31
 8004a90:	4907      	ldr	r1, [pc, #28]	; (8004ab0 <__NVIC_EnableIRQ+0x38>)
 8004a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a96:	095b      	lsrs	r3, r3, #5
 8004a98:	2001      	movs	r0, #1
 8004a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	e000e100 	.word	0xe000e100

08004ab4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	6039      	str	r1, [r7, #0]
 8004abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	db0a      	blt.n	8004ade <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	490c      	ldr	r1, [pc, #48]	; (8004b00 <__NVIC_SetPriority+0x4c>)
 8004ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad2:	0112      	lsls	r2, r2, #4
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004adc:	e00a      	b.n	8004af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	4908      	ldr	r1, [pc, #32]	; (8004b04 <__NVIC_SetPriority+0x50>)
 8004ae4:	79fb      	ldrb	r3, [r7, #7]
 8004ae6:	f003 030f 	and.w	r3, r3, #15
 8004aea:	3b04      	subs	r3, #4
 8004aec:	0112      	lsls	r2, r2, #4
 8004aee:	b2d2      	uxtb	r2, r2
 8004af0:	440b      	add	r3, r1
 8004af2:	761a      	strb	r2, [r3, #24]
}
 8004af4:	bf00      	nop
 8004af6:	370c      	adds	r7, #12
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr
 8004b00:	e000e100 	.word	0xe000e100
 8004b04:	e000ed00 	.word	0xe000ed00

08004b08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b089      	sub	sp, #36	; 0x24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f003 0307 	and.w	r3, r3, #7
 8004b1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	f1c3 0307 	rsb	r3, r3, #7
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	bf28      	it	cs
 8004b26:	2304      	movcs	r3, #4
 8004b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	3304      	adds	r3, #4
 8004b2e:	2b06      	cmp	r3, #6
 8004b30:	d902      	bls.n	8004b38 <NVIC_EncodePriority+0x30>
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	3b03      	subs	r3, #3
 8004b36:	e000      	b.n	8004b3a <NVIC_EncodePriority+0x32>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	fa02 f303 	lsl.w	r3, r2, r3
 8004b46:	43da      	mvns	r2, r3
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	401a      	ands	r2, r3
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b50:	f04f 31ff 	mov.w	r1, #4294967295
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	fa01 f303 	lsl.w	r3, r1, r3
 8004b5a:	43d9      	mvns	r1, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b60:	4313      	orrs	r3, r2
         );
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3724      	adds	r7, #36	; 0x24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
	...

08004b70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b80:	d301      	bcc.n	8004b86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b82:	2301      	movs	r3, #1
 8004b84:	e00f      	b.n	8004ba6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b86:	4a0a      	ldr	r2, [pc, #40]	; (8004bb0 <SysTick_Config+0x40>)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b8e:	210f      	movs	r1, #15
 8004b90:	f04f 30ff 	mov.w	r0, #4294967295
 8004b94:	f7ff ff8e 	bl	8004ab4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b98:	4b05      	ldr	r3, [pc, #20]	; (8004bb0 <SysTick_Config+0x40>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b9e:	4b04      	ldr	r3, [pc, #16]	; (8004bb0 <SysTick_Config+0x40>)
 8004ba0:	2207      	movs	r2, #7
 8004ba2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	e000e010 	.word	0xe000e010

08004bb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f7ff ff29 	bl	8004a14 <__NVIC_SetPriorityGrouping>
}
 8004bc2:	bf00      	nop
 8004bc4:	3708      	adds	r7, #8
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b086      	sub	sp, #24
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	60b9      	str	r1, [r7, #8]
 8004bd4:	607a      	str	r2, [r7, #4]
 8004bd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bdc:	f7ff ff3e 	bl	8004a5c <__NVIC_GetPriorityGrouping>
 8004be0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	68b9      	ldr	r1, [r7, #8]
 8004be6:	6978      	ldr	r0, [r7, #20]
 8004be8:	f7ff ff8e 	bl	8004b08 <NVIC_EncodePriority>
 8004bec:	4602      	mov	r2, r0
 8004bee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bf2:	4611      	mov	r1, r2
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f7ff ff5d 	bl	8004ab4 <__NVIC_SetPriority>
}
 8004bfa:	bf00      	nop
 8004bfc:	3718      	adds	r7, #24
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c02:	b580      	push	{r7, lr}
 8004c04:	b082      	sub	sp, #8
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	4603      	mov	r3, r0
 8004c0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7ff ff31 	bl	8004a78 <__NVIC_EnableIRQ>
}
 8004c16:	bf00      	nop
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b082      	sub	sp, #8
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7ff ffa2 	bl	8004b70 <SysTick_Config>
 8004c2c:	4603      	mov	r3, r0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}

08004c36 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004c36:	b580      	push	{r7, lr}
 8004c38:	b082      	sub	sp, #8
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d101      	bne.n	8004c48 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e014      	b.n	8004c72 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	791b      	ldrb	r3, [r3, #4]
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d105      	bne.n	8004c5e <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f7fd fb73 	bl	8002344 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2202      	movs	r2, #2
 8004c62:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3708      	adds	r7, #8
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b083      	sub	sp, #12
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8004c8e:	b480      	push	{r7}
 8004c90:	b087      	sub	sp, #28
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	60f8      	str	r0, [r7, #12]
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	607a      	str	r2, [r7, #4]
 8004c9a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d105      	bne.n	8004cb8 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4413      	add	r3, r2
 8004cb2:	3308      	adds	r3, #8
 8004cb4:	617b      	str	r3, [r7, #20]
 8004cb6:	e004      	b.n	8004cc2 <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	3314      	adds	r3, #20
 8004cc0:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	371c      	adds	r7, #28
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	795b      	ldrb	r3, [r3, #5]
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d101      	bne.n	8004cee <HAL_DAC_Start+0x16>
 8004cea:	2302      	movs	r3, #2
 8004cec:	e039      	b.n	8004d62 <HAL_DAC_Start+0x8a>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	6819      	ldr	r1, [r3, #0]
 8004d00:	2201      	movs	r2, #1
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	409a      	lsls	r2, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d10f      	bne.n	8004d34 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8004d1e:	2b3c      	cmp	r3, #60	; 0x3c
 8004d20:	d118      	bne.n	8004d54 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f042 0201 	orr.w	r2, r2, #1
 8004d30:	605a      	str	r2, [r3, #4]
 8004d32:	e00f      	b.n	8004d54 <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004d3e:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 8004d42:	d107      	bne.n	8004d54 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f042 0202 	orr.w	r2, r2, #2
 8004d52:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	370c      	adds	r7, #12
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr

08004d6e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(struct __DAC_HandleTypeDef* hdac)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b082      	sub	sp, #8
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	6078      	str	r0, [r7, #4]
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d84:	d120      	bne.n	8004dc8 <HAL_DAC_IRQHandler+0x5a>
  { 
    /* Check underrun flag of DAC channel 1U */
    if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d94:	d118      	bne.n	8004dc8 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2204      	movs	r2, #4
 8004d9a:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	f043 0201 	orr.w	r2, r3, #1
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	611a      	str	r2, [r3, #16]
          
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004db0:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004dc0:	601a      	str	r2, [r3, #0]
    
      /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7ff ff59 	bl	8004c7a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif
    }
  }
  
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004dd6:	d120      	bne.n	8004e1a <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dde:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004de2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004de6:	d118      	bne.n	8004e1a <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2204      	movs	r2, #4
 8004dec:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	f043 0202 	orr.w	r2, r3, #2
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	611a      	str	r2, [r3, #16]
    
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004e02:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004e12:	601a      	str	r2, [r3, #0]
   
      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 f851 	bl	8004ebc <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif
    }
  }
}
 8004e1a:	bf00      	nop
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004e22:	b480      	push	{r7}
 8004e24:	b087      	sub	sp, #28
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	60b9      	str	r1, [r7, #8]
 8004e2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]
 8004e32:	2300      	movs	r3, #0
 8004e34:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	795b      	ldrb	r3, [r3, #5]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d101      	bne.n	8004e42 <HAL_DAC_ConfigChannel+0x20>
 8004e3e:	2302      	movs	r3, #2
 8004e40:	e036      	b.n	8004eb0 <HAL_DAC_ConfigChannel+0x8e>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2201      	movs	r2, #1
 8004e46:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004e56:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	43db      	mvns	r3, r3
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	4013      	ands	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7c:	697a      	ldr	r2, [r7, #20]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	6819      	ldr	r1, [r3, #0]
 8004e90:	22c0      	movs	r2, #192	; 0xc0
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	fa02 f303 	lsl.w	r3, r2, r3
 8004e98:	43da      	mvns	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	400a      	ands	r2, r1
 8004ea0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	371c      	adds	r7, #28
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e037      	b.n	8004f56 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2202      	movs	r2, #2
 8004eea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004efc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004f00:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004f0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	695b      	ldr	r3, [r3, #20]
 8004f1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	69db      	ldr	r3, [r3, #28]
 8004f28:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68fa      	ldr	r2, [r7, #12]
 8004f36:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f97f 	bl	800523c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}  
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b086      	sub	sp, #24
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
 8004f6a:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d101      	bne.n	8004f7e <HAL_DMA_Start_IT+0x20>
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	e04a      	b.n	8005014 <HAL_DMA_Start_IT+0xb6>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d13a      	bne.n	8005006 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2202      	movs	r2, #2
 8004f94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 0201 	bic.w	r2, r2, #1
 8004fac:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	68b9      	ldr	r1, [r7, #8]
 8004fb4:	68f8      	ldr	r0, [r7, #12]
 8004fb6:	f000 f912 	bl	80051de <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d008      	beq.n	8004fd4 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f042 020e 	orr.w	r2, r2, #14
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	e00f      	b.n	8004ff4 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f042 020a 	orr.w	r2, r2, #10
 8004fe2:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f022 0204 	bic.w	r2, r2, #4
 8004ff2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]
 8005004:	e005      	b.n	8005012 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800500e:	2302      	movs	r3, #2
 8005010:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8005012:	7dfb      	ldrb	r3, [r7, #23]
} 
 8005014:	4618      	mov	r0, r3
 8005016:	3718      	adds	r7, #24
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005024:	2300      	movs	r3, #0
 8005026:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800502e:	2b02      	cmp	r3, #2
 8005030:	d005      	beq.n	800503e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2204      	movs	r2, #4
 8005036:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	73fb      	strb	r3, [r7, #15]
 800503c:	e027      	b.n	800508e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 020e 	bic.w	r2, r2, #14
 800504c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0201 	bic.w	r2, r2, #1
 800505c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005066:	2101      	movs	r1, #1
 8005068:	fa01 f202 	lsl.w	r2, r1, r2
 800506c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	4798      	blx	r3
    } 
  }
  return status;
 800508e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005090:	4618      	mov	r0, r3
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b4:	2204      	movs	r2, #4
 80050b6:	409a      	lsls	r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	4013      	ands	r3, r2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d024      	beq.n	800510a <HAL_DMA_IRQHandler+0x72>
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	f003 0304 	and.w	r3, r3, #4
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d01f      	beq.n	800510a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0320 	and.w	r3, r3, #32
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d107      	bne.n	80050e8 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f022 0204 	bic.w	r2, r2, #4
 80050e6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f0:	2104      	movs	r1, #4
 80050f2:	fa01 f202 	lsl.w	r2, r1, r2
 80050f6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d06a      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8005108:	e065      	b.n	80051d6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	2202      	movs	r2, #2
 8005110:	409a      	lsls	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	4013      	ands	r3, r2
 8005116:	2b00      	cmp	r3, #0
 8005118:	d02c      	beq.n	8005174 <HAL_DMA_IRQHandler+0xdc>
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b00      	cmp	r3, #0
 8005122:	d027      	beq.n	8005174 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0320 	and.w	r3, r3, #32
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10b      	bne.n	800514a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 020a 	bic.w	r2, r2, #10
 8005140:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005152:	2102      	movs	r1, #2
 8005154:	fa01 f202 	lsl.w	r2, r1, r2
 8005158:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005166:	2b00      	cmp	r3, #0
 8005168:	d035      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8005172:	e030      	b.n	80051d6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005178:	2208      	movs	r2, #8
 800517a:	409a      	lsls	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	4013      	ands	r3, r2
 8005180:	2b00      	cmp	r3, #0
 8005182:	d028      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x13e>
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f003 0308 	and.w	r3, r3, #8
 800518a:	2b00      	cmp	r3, #0
 800518c:	d023      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f022 020e 	bic.w	r2, r2, #14
 800519c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051a6:	2101      	movs	r1, #1
 80051a8:	fa01 f202 	lsl.w	r2, r1, r2
 80051ac:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2201      	movs	r2, #1
 80051b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d004      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	4798      	blx	r3
    }
  }
}  
 80051d4:	e7ff      	b.n	80051d6 <HAL_DMA_IRQHandler+0x13e>
 80051d6:	bf00      	nop
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051de:	b480      	push	{r7}
 80051e0:	b085      	sub	sp, #20
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	60f8      	str	r0, [r7, #12]
 80051e6:	60b9      	str	r1, [r7, #8]
 80051e8:	607a      	str	r2, [r7, #4]
 80051ea:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051f4:	2101      	movs	r1, #1
 80051f6:	fa01 f202 	lsl.w	r2, r1, r2
 80051fa:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	2b10      	cmp	r3, #16
 800520a:	d108      	bne.n	800521e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800521c:	e007      	b.n	800522e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	60da      	str	r2, [r3, #12]
}
 800522e:	bf00      	nop
 8005230:	3714      	adds	r7, #20
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
	...

0800523c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	461a      	mov	r2, r3
 800524a:	4b14      	ldr	r3, [pc, #80]	; (800529c <DMA_CalcBaseAndBitshift+0x60>)
 800524c:	429a      	cmp	r2, r3
 800524e:	d80f      	bhi.n	8005270 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	461a      	mov	r2, r3
 8005256:	4b12      	ldr	r3, [pc, #72]	; (80052a0 <DMA_CalcBaseAndBitshift+0x64>)
 8005258:	4413      	add	r3, r2
 800525a:	4a12      	ldr	r2, [pc, #72]	; (80052a4 <DMA_CalcBaseAndBitshift+0x68>)
 800525c:	fba2 2303 	umull	r2, r3, r2, r3
 8005260:	091b      	lsrs	r3, r3, #4
 8005262:	009a      	lsls	r2, r3, #2
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a0f      	ldr	r2, [pc, #60]	; (80052a8 <DMA_CalcBaseAndBitshift+0x6c>)
 800526c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800526e:	e00e      	b.n	800528e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	461a      	mov	r2, r3
 8005276:	4b0d      	ldr	r3, [pc, #52]	; (80052ac <DMA_CalcBaseAndBitshift+0x70>)
 8005278:	4413      	add	r3, r2
 800527a:	4a0a      	ldr	r2, [pc, #40]	; (80052a4 <DMA_CalcBaseAndBitshift+0x68>)
 800527c:	fba2 2303 	umull	r2, r3, r2, r3
 8005280:	091b      	lsrs	r3, r3, #4
 8005282:	009a      	lsls	r2, r3, #2
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a09      	ldr	r2, [pc, #36]	; (80052b0 <DMA_CalcBaseAndBitshift+0x74>)
 800528c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800528e:	bf00      	nop
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	40020407 	.word	0x40020407
 80052a0:	bffdfff8 	.word	0xbffdfff8
 80052a4:	cccccccd 	.word	0xcccccccd
 80052a8:	40020000 	.word	0x40020000
 80052ac:	bffdfbf8 	.word	0xbffdfbf8
 80052b0:	40020400 	.word	0x40020400

080052b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b087      	sub	sp, #28
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80052be:	2300      	movs	r3, #0
 80052c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052c2:	e154      	b.n	800556e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	2101      	movs	r1, #1
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	fa01 f303 	lsl.w	r3, r1, r3
 80052d0:	4013      	ands	r3, r2
 80052d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	f000 8146 	beq.w	8005568 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d003      	beq.n	80052ec <HAL_GPIO_Init+0x38>
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	2b12      	cmp	r3, #18
 80052ea:	d123      	bne.n	8005334 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	08da      	lsrs	r2, r3, #3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	3208      	adds	r2, #8
 80052f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f003 0307 	and.w	r3, r3, #7
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	220f      	movs	r2, #15
 8005304:	fa02 f303 	lsl.w	r3, r2, r3
 8005308:	43db      	mvns	r3, r3
 800530a:	693a      	ldr	r2, [r7, #16]
 800530c:	4013      	ands	r3, r2
 800530e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	691a      	ldr	r2, [r3, #16]
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f003 0307 	and.w	r3, r3, #7
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	fa02 f303 	lsl.w	r3, r2, r3
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	4313      	orrs	r3, r2
 8005324:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	08da      	lsrs	r2, r3, #3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	3208      	adds	r2, #8
 800532e:	6939      	ldr	r1, [r7, #16]
 8005330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	2203      	movs	r2, #3
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	43db      	mvns	r3, r3
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	4013      	ands	r3, r2
 800534a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f003 0203 	and.w	r2, r3, #3
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	fa02 f303 	lsl.w	r3, r2, r3
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	4313      	orrs	r3, r2
 8005360:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d00b      	beq.n	8005388 <HAL_GPIO_Init+0xd4>
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	2b02      	cmp	r3, #2
 8005376:	d007      	beq.n	8005388 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800537c:	2b11      	cmp	r3, #17
 800537e:	d003      	beq.n	8005388 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	2b12      	cmp	r3, #18
 8005386:	d130      	bne.n	80053ea <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	005b      	lsls	r3, r3, #1
 8005392:	2203      	movs	r2, #3
 8005394:	fa02 f303 	lsl.w	r3, r2, r3
 8005398:	43db      	mvns	r3, r3
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	4013      	ands	r3, r2
 800539e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	68da      	ldr	r2, [r3, #12]
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	005b      	lsls	r3, r3, #1
 80053a8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ac:	693a      	ldr	r2, [r7, #16]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	693a      	ldr	r2, [r7, #16]
 80053b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053be:	2201      	movs	r2, #1
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	fa02 f303 	lsl.w	r3, r2, r3
 80053c6:	43db      	mvns	r3, r3
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	4013      	ands	r3, r2
 80053cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	091b      	lsrs	r3, r3, #4
 80053d4:	f003 0201 	and.w	r2, r3, #1
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	fa02 f303 	lsl.w	r3, r2, r3
 80053de:	693a      	ldr	r2, [r7, #16]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	693a      	ldr	r2, [r7, #16]
 80053e8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	005b      	lsls	r3, r3, #1
 80053f4:	2203      	movs	r2, #3
 80053f6:	fa02 f303 	lsl.w	r3, r2, r3
 80053fa:	43db      	mvns	r3, r3
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	4013      	ands	r3, r2
 8005400:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	689a      	ldr	r2, [r3, #8]
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	005b      	lsls	r3, r3, #1
 800540a:	fa02 f303 	lsl.w	r3, r2, r3
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	4313      	orrs	r3, r2
 8005412:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005422:	2b00      	cmp	r3, #0
 8005424:	f000 80a0 	beq.w	8005568 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005428:	4b58      	ldr	r3, [pc, #352]	; (800558c <HAL_GPIO_Init+0x2d8>)
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	4a57      	ldr	r2, [pc, #348]	; (800558c <HAL_GPIO_Init+0x2d8>)
 800542e:	f043 0301 	orr.w	r3, r3, #1
 8005432:	6193      	str	r3, [r2, #24]
 8005434:	4b55      	ldr	r3, [pc, #340]	; (800558c <HAL_GPIO_Init+0x2d8>)
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	60bb      	str	r3, [r7, #8]
 800543e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005440:	4a53      	ldr	r2, [pc, #332]	; (8005590 <HAL_GPIO_Init+0x2dc>)
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	089b      	lsrs	r3, r3, #2
 8005446:	3302      	adds	r3, #2
 8005448:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800544c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f003 0303 	and.w	r3, r3, #3
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	220f      	movs	r2, #15
 8005458:	fa02 f303 	lsl.w	r3, r2, r3
 800545c:	43db      	mvns	r3, r3
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4013      	ands	r3, r2
 8005462:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800546a:	d019      	beq.n	80054a0 <HAL_GPIO_Init+0x1ec>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a49      	ldr	r2, [pc, #292]	; (8005594 <HAL_GPIO_Init+0x2e0>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d013      	beq.n	800549c <HAL_GPIO_Init+0x1e8>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a48      	ldr	r2, [pc, #288]	; (8005598 <HAL_GPIO_Init+0x2e4>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d00d      	beq.n	8005498 <HAL_GPIO_Init+0x1e4>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a47      	ldr	r2, [pc, #284]	; (800559c <HAL_GPIO_Init+0x2e8>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d007      	beq.n	8005494 <HAL_GPIO_Init+0x1e0>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a46      	ldr	r2, [pc, #280]	; (80055a0 <HAL_GPIO_Init+0x2ec>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d101      	bne.n	8005490 <HAL_GPIO_Init+0x1dc>
 800548c:	2304      	movs	r3, #4
 800548e:	e008      	b.n	80054a2 <HAL_GPIO_Init+0x1ee>
 8005490:	2305      	movs	r3, #5
 8005492:	e006      	b.n	80054a2 <HAL_GPIO_Init+0x1ee>
 8005494:	2303      	movs	r3, #3
 8005496:	e004      	b.n	80054a2 <HAL_GPIO_Init+0x1ee>
 8005498:	2302      	movs	r3, #2
 800549a:	e002      	b.n	80054a2 <HAL_GPIO_Init+0x1ee>
 800549c:	2301      	movs	r3, #1
 800549e:	e000      	b.n	80054a2 <HAL_GPIO_Init+0x1ee>
 80054a0:	2300      	movs	r3, #0
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	f002 0203 	and.w	r2, r2, #3
 80054a8:	0092      	lsls	r2, r2, #2
 80054aa:	4093      	lsls	r3, r2
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80054b2:	4937      	ldr	r1, [pc, #220]	; (8005590 <HAL_GPIO_Init+0x2dc>)
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	089b      	lsrs	r3, r3, #2
 80054b8:	3302      	adds	r3, #2
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80054c0:	4b38      	ldr	r3, [pc, #224]	; (80055a4 <HAL_GPIO_Init+0x2f0>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	43db      	mvns	r3, r3
 80054ca:	693a      	ldr	r2, [r7, #16]
 80054cc:	4013      	ands	r3, r2
 80054ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80054dc:	693a      	ldr	r2, [r7, #16]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80054e4:	4a2f      	ldr	r2, [pc, #188]	; (80055a4 <HAL_GPIO_Init+0x2f0>)
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80054ea:	4b2e      	ldr	r3, [pc, #184]	; (80055a4 <HAL_GPIO_Init+0x2f0>)
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	43db      	mvns	r3, r3
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	4013      	ands	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d003      	beq.n	800550e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	4313      	orrs	r3, r2
 800550c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800550e:	4a25      	ldr	r2, [pc, #148]	; (80055a4 <HAL_GPIO_Init+0x2f0>)
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005514:	4b23      	ldr	r3, [pc, #140]	; (80055a4 <HAL_GPIO_Init+0x2f0>)
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	43db      	mvns	r3, r3
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	4013      	ands	r3, r2
 8005522:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d003      	beq.n	8005538 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	4313      	orrs	r3, r2
 8005536:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005538:	4a1a      	ldr	r2, [pc, #104]	; (80055a4 <HAL_GPIO_Init+0x2f0>)
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800553e:	4b19      	ldr	r3, [pc, #100]	; (80055a4 <HAL_GPIO_Init+0x2f0>)
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	43db      	mvns	r3, r3
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	4013      	ands	r3, r2
 800554c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005562:	4a10      	ldr	r2, [pc, #64]	; (80055a4 <HAL_GPIO_Init+0x2f0>)
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	3301      	adds	r3, #1
 800556c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	fa22 f303 	lsr.w	r3, r2, r3
 8005578:	2b00      	cmp	r3, #0
 800557a:	f47f aea3 	bne.w	80052c4 <HAL_GPIO_Init+0x10>
  }
}
 800557e:	bf00      	nop
 8005580:	371c      	adds	r7, #28
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	40021000 	.word	0x40021000
 8005590:	40010000 	.word	0x40010000
 8005594:	48000400 	.word	0x48000400
 8005598:	48000800 	.word	0x48000800
 800559c:	48000c00 	.word	0x48000c00
 80055a0:	48001000 	.word	0x48001000
 80055a4:	40010400 	.word	0x40010400

080055a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	460b      	mov	r3, r1
 80055b2:	807b      	strh	r3, [r7, #2]
 80055b4:	4613      	mov	r3, r2
 80055b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80055b8:	787b      	ldrb	r3, [r7, #1]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d003      	beq.n	80055c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80055be:	887a      	ldrh	r2, [r7, #2]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80055c4:	e002      	b.n	80055cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80055c6:	887a      	ldrh	r2, [r7, #2]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80055cc:	bf00      	nop
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	460b      	mov	r3, r1
 80055e2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	695a      	ldr	r2, [r3, #20]
 80055e8:	887b      	ldrh	r3, [r7, #2]
 80055ea:	4013      	ands	r3, r2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d004      	beq.n	80055fa <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80055f0:	887b      	ldrh	r3, [r7, #2]
 80055f2:	041a      	lsls	r2, r3, #16
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80055f8:	e002      	b.n	8005600 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80055fa:	887a      	ldrh	r2, [r7, #2]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	619a      	str	r2, [r3, #24]
}
 8005600:	bf00      	nop
 8005602:	370c      	adds	r7, #12
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8005612:	af00      	add	r7, sp, #0
 8005614:	1d3b      	adds	r3, r7, #4
 8005616:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005618:	1d3b      	adds	r3, r7, #4
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d102      	bne.n	8005626 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	f000 bef4 	b.w	800640e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005626:	1d3b      	adds	r3, r7, #4
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	f000 816a 	beq.w	800590a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005636:	4bb3      	ldr	r3, [pc, #716]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f003 030c 	and.w	r3, r3, #12
 800563e:	2b04      	cmp	r3, #4
 8005640:	d00c      	beq.n	800565c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005642:	4bb0      	ldr	r3, [pc, #704]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f003 030c 	and.w	r3, r3, #12
 800564a:	2b08      	cmp	r3, #8
 800564c:	d159      	bne.n	8005702 <HAL_RCC_OscConfig+0xf6>
 800564e:	4bad      	ldr	r3, [pc, #692]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005656:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800565a:	d152      	bne.n	8005702 <HAL_RCC_OscConfig+0xf6>
 800565c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005660:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005664:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8005668:	fa93 f3a3 	rbit	r3, r3
 800566c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005670:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005674:	fab3 f383 	clz	r3, r3
 8005678:	b2db      	uxtb	r3, r3
 800567a:	095b      	lsrs	r3, r3, #5
 800567c:	b2db      	uxtb	r3, r3
 800567e:	f043 0301 	orr.w	r3, r3, #1
 8005682:	b2db      	uxtb	r3, r3
 8005684:	2b01      	cmp	r3, #1
 8005686:	d102      	bne.n	800568e <HAL_RCC_OscConfig+0x82>
 8005688:	4b9e      	ldr	r3, [pc, #632]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	e015      	b.n	80056ba <HAL_RCC_OscConfig+0xae>
 800568e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005692:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005696:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800569a:	fa93 f3a3 	rbit	r3, r3
 800569e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80056a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056a6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80056aa:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80056ae:	fa93 f3a3 	rbit	r3, r3
 80056b2:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80056b6:	4b93      	ldr	r3, [pc, #588]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 80056b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056be:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80056c2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80056c6:	fa92 f2a2 	rbit	r2, r2
 80056ca:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80056ce:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80056d2:	fab2 f282 	clz	r2, r2
 80056d6:	b2d2      	uxtb	r2, r2
 80056d8:	f042 0220 	orr.w	r2, r2, #32
 80056dc:	b2d2      	uxtb	r2, r2
 80056de:	f002 021f 	and.w	r2, r2, #31
 80056e2:	2101      	movs	r1, #1
 80056e4:	fa01 f202 	lsl.w	r2, r1, r2
 80056e8:	4013      	ands	r3, r2
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	f000 810c 	beq.w	8005908 <HAL_RCC_OscConfig+0x2fc>
 80056f0:	1d3b      	adds	r3, r7, #4
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f040 8106 	bne.w	8005908 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	f000 be86 	b.w	800640e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005702:	1d3b      	adds	r3, r7, #4
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800570c:	d106      	bne.n	800571c <HAL_RCC_OscConfig+0x110>
 800570e:	4b7d      	ldr	r3, [pc, #500]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a7c      	ldr	r2, [pc, #496]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005718:	6013      	str	r3, [r2, #0]
 800571a:	e030      	b.n	800577e <HAL_RCC_OscConfig+0x172>
 800571c:	1d3b      	adds	r3, r7, #4
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10c      	bne.n	8005740 <HAL_RCC_OscConfig+0x134>
 8005726:	4b77      	ldr	r3, [pc, #476]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a76      	ldr	r2, [pc, #472]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 800572c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005730:	6013      	str	r3, [r2, #0]
 8005732:	4b74      	ldr	r3, [pc, #464]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a73      	ldr	r2, [pc, #460]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005738:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	e01e      	b.n	800577e <HAL_RCC_OscConfig+0x172>
 8005740:	1d3b      	adds	r3, r7, #4
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800574a:	d10c      	bne.n	8005766 <HAL_RCC_OscConfig+0x15a>
 800574c:	4b6d      	ldr	r3, [pc, #436]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a6c      	ldr	r2, [pc, #432]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005752:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	4b6a      	ldr	r3, [pc, #424]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a69      	ldr	r2, [pc, #420]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 800575e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005762:	6013      	str	r3, [r2, #0]
 8005764:	e00b      	b.n	800577e <HAL_RCC_OscConfig+0x172>
 8005766:	4b67      	ldr	r3, [pc, #412]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a66      	ldr	r2, [pc, #408]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 800576c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005770:	6013      	str	r3, [r2, #0]
 8005772:	4b64      	ldr	r3, [pc, #400]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a63      	ldr	r2, [pc, #396]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005778:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800577c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800577e:	4b61      	ldr	r3, [pc, #388]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005782:	f023 020f 	bic.w	r2, r3, #15
 8005786:	1d3b      	adds	r3, r7, #4
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	495d      	ldr	r1, [pc, #372]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 800578e:	4313      	orrs	r3, r2
 8005790:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005792:	1d3b      	adds	r3, r7, #4
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d059      	beq.n	8005850 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800579c:	f7fd f9b4 	bl	8002b08 <HAL_GetTick>
 80057a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057a4:	e00a      	b.n	80057bc <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057a6:	f7fd f9af 	bl	8002b08 <HAL_GetTick>
 80057aa:	4602      	mov	r2, r0
 80057ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	2b64      	cmp	r3, #100	; 0x64
 80057b4:	d902      	bls.n	80057bc <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	f000 be29 	b.w	800640e <HAL_RCC_OscConfig+0xe02>
 80057bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057c0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80057c8:	fa93 f3a3 	rbit	r3, r3
 80057cc:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80057d0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057d4:	fab3 f383 	clz	r3, r3
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	095b      	lsrs	r3, r3, #5
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	f043 0301 	orr.w	r3, r3, #1
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d102      	bne.n	80057ee <HAL_RCC_OscConfig+0x1e2>
 80057e8:	4b46      	ldr	r3, [pc, #280]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	e015      	b.n	800581a <HAL_RCC_OscConfig+0x20e>
 80057ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057f2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057f6:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80057fa:	fa93 f3a3 	rbit	r3, r3
 80057fe:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8005802:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005806:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800580a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800580e:	fa93 f3a3 	rbit	r3, r3
 8005812:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005816:	4b3b      	ldr	r3, [pc, #236]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 8005818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800581e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8005822:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005826:	fa92 f2a2 	rbit	r2, r2
 800582a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800582e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8005832:	fab2 f282 	clz	r2, r2
 8005836:	b2d2      	uxtb	r2, r2
 8005838:	f042 0220 	orr.w	r2, r2, #32
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	f002 021f 	and.w	r2, r2, #31
 8005842:	2101      	movs	r1, #1
 8005844:	fa01 f202 	lsl.w	r2, r1, r2
 8005848:	4013      	ands	r3, r2
 800584a:	2b00      	cmp	r3, #0
 800584c:	d0ab      	beq.n	80057a6 <HAL_RCC_OscConfig+0x19a>
 800584e:	e05c      	b.n	800590a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005850:	f7fd f95a 	bl	8002b08 <HAL_GetTick>
 8005854:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005858:	e00a      	b.n	8005870 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800585a:	f7fd f955 	bl	8002b08 <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b64      	cmp	r3, #100	; 0x64
 8005868:	d902      	bls.n	8005870 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	f000 bdcf 	b.w	800640e <HAL_RCC_OscConfig+0xe02>
 8005870:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005874:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005878:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800587c:	fa93 f3a3 	rbit	r3, r3
 8005880:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8005884:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005888:	fab3 f383 	clz	r3, r3
 800588c:	b2db      	uxtb	r3, r3
 800588e:	095b      	lsrs	r3, r3, #5
 8005890:	b2db      	uxtb	r3, r3
 8005892:	f043 0301 	orr.w	r3, r3, #1
 8005896:	b2db      	uxtb	r3, r3
 8005898:	2b01      	cmp	r3, #1
 800589a:	d102      	bne.n	80058a2 <HAL_RCC_OscConfig+0x296>
 800589c:	4b19      	ldr	r3, [pc, #100]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	e015      	b.n	80058ce <HAL_RCC_OscConfig+0x2c2>
 80058a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058a6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058aa:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80058ae:	fa93 f3a3 	rbit	r3, r3
 80058b2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80058b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058ba:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80058be:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80058c2:	fa93 f3a3 	rbit	r3, r3
 80058c6:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80058ca:	4b0e      	ldr	r3, [pc, #56]	; (8005904 <HAL_RCC_OscConfig+0x2f8>)
 80058cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80058d2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80058d6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80058da:	fa92 f2a2 	rbit	r2, r2
 80058de:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80058e2:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80058e6:	fab2 f282 	clz	r2, r2
 80058ea:	b2d2      	uxtb	r2, r2
 80058ec:	f042 0220 	orr.w	r2, r2, #32
 80058f0:	b2d2      	uxtb	r2, r2
 80058f2:	f002 021f 	and.w	r2, r2, #31
 80058f6:	2101      	movs	r1, #1
 80058f8:	fa01 f202 	lsl.w	r2, r1, r2
 80058fc:	4013      	ands	r3, r2
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d1ab      	bne.n	800585a <HAL_RCC_OscConfig+0x24e>
 8005902:	e002      	b.n	800590a <HAL_RCC_OscConfig+0x2fe>
 8005904:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800590a:	1d3b      	adds	r3, r7, #4
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	2b00      	cmp	r3, #0
 8005916:	f000 816f 	beq.w	8005bf8 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800591a:	4bd0      	ldr	r3, [pc, #832]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	f003 030c 	and.w	r3, r3, #12
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00b      	beq.n	800593e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005926:	4bcd      	ldr	r3, [pc, #820]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	f003 030c 	and.w	r3, r3, #12
 800592e:	2b08      	cmp	r3, #8
 8005930:	d16c      	bne.n	8005a0c <HAL_RCC_OscConfig+0x400>
 8005932:	4bca      	ldr	r3, [pc, #808]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d166      	bne.n	8005a0c <HAL_RCC_OscConfig+0x400>
 800593e:	2302      	movs	r3, #2
 8005940:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005944:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005948:	fa93 f3a3 	rbit	r3, r3
 800594c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8005950:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005954:	fab3 f383 	clz	r3, r3
 8005958:	b2db      	uxtb	r3, r3
 800595a:	095b      	lsrs	r3, r3, #5
 800595c:	b2db      	uxtb	r3, r3
 800595e:	f043 0301 	orr.w	r3, r3, #1
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	d102      	bne.n	800596e <HAL_RCC_OscConfig+0x362>
 8005968:	4bbc      	ldr	r3, [pc, #752]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	e013      	b.n	8005996 <HAL_RCC_OscConfig+0x38a>
 800596e:	2302      	movs	r3, #2
 8005970:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005974:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8005978:	fa93 f3a3 	rbit	r3, r3
 800597c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005980:	2302      	movs	r3, #2
 8005982:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005986:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800598a:	fa93 f3a3 	rbit	r3, r3
 800598e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005992:	4bb2      	ldr	r3, [pc, #712]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005996:	2202      	movs	r2, #2
 8005998:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800599c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80059a0:	fa92 f2a2 	rbit	r2, r2
 80059a4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80059a8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80059ac:	fab2 f282 	clz	r2, r2
 80059b0:	b2d2      	uxtb	r2, r2
 80059b2:	f042 0220 	orr.w	r2, r2, #32
 80059b6:	b2d2      	uxtb	r2, r2
 80059b8:	f002 021f 	and.w	r2, r2, #31
 80059bc:	2101      	movs	r1, #1
 80059be:	fa01 f202 	lsl.w	r2, r1, r2
 80059c2:	4013      	ands	r3, r2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d007      	beq.n	80059d8 <HAL_RCC_OscConfig+0x3cc>
 80059c8:	1d3b      	adds	r3, r7, #4
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d002      	beq.n	80059d8 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	f000 bd1b 	b.w	800640e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059d8:	4ba0      	ldr	r3, [pc, #640]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059e0:	1d3b      	adds	r3, r7, #4
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	21f8      	movs	r1, #248	; 0xf8
 80059e8:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ec:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80059f0:	fa91 f1a1 	rbit	r1, r1
 80059f4:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80059f8:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80059fc:	fab1 f181 	clz	r1, r1
 8005a00:	b2c9      	uxtb	r1, r1
 8005a02:	408b      	lsls	r3, r1
 8005a04:	4995      	ldr	r1, [pc, #596]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a0a:	e0f5      	b.n	8005bf8 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a0c:	1d3b      	adds	r3, r7, #4
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f000 8085 	beq.w	8005b22 <HAL_RCC_OscConfig+0x516>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a1e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005a22:	fa93 f3a3 	rbit	r3, r3
 8005a26:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8005a2a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a2e:	fab3 f383 	clz	r3, r3
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005a38:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	461a      	mov	r2, r3
 8005a40:	2301      	movs	r3, #1
 8005a42:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a44:	f7fd f860 	bl	8002b08 <HAL_GetTick>
 8005a48:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a4c:	e00a      	b.n	8005a64 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a4e:	f7fd f85b 	bl	8002b08 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d902      	bls.n	8005a64 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	f000 bcd5 	b.w	800640e <HAL_RCC_OscConfig+0xe02>
 8005a64:	2302      	movs	r3, #2
 8005a66:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a6a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005a6e:	fa93 f3a3 	rbit	r3, r3
 8005a72:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8005a76:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a7a:	fab3 f383 	clz	r3, r3
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	095b      	lsrs	r3, r3, #5
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	f043 0301 	orr.w	r3, r3, #1
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d102      	bne.n	8005a94 <HAL_RCC_OscConfig+0x488>
 8005a8e:	4b73      	ldr	r3, [pc, #460]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	e013      	b.n	8005abc <HAL_RCC_OscConfig+0x4b0>
 8005a94:	2302      	movs	r3, #2
 8005a96:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a9a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005a9e:	fa93 f3a3 	rbit	r3, r3
 8005aa2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005aa6:	2302      	movs	r3, #2
 8005aa8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005aac:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005ab0:	fa93 f3a3 	rbit	r3, r3
 8005ab4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005ab8:	4b68      	ldr	r3, [pc, #416]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abc:	2202      	movs	r2, #2
 8005abe:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005ac2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005ac6:	fa92 f2a2 	rbit	r2, r2
 8005aca:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005ace:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005ad2:	fab2 f282 	clz	r2, r2
 8005ad6:	b2d2      	uxtb	r2, r2
 8005ad8:	f042 0220 	orr.w	r2, r2, #32
 8005adc:	b2d2      	uxtb	r2, r2
 8005ade:	f002 021f 	and.w	r2, r2, #31
 8005ae2:	2101      	movs	r1, #1
 8005ae4:	fa01 f202 	lsl.w	r2, r1, r2
 8005ae8:	4013      	ands	r3, r2
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d0af      	beq.n	8005a4e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aee:	4b5b      	ldr	r3, [pc, #364]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005af6:	1d3b      	adds	r3, r7, #4
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	695b      	ldr	r3, [r3, #20]
 8005afc:	21f8      	movs	r1, #248	; 0xf8
 8005afe:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b02:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005b06:	fa91 f1a1 	rbit	r1, r1
 8005b0a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005b0e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005b12:	fab1 f181 	clz	r1, r1
 8005b16:	b2c9      	uxtb	r1, r1
 8005b18:	408b      	lsls	r3, r1
 8005b1a:	4950      	ldr	r1, [pc, #320]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	600b      	str	r3, [r1, #0]
 8005b20:	e06a      	b.n	8005bf8 <HAL_RCC_OscConfig+0x5ec>
 8005b22:	2301      	movs	r3, #1
 8005b24:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b28:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005b2c:	fa93 f3a3 	rbit	r3, r3
 8005b30:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005b34:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b38:	fab3 f383 	clz	r3, r3
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005b42:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	461a      	mov	r2, r3
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b4e:	f7fc ffdb 	bl	8002b08 <HAL_GetTick>
 8005b52:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b56:	e00a      	b.n	8005b6e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b58:	f7fc ffd6 	bl	8002b08 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d902      	bls.n	8005b6e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	f000 bc50 	b.w	800640e <HAL_RCC_OscConfig+0xe02>
 8005b6e:	2302      	movs	r3, #2
 8005b70:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b74:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005b78:	fa93 f3a3 	rbit	r3, r3
 8005b7c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005b80:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b84:	fab3 f383 	clz	r3, r3
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	095b      	lsrs	r3, r3, #5
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	f043 0301 	orr.w	r3, r3, #1
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d102      	bne.n	8005b9e <HAL_RCC_OscConfig+0x592>
 8005b98:	4b30      	ldr	r3, [pc, #192]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	e013      	b.n	8005bc6 <HAL_RCC_OscConfig+0x5ba>
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ba4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005ba8:	fa93 f3a3 	rbit	r3, r3
 8005bac:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005bb6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005bba:	fa93 f3a3 	rbit	r3, r3
 8005bbe:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005bc2:	4b26      	ldr	r3, [pc, #152]	; (8005c5c <HAL_RCC_OscConfig+0x650>)
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005bcc:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005bd0:	fa92 f2a2 	rbit	r2, r2
 8005bd4:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005bd8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005bdc:	fab2 f282 	clz	r2, r2
 8005be0:	b2d2      	uxtb	r2, r2
 8005be2:	f042 0220 	orr.w	r2, r2, #32
 8005be6:	b2d2      	uxtb	r2, r2
 8005be8:	f002 021f 	and.w	r2, r2, #31
 8005bec:	2101      	movs	r1, #1
 8005bee:	fa01 f202 	lsl.w	r2, r1, r2
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d1af      	bne.n	8005b58 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bf8:	1d3b      	adds	r3, r7, #4
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0308 	and.w	r3, r3, #8
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 80da 	beq.w	8005dbc <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c08:	1d3b      	adds	r3, r7, #4
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d069      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x6da>
 8005c12:	2301      	movs	r3, #1
 8005c14:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c18:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005c1c:	fa93 f3a3 	rbit	r3, r3
 8005c20:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005c24:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c28:	fab3 f383 	clz	r3, r3
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	461a      	mov	r2, r3
 8005c30:	4b0b      	ldr	r3, [pc, #44]	; (8005c60 <HAL_RCC_OscConfig+0x654>)
 8005c32:	4413      	add	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	461a      	mov	r2, r3
 8005c38:	2301      	movs	r3, #1
 8005c3a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c3c:	f7fc ff64 	bl	8002b08 <HAL_GetTick>
 8005c40:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c44:	e00e      	b.n	8005c64 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c46:	f7fc ff5f 	bl	8002b08 <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d906      	bls.n	8005c64 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e3d9      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
 8005c5a:	bf00      	nop
 8005c5c:	40021000 	.word	0x40021000
 8005c60:	10908120 	.word	0x10908120
 8005c64:	2302      	movs	r3, #2
 8005c66:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c6a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005c6e:	fa93 f3a3 	rbit	r3, r3
 8005c72:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005c76:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	601a      	str	r2, [r3, #0]
 8005c7e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	fa93 f2a3 	rbit	r2, r3
 8005c88:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005c8c:	601a      	str	r2, [r3, #0]
 8005c8e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005c92:	2202      	movs	r2, #2
 8005c94:	601a      	str	r2, [r3, #0]
 8005c96:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	fa93 f2a3 	rbit	r2, r3
 8005ca0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005ca4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ca6:	4ba5      	ldr	r3, [pc, #660]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005ca8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005caa:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005cae:	2102      	movs	r1, #2
 8005cb0:	6019      	str	r1, [r3, #0]
 8005cb2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	fa93 f1a3 	rbit	r1, r3
 8005cbc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005cc0:	6019      	str	r1, [r3, #0]
  return result;
 8005cc2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	fab3 f383 	clz	r3, r3
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	f003 031f 	and.w	r3, r3, #31
 8005cd8:	2101      	movs	r1, #1
 8005cda:	fa01 f303 	lsl.w	r3, r1, r3
 8005cde:	4013      	ands	r3, r2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d0b0      	beq.n	8005c46 <HAL_RCC_OscConfig+0x63a>
 8005ce4:	e06a      	b.n	8005dbc <HAL_RCC_OscConfig+0x7b0>
 8005ce6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005cea:	2201      	movs	r2, #1
 8005cec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cee:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	fa93 f2a3 	rbit	r2, r3
 8005cf8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005cfc:	601a      	str	r2, [r3, #0]
  return result;
 8005cfe:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005d02:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d04:	fab3 f383 	clz	r3, r3
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	4b8c      	ldr	r3, [pc, #560]	; (8005f40 <HAL_RCC_OscConfig+0x934>)
 8005d0e:	4413      	add	r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	461a      	mov	r2, r3
 8005d14:	2300      	movs	r3, #0
 8005d16:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d18:	f7fc fef6 	bl	8002b08 <HAL_GetTick>
 8005d1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d20:	e009      	b.n	8005d36 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d22:	f7fc fef1 	bl	8002b08 <HAL_GetTick>
 8005d26:	4602      	mov	r2, r0
 8005d28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d901      	bls.n	8005d36 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e36b      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
 8005d36:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d3e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	fa93 f2a3 	rbit	r2, r3
 8005d48:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005d52:	2202      	movs	r2, #2
 8005d54:	601a      	str	r2, [r3, #0]
 8005d56:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	fa93 f2a3 	rbit	r2, r3
 8005d60:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005d64:	601a      	str	r2, [r3, #0]
 8005d66:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005d6a:	2202      	movs	r2, #2
 8005d6c:	601a      	str	r2, [r3, #0]
 8005d6e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	fa93 f2a3 	rbit	r2, r3
 8005d78:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005d7c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d7e:	4b6f      	ldr	r3, [pc, #444]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005d80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d82:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005d86:	2102      	movs	r1, #2
 8005d88:	6019      	str	r1, [r3, #0]
 8005d8a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	fa93 f1a3 	rbit	r1, r3
 8005d94:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005d98:	6019      	str	r1, [r3, #0]
  return result;
 8005d9a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	fab3 f383 	clz	r3, r3
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	f003 031f 	and.w	r3, r3, #31
 8005db0:	2101      	movs	r1, #1
 8005db2:	fa01 f303 	lsl.w	r3, r1, r3
 8005db6:	4013      	ands	r3, r2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1b2      	bne.n	8005d22 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005dbc:	1d3b      	adds	r3, r7, #4
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0304 	and.w	r3, r3, #4
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	f000 8158 	beq.w	800607c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dd2:	4b5a      	ldr	r3, [pc, #360]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d112      	bne.n	8005e04 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dde:	4b57      	ldr	r3, [pc, #348]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	4a56      	ldr	r2, [pc, #344]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005de8:	61d3      	str	r3, [r2, #28]
 8005dea:	4b54      	ldr	r3, [pc, #336]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005df2:	f107 0308 	add.w	r3, r7, #8
 8005df6:	601a      	str	r2, [r3, #0]
 8005df8:	f107 0308 	add.w	r3, r7, #8
 8005dfc:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e04:	4b4f      	ldr	r3, [pc, #316]	; (8005f44 <HAL_RCC_OscConfig+0x938>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d11a      	bne.n	8005e46 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e10:	4b4c      	ldr	r3, [pc, #304]	; (8005f44 <HAL_RCC_OscConfig+0x938>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a4b      	ldr	r2, [pc, #300]	; (8005f44 <HAL_RCC_OscConfig+0x938>)
 8005e16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e1a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e1c:	f7fc fe74 	bl	8002b08 <HAL_GetTick>
 8005e20:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e24:	e009      	b.n	8005e3a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e26:	f7fc fe6f 	bl	8002b08 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b64      	cmp	r3, #100	; 0x64
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e2e9      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e3a:	4b42      	ldr	r3, [pc, #264]	; (8005f44 <HAL_RCC_OscConfig+0x938>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d0ef      	beq.n	8005e26 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e46:	1d3b      	adds	r3, r7, #4
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d106      	bne.n	8005e5e <HAL_RCC_OscConfig+0x852>
 8005e50:	4b3a      	ldr	r3, [pc, #232]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e52:	6a1b      	ldr	r3, [r3, #32]
 8005e54:	4a39      	ldr	r2, [pc, #228]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e56:	f043 0301 	orr.w	r3, r3, #1
 8005e5a:	6213      	str	r3, [r2, #32]
 8005e5c:	e02f      	b.n	8005ebe <HAL_RCC_OscConfig+0x8b2>
 8005e5e:	1d3b      	adds	r3, r7, #4
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d10c      	bne.n	8005e82 <HAL_RCC_OscConfig+0x876>
 8005e68:	4b34      	ldr	r3, [pc, #208]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e6a:	6a1b      	ldr	r3, [r3, #32]
 8005e6c:	4a33      	ldr	r2, [pc, #204]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e6e:	f023 0301 	bic.w	r3, r3, #1
 8005e72:	6213      	str	r3, [r2, #32]
 8005e74:	4b31      	ldr	r3, [pc, #196]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e76:	6a1b      	ldr	r3, [r3, #32]
 8005e78:	4a30      	ldr	r2, [pc, #192]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e7a:	f023 0304 	bic.w	r3, r3, #4
 8005e7e:	6213      	str	r3, [r2, #32]
 8005e80:	e01d      	b.n	8005ebe <HAL_RCC_OscConfig+0x8b2>
 8005e82:	1d3b      	adds	r3, r7, #4
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	2b05      	cmp	r3, #5
 8005e8a:	d10c      	bne.n	8005ea6 <HAL_RCC_OscConfig+0x89a>
 8005e8c:	4b2b      	ldr	r3, [pc, #172]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e8e:	6a1b      	ldr	r3, [r3, #32]
 8005e90:	4a2a      	ldr	r2, [pc, #168]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e92:	f043 0304 	orr.w	r3, r3, #4
 8005e96:	6213      	str	r3, [r2, #32]
 8005e98:	4b28      	ldr	r3, [pc, #160]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e9a:	6a1b      	ldr	r3, [r3, #32]
 8005e9c:	4a27      	ldr	r2, [pc, #156]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005e9e:	f043 0301 	orr.w	r3, r3, #1
 8005ea2:	6213      	str	r3, [r2, #32]
 8005ea4:	e00b      	b.n	8005ebe <HAL_RCC_OscConfig+0x8b2>
 8005ea6:	4b25      	ldr	r3, [pc, #148]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	4a24      	ldr	r2, [pc, #144]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005eac:	f023 0301 	bic.w	r3, r3, #1
 8005eb0:	6213      	str	r3, [r2, #32]
 8005eb2:	4b22      	ldr	r3, [pc, #136]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005eb4:	6a1b      	ldr	r3, [r3, #32]
 8005eb6:	4a21      	ldr	r2, [pc, #132]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005eb8:	f023 0304 	bic.w	r3, r3, #4
 8005ebc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ebe:	1d3b      	adds	r3, r7, #4
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d06b      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ec8:	f7fc fe1e 	bl	8002b08 <HAL_GetTick>
 8005ecc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ed0:	e00b      	b.n	8005eea <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ed2:	f7fc fe19 	bl	8002b08 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e291      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
 8005eea:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005eee:	2202      	movs	r2, #2
 8005ef0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ef2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	fa93 f2a3 	rbit	r2, r3
 8005efc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005f00:	601a      	str	r2, [r3, #0]
 8005f02:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005f06:	2202      	movs	r2, #2
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	fa93 f2a3 	rbit	r2, r3
 8005f14:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005f18:	601a      	str	r2, [r3, #0]
  return result;
 8005f1a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005f1e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f20:	fab3 f383 	clz	r3, r3
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	095b      	lsrs	r3, r3, #5
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	f043 0302 	orr.w	r3, r3, #2
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	2b02      	cmp	r3, #2
 8005f32:	d109      	bne.n	8005f48 <HAL_RCC_OscConfig+0x93c>
 8005f34:	4b01      	ldr	r3, [pc, #4]	; (8005f3c <HAL_RCC_OscConfig+0x930>)
 8005f36:	6a1b      	ldr	r3, [r3, #32]
 8005f38:	e014      	b.n	8005f64 <HAL_RCC_OscConfig+0x958>
 8005f3a:	bf00      	nop
 8005f3c:	40021000 	.word	0x40021000
 8005f40:	10908120 	.word	0x10908120
 8005f44:	40007000 	.word	0x40007000
 8005f48:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005f4c:	2202      	movs	r2, #2
 8005f4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f50:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	fa93 f2a3 	rbit	r2, r3
 8005f5a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005f5e:	601a      	str	r2, [r3, #0]
 8005f60:	4bbb      	ldr	r3, [pc, #748]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 8005f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f64:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005f68:	2102      	movs	r1, #2
 8005f6a:	6011      	str	r1, [r2, #0]
 8005f6c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005f70:	6812      	ldr	r2, [r2, #0]
 8005f72:	fa92 f1a2 	rbit	r1, r2
 8005f76:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005f7a:	6011      	str	r1, [r2, #0]
  return result;
 8005f7c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005f80:	6812      	ldr	r2, [r2, #0]
 8005f82:	fab2 f282 	clz	r2, r2
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f8c:	b2d2      	uxtb	r2, r2
 8005f8e:	f002 021f 	and.w	r2, r2, #31
 8005f92:	2101      	movs	r1, #1
 8005f94:	fa01 f202 	lsl.w	r2, r1, r2
 8005f98:	4013      	ands	r3, r2
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d099      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x8c6>
 8005f9e:	e063      	b.n	8006068 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fa0:	f7fc fdb2 	bl	8002b08 <HAL_GetTick>
 8005fa4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fa8:	e00b      	b.n	8005fc2 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005faa:	f7fc fdad 	bl	8002b08 <HAL_GetTick>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005fb4:	1ad3      	subs	r3, r2, r3
 8005fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e225      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
 8005fc2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fca:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	fa93 f2a3 	rbit	r2, r3
 8005fd4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005fd8:	601a      	str	r2, [r3, #0]
 8005fda:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005fde:	2202      	movs	r2, #2
 8005fe0:	601a      	str	r2, [r3, #0]
 8005fe2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	fa93 f2a3 	rbit	r2, r3
 8005fec:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005ff0:	601a      	str	r2, [r3, #0]
  return result;
 8005ff2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005ff6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ff8:	fab3 f383 	clz	r3, r3
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	095b      	lsrs	r3, r3, #5
 8006000:	b2db      	uxtb	r3, r3
 8006002:	f043 0302 	orr.w	r3, r3, #2
 8006006:	b2db      	uxtb	r3, r3
 8006008:	2b02      	cmp	r3, #2
 800600a:	d102      	bne.n	8006012 <HAL_RCC_OscConfig+0xa06>
 800600c:	4b90      	ldr	r3, [pc, #576]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	e00d      	b.n	800602e <HAL_RCC_OscConfig+0xa22>
 8006012:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006016:	2202      	movs	r2, #2
 8006018:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800601a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	fa93 f2a3 	rbit	r2, r3
 8006024:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006028:	601a      	str	r2, [r3, #0]
 800602a:	4b89      	ldr	r3, [pc, #548]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 800602c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8006032:	2102      	movs	r1, #2
 8006034:	6011      	str	r1, [r2, #0]
 8006036:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800603a:	6812      	ldr	r2, [r2, #0]
 800603c:	fa92 f1a2 	rbit	r1, r2
 8006040:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8006044:	6011      	str	r1, [r2, #0]
  return result;
 8006046:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800604a:	6812      	ldr	r2, [r2, #0]
 800604c:	fab2 f282 	clz	r2, r2
 8006050:	b2d2      	uxtb	r2, r2
 8006052:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006056:	b2d2      	uxtb	r2, r2
 8006058:	f002 021f 	and.w	r2, r2, #31
 800605c:	2101      	movs	r1, #1
 800605e:	fa01 f202 	lsl.w	r2, r1, r2
 8006062:	4013      	ands	r3, r2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1a0      	bne.n	8005faa <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006068:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800606c:	2b01      	cmp	r3, #1
 800606e:	d105      	bne.n	800607c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006070:	4b77      	ldr	r3, [pc, #476]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 8006072:	69db      	ldr	r3, [r3, #28]
 8006074:	4a76      	ldr	r2, [pc, #472]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 8006076:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800607a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800607c:	1d3b      	adds	r3, r7, #4
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	69db      	ldr	r3, [r3, #28]
 8006082:	2b00      	cmp	r3, #0
 8006084:	f000 81c2 	beq.w	800640c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006088:	4b71      	ldr	r3, [pc, #452]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	f003 030c 	and.w	r3, r3, #12
 8006090:	2b08      	cmp	r3, #8
 8006092:	f000 819c 	beq.w	80063ce <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006096:	1d3b      	adds	r3, r7, #4
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	69db      	ldr	r3, [r3, #28]
 800609c:	2b02      	cmp	r3, #2
 800609e:	f040 8114 	bne.w	80062ca <HAL_RCC_OscConfig+0xcbe>
 80060a2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80060a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80060aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ac:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	fa93 f2a3 	rbit	r2, r3
 80060b6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80060ba:	601a      	str	r2, [r3, #0]
  return result;
 80060bc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80060c0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060c2:	fab3 f383 	clz	r3, r3
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80060cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	461a      	mov	r2, r3
 80060d4:	2300      	movs	r3, #0
 80060d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060d8:	f7fc fd16 	bl	8002b08 <HAL_GetTick>
 80060dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060e0:	e009      	b.n	80060f6 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060e2:	f7fc fd11 	bl	8002b08 <HAL_GetTick>
 80060e6:	4602      	mov	r2, r0
 80060e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d901      	bls.n	80060f6 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80060f2:	2303      	movs	r3, #3
 80060f4:	e18b      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
 80060f6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80060fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006100:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	fa93 f2a3 	rbit	r2, r3
 800610a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800610e:	601a      	str	r2, [r3, #0]
  return result;
 8006110:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006114:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006116:	fab3 f383 	clz	r3, r3
 800611a:	b2db      	uxtb	r3, r3
 800611c:	095b      	lsrs	r3, r3, #5
 800611e:	b2db      	uxtb	r3, r3
 8006120:	f043 0301 	orr.w	r3, r3, #1
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b01      	cmp	r3, #1
 8006128:	d102      	bne.n	8006130 <HAL_RCC_OscConfig+0xb24>
 800612a:	4b49      	ldr	r3, [pc, #292]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	e01b      	b.n	8006168 <HAL_RCC_OscConfig+0xb5c>
 8006130:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006134:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006138:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800613a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	fa93 f2a3 	rbit	r2, r3
 8006144:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006148:	601a      	str	r2, [r3, #0]
 800614a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800614e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006152:	601a      	str	r2, [r3, #0]
 8006154:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	fa93 f2a3 	rbit	r2, r3
 800615e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8006162:	601a      	str	r2, [r3, #0]
 8006164:	4b3a      	ldr	r3, [pc, #232]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 8006166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006168:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800616c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006170:	6011      	str	r1, [r2, #0]
 8006172:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006176:	6812      	ldr	r2, [r2, #0]
 8006178:	fa92 f1a2 	rbit	r1, r2
 800617c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8006180:	6011      	str	r1, [r2, #0]
  return result;
 8006182:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8006186:	6812      	ldr	r2, [r2, #0]
 8006188:	fab2 f282 	clz	r2, r2
 800618c:	b2d2      	uxtb	r2, r2
 800618e:	f042 0220 	orr.w	r2, r2, #32
 8006192:	b2d2      	uxtb	r2, r2
 8006194:	f002 021f 	and.w	r2, r2, #31
 8006198:	2101      	movs	r1, #1
 800619a:	fa01 f202 	lsl.w	r2, r1, r2
 800619e:	4013      	ands	r3, r2
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d19e      	bne.n	80060e2 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061a4:	4b2a      	ldr	r3, [pc, #168]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80061ac:	1d3b      	adds	r3, r7, #4
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80061b2:	1d3b      	adds	r3, r7, #4
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	6a1b      	ldr	r3, [r3, #32]
 80061b8:	430b      	orrs	r3, r1
 80061ba:	4925      	ldr	r1, [pc, #148]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	604b      	str	r3, [r1, #4]
 80061c0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80061c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80061c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	fa93 f2a3 	rbit	r2, r3
 80061d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80061d8:	601a      	str	r2, [r3, #0]
  return result;
 80061da:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80061de:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061e0:	fab3 f383 	clz	r3, r3
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80061ea:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	461a      	mov	r2, r3
 80061f2:	2301      	movs	r3, #1
 80061f4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061f6:	f7fc fc87 	bl	8002b08 <HAL_GetTick>
 80061fa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80061fe:	e009      	b.n	8006214 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006200:	f7fc fc82 	bl	8002b08 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	2b02      	cmp	r3, #2
 800620e:	d901      	bls.n	8006214 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e0fc      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
 8006214:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006218:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800621c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800621e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	fa93 f2a3 	rbit	r2, r3
 8006228:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800622c:	601a      	str	r2, [r3, #0]
  return result;
 800622e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006232:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006234:	fab3 f383 	clz	r3, r3
 8006238:	b2db      	uxtb	r3, r3
 800623a:	095b      	lsrs	r3, r3, #5
 800623c:	b2db      	uxtb	r3, r3
 800623e:	f043 0301 	orr.w	r3, r3, #1
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b01      	cmp	r3, #1
 8006246:	d105      	bne.n	8006254 <HAL_RCC_OscConfig+0xc48>
 8006248:	4b01      	ldr	r3, [pc, #4]	; (8006250 <HAL_RCC_OscConfig+0xc44>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	e01e      	b.n	800628c <HAL_RCC_OscConfig+0xc80>
 800624e:	bf00      	nop
 8006250:	40021000 	.word	0x40021000
 8006254:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006258:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800625c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800625e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	fa93 f2a3 	rbit	r2, r3
 8006268:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800626c:	601a      	str	r2, [r3, #0]
 800626e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006272:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006276:	601a      	str	r2, [r3, #0]
 8006278:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	fa93 f2a3 	rbit	r2, r3
 8006282:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006286:	601a      	str	r2, [r3, #0]
 8006288:	4b63      	ldr	r3, [pc, #396]	; (8006418 <HAL_RCC_OscConfig+0xe0c>)
 800628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006290:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006294:	6011      	str	r1, [r2, #0]
 8006296:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	fa92 f1a2 	rbit	r1, r2
 80062a0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80062a4:	6011      	str	r1, [r2, #0]
  return result;
 80062a6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80062aa:	6812      	ldr	r2, [r2, #0]
 80062ac:	fab2 f282 	clz	r2, r2
 80062b0:	b2d2      	uxtb	r2, r2
 80062b2:	f042 0220 	orr.w	r2, r2, #32
 80062b6:	b2d2      	uxtb	r2, r2
 80062b8:	f002 021f 	and.w	r2, r2, #31
 80062bc:	2101      	movs	r1, #1
 80062be:	fa01 f202 	lsl.w	r2, r1, r2
 80062c2:	4013      	ands	r3, r2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d09b      	beq.n	8006200 <HAL_RCC_OscConfig+0xbf4>
 80062c8:	e0a0      	b.n	800640c <HAL_RCC_OscConfig+0xe00>
 80062ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80062ce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80062d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	fa93 f2a3 	rbit	r2, r3
 80062de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80062e2:	601a      	str	r2, [r3, #0]
  return result;
 80062e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80062e8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062ea:	fab3 f383 	clz	r3, r3
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80062f4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	461a      	mov	r2, r3
 80062fc:	2300      	movs	r3, #0
 80062fe:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006300:	f7fc fc02 	bl	8002b08 <HAL_GetTick>
 8006304:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006308:	e009      	b.n	800631e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800630a:	f7fc fbfd 	bl	8002b08 <HAL_GetTick>
 800630e:	4602      	mov	r2, r0
 8006310:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	2b02      	cmp	r3, #2
 8006318:	d901      	bls.n	800631e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e077      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
 800631e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006322:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006326:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006328:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	fa93 f2a3 	rbit	r2, r3
 8006332:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006336:	601a      	str	r2, [r3, #0]
  return result;
 8006338:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800633c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800633e:	fab3 f383 	clz	r3, r3
 8006342:	b2db      	uxtb	r3, r3
 8006344:	095b      	lsrs	r3, r3, #5
 8006346:	b2db      	uxtb	r3, r3
 8006348:	f043 0301 	orr.w	r3, r3, #1
 800634c:	b2db      	uxtb	r3, r3
 800634e:	2b01      	cmp	r3, #1
 8006350:	d102      	bne.n	8006358 <HAL_RCC_OscConfig+0xd4c>
 8006352:	4b31      	ldr	r3, [pc, #196]	; (8006418 <HAL_RCC_OscConfig+0xe0c>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	e01b      	b.n	8006390 <HAL_RCC_OscConfig+0xd84>
 8006358:	f107 0320 	add.w	r3, r7, #32
 800635c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006360:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006362:	f107 0320 	add.w	r3, r7, #32
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	fa93 f2a3 	rbit	r2, r3
 800636c:	f107 031c 	add.w	r3, r7, #28
 8006370:	601a      	str	r2, [r3, #0]
 8006372:	f107 0318 	add.w	r3, r7, #24
 8006376:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800637a:	601a      	str	r2, [r3, #0]
 800637c:	f107 0318 	add.w	r3, r7, #24
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	fa93 f2a3 	rbit	r2, r3
 8006386:	f107 0314 	add.w	r3, r7, #20
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	4b22      	ldr	r3, [pc, #136]	; (8006418 <HAL_RCC_OscConfig+0xe0c>)
 800638e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006390:	f107 0210 	add.w	r2, r7, #16
 8006394:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006398:	6011      	str	r1, [r2, #0]
 800639a:	f107 0210 	add.w	r2, r7, #16
 800639e:	6812      	ldr	r2, [r2, #0]
 80063a0:	fa92 f1a2 	rbit	r1, r2
 80063a4:	f107 020c 	add.w	r2, r7, #12
 80063a8:	6011      	str	r1, [r2, #0]
  return result;
 80063aa:	f107 020c 	add.w	r2, r7, #12
 80063ae:	6812      	ldr	r2, [r2, #0]
 80063b0:	fab2 f282 	clz	r2, r2
 80063b4:	b2d2      	uxtb	r2, r2
 80063b6:	f042 0220 	orr.w	r2, r2, #32
 80063ba:	b2d2      	uxtb	r2, r2
 80063bc:	f002 021f 	and.w	r2, r2, #31
 80063c0:	2101      	movs	r1, #1
 80063c2:	fa01 f202 	lsl.w	r2, r1, r2
 80063c6:	4013      	ands	r3, r2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d19e      	bne.n	800630a <HAL_RCC_OscConfig+0xcfe>
 80063cc:	e01e      	b.n	800640c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063ce:	1d3b      	adds	r3, r7, #4
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d101      	bne.n	80063dc <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e018      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80063dc:	4b0e      	ldr	r3, [pc, #56]	; (8006418 <HAL_RCC_OscConfig+0xe0c>)
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80063e4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80063e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80063ec:	1d3b      	adds	r3, r7, #4
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d108      	bne.n	8006408 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80063f6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80063fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80063fe:	1d3b      	adds	r3, r7, #4
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006404:	429a      	cmp	r2, r3
 8006406:	d001      	beq.n	800640c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e000      	b.n	800640e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	40021000 	.word	0x40021000

0800641c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b09e      	sub	sp, #120	; 0x78
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006426:	2300      	movs	r3, #0
 8006428:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d101      	bne.n	8006434 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e162      	b.n	80066fa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006434:	4b90      	ldr	r3, [pc, #576]	; (8006678 <HAL_RCC_ClockConfig+0x25c>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 0307 	and.w	r3, r3, #7
 800643c:	683a      	ldr	r2, [r7, #0]
 800643e:	429a      	cmp	r2, r3
 8006440:	d910      	bls.n	8006464 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006442:	4b8d      	ldr	r3, [pc, #564]	; (8006678 <HAL_RCC_ClockConfig+0x25c>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f023 0207 	bic.w	r2, r3, #7
 800644a:	498b      	ldr	r1, [pc, #556]	; (8006678 <HAL_RCC_ClockConfig+0x25c>)
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	4313      	orrs	r3, r2
 8006450:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006452:	4b89      	ldr	r3, [pc, #548]	; (8006678 <HAL_RCC_ClockConfig+0x25c>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0307 	and.w	r3, r3, #7
 800645a:	683a      	ldr	r2, [r7, #0]
 800645c:	429a      	cmp	r2, r3
 800645e:	d001      	beq.n	8006464 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e14a      	b.n	80066fa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0302 	and.w	r3, r3, #2
 800646c:	2b00      	cmp	r3, #0
 800646e:	d008      	beq.n	8006482 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006470:	4b82      	ldr	r3, [pc, #520]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	497f      	ldr	r1, [pc, #508]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 800647e:	4313      	orrs	r3, r2
 8006480:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 0301 	and.w	r3, r3, #1
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 80dc 	beq.w	8006648 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d13c      	bne.n	8006512 <HAL_RCC_ClockConfig+0xf6>
 8006498:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800649c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800649e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80064a0:	fa93 f3a3 	rbit	r3, r3
 80064a4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80064a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064a8:	fab3 f383 	clz	r3, r3
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	095b      	lsrs	r3, r3, #5
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	f043 0301 	orr.w	r3, r3, #1
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d102      	bne.n	80064c2 <HAL_RCC_ClockConfig+0xa6>
 80064bc:	4b6f      	ldr	r3, [pc, #444]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	e00f      	b.n	80064e2 <HAL_RCC_ClockConfig+0xc6>
 80064c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80064c6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80064ca:	fa93 f3a3 	rbit	r3, r3
 80064ce:	667b      	str	r3, [r7, #100]	; 0x64
 80064d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80064d4:	663b      	str	r3, [r7, #96]	; 0x60
 80064d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064d8:	fa93 f3a3 	rbit	r3, r3
 80064dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064de:	4b67      	ldr	r3, [pc, #412]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 80064e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80064e6:	65ba      	str	r2, [r7, #88]	; 0x58
 80064e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80064ea:	fa92 f2a2 	rbit	r2, r2
 80064ee:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80064f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80064f2:	fab2 f282 	clz	r2, r2
 80064f6:	b2d2      	uxtb	r2, r2
 80064f8:	f042 0220 	orr.w	r2, r2, #32
 80064fc:	b2d2      	uxtb	r2, r2
 80064fe:	f002 021f 	and.w	r2, r2, #31
 8006502:	2101      	movs	r1, #1
 8006504:	fa01 f202 	lsl.w	r2, r1, r2
 8006508:	4013      	ands	r3, r2
 800650a:	2b00      	cmp	r3, #0
 800650c:	d17b      	bne.n	8006606 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e0f3      	b.n	80066fa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	2b02      	cmp	r3, #2
 8006518:	d13c      	bne.n	8006594 <HAL_RCC_ClockConfig+0x178>
 800651a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800651e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006520:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006522:	fa93 f3a3 	rbit	r3, r3
 8006526:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800652a:	fab3 f383 	clz	r3, r3
 800652e:	b2db      	uxtb	r3, r3
 8006530:	095b      	lsrs	r3, r3, #5
 8006532:	b2db      	uxtb	r3, r3
 8006534:	f043 0301 	orr.w	r3, r3, #1
 8006538:	b2db      	uxtb	r3, r3
 800653a:	2b01      	cmp	r3, #1
 800653c:	d102      	bne.n	8006544 <HAL_RCC_ClockConfig+0x128>
 800653e:	4b4f      	ldr	r3, [pc, #316]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	e00f      	b.n	8006564 <HAL_RCC_ClockConfig+0x148>
 8006544:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006548:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800654a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800654c:	fa93 f3a3 	rbit	r3, r3
 8006550:	647b      	str	r3, [r7, #68]	; 0x44
 8006552:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006556:	643b      	str	r3, [r7, #64]	; 0x40
 8006558:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800655a:	fa93 f3a3 	rbit	r3, r3
 800655e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006560:	4b46      	ldr	r3, [pc, #280]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 8006562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006564:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006568:	63ba      	str	r2, [r7, #56]	; 0x38
 800656a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800656c:	fa92 f2a2 	rbit	r2, r2
 8006570:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8006572:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006574:	fab2 f282 	clz	r2, r2
 8006578:	b2d2      	uxtb	r2, r2
 800657a:	f042 0220 	orr.w	r2, r2, #32
 800657e:	b2d2      	uxtb	r2, r2
 8006580:	f002 021f 	and.w	r2, r2, #31
 8006584:	2101      	movs	r1, #1
 8006586:	fa01 f202 	lsl.w	r2, r1, r2
 800658a:	4013      	ands	r3, r2
 800658c:	2b00      	cmp	r3, #0
 800658e:	d13a      	bne.n	8006606 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e0b2      	b.n	80066fa <HAL_RCC_ClockConfig+0x2de>
 8006594:	2302      	movs	r3, #2
 8006596:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800659a:	fa93 f3a3 	rbit	r3, r3
 800659e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80065a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065a2:	fab3 f383 	clz	r3, r3
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	095b      	lsrs	r3, r3, #5
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	f043 0301 	orr.w	r3, r3, #1
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d102      	bne.n	80065bc <HAL_RCC_ClockConfig+0x1a0>
 80065b6:	4b31      	ldr	r3, [pc, #196]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	e00d      	b.n	80065d8 <HAL_RCC_ClockConfig+0x1bc>
 80065bc:	2302      	movs	r3, #2
 80065be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c2:	fa93 f3a3 	rbit	r3, r3
 80065c6:	627b      	str	r3, [r7, #36]	; 0x24
 80065c8:	2302      	movs	r3, #2
 80065ca:	623b      	str	r3, [r7, #32]
 80065cc:	6a3b      	ldr	r3, [r7, #32]
 80065ce:	fa93 f3a3 	rbit	r3, r3
 80065d2:	61fb      	str	r3, [r7, #28]
 80065d4:	4b29      	ldr	r3, [pc, #164]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 80065d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d8:	2202      	movs	r2, #2
 80065da:	61ba      	str	r2, [r7, #24]
 80065dc:	69ba      	ldr	r2, [r7, #24]
 80065de:	fa92 f2a2 	rbit	r2, r2
 80065e2:	617a      	str	r2, [r7, #20]
  return result;
 80065e4:	697a      	ldr	r2, [r7, #20]
 80065e6:	fab2 f282 	clz	r2, r2
 80065ea:	b2d2      	uxtb	r2, r2
 80065ec:	f042 0220 	orr.w	r2, r2, #32
 80065f0:	b2d2      	uxtb	r2, r2
 80065f2:	f002 021f 	and.w	r2, r2, #31
 80065f6:	2101      	movs	r1, #1
 80065f8:	fa01 f202 	lsl.w	r2, r1, r2
 80065fc:	4013      	ands	r3, r2
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d101      	bne.n	8006606 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e079      	b.n	80066fa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006606:	4b1d      	ldr	r3, [pc, #116]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	f023 0203 	bic.w	r2, r3, #3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	491a      	ldr	r1, [pc, #104]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 8006614:	4313      	orrs	r3, r2
 8006616:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006618:	f7fc fa76 	bl	8002b08 <HAL_GetTick>
 800661c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800661e:	e00a      	b.n	8006636 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006620:	f7fc fa72 	bl	8002b08 <HAL_GetTick>
 8006624:	4602      	mov	r2, r0
 8006626:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	f241 3288 	movw	r2, #5000	; 0x1388
 800662e:	4293      	cmp	r3, r2
 8006630:	d901      	bls.n	8006636 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e061      	b.n	80066fa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006636:	4b11      	ldr	r3, [pc, #68]	; (800667c <HAL_RCC_ClockConfig+0x260>)
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	f003 020c 	and.w	r2, r3, #12
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	429a      	cmp	r2, r3
 8006646:	d1eb      	bne.n	8006620 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006648:	4b0b      	ldr	r3, [pc, #44]	; (8006678 <HAL_RCC_ClockConfig+0x25c>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0307 	and.w	r3, r3, #7
 8006650:	683a      	ldr	r2, [r7, #0]
 8006652:	429a      	cmp	r2, r3
 8006654:	d214      	bcs.n	8006680 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006656:	4b08      	ldr	r3, [pc, #32]	; (8006678 <HAL_RCC_ClockConfig+0x25c>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f023 0207 	bic.w	r2, r3, #7
 800665e:	4906      	ldr	r1, [pc, #24]	; (8006678 <HAL_RCC_ClockConfig+0x25c>)
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	4313      	orrs	r3, r2
 8006664:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006666:	4b04      	ldr	r3, [pc, #16]	; (8006678 <HAL_RCC_ClockConfig+0x25c>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f003 0307 	and.w	r3, r3, #7
 800666e:	683a      	ldr	r2, [r7, #0]
 8006670:	429a      	cmp	r2, r3
 8006672:	d005      	beq.n	8006680 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	e040      	b.n	80066fa <HAL_RCC_ClockConfig+0x2de>
 8006678:	40022000 	.word	0x40022000
 800667c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0304 	and.w	r3, r3, #4
 8006688:	2b00      	cmp	r3, #0
 800668a:	d008      	beq.n	800669e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800668c:	4b1d      	ldr	r3, [pc, #116]	; (8006704 <HAL_RCC_ClockConfig+0x2e8>)
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	491a      	ldr	r1, [pc, #104]	; (8006704 <HAL_RCC_ClockConfig+0x2e8>)
 800669a:	4313      	orrs	r3, r2
 800669c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 0308 	and.w	r3, r3, #8
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d009      	beq.n	80066be <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066aa:	4b16      	ldr	r3, [pc, #88]	; (8006704 <HAL_RCC_ClockConfig+0x2e8>)
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	00db      	lsls	r3, r3, #3
 80066b8:	4912      	ldr	r1, [pc, #72]	; (8006704 <HAL_RCC_ClockConfig+0x2e8>)
 80066ba:	4313      	orrs	r3, r2
 80066bc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80066be:	f000 f829 	bl	8006714 <HAL_RCC_GetSysClockFreq>
 80066c2:	4601      	mov	r1, r0
 80066c4:	4b0f      	ldr	r3, [pc, #60]	; (8006704 <HAL_RCC_ClockConfig+0x2e8>)
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066cc:	22f0      	movs	r2, #240	; 0xf0
 80066ce:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066d0:	693a      	ldr	r2, [r7, #16]
 80066d2:	fa92 f2a2 	rbit	r2, r2
 80066d6:	60fa      	str	r2, [r7, #12]
  return result;
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	fab2 f282 	clz	r2, r2
 80066de:	b2d2      	uxtb	r2, r2
 80066e0:	40d3      	lsrs	r3, r2
 80066e2:	4a09      	ldr	r2, [pc, #36]	; (8006708 <HAL_RCC_ClockConfig+0x2ec>)
 80066e4:	5cd3      	ldrb	r3, [r2, r3]
 80066e6:	fa21 f303 	lsr.w	r3, r1, r3
 80066ea:	4a08      	ldr	r2, [pc, #32]	; (800670c <HAL_RCC_ClockConfig+0x2f0>)
 80066ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80066ee:	4b08      	ldr	r3, [pc, #32]	; (8006710 <HAL_RCC_ClockConfig+0x2f4>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7fc f9c4 	bl	8002a80 <HAL_InitTick>
  
  return HAL_OK;
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3778      	adds	r7, #120	; 0x78
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	40021000 	.word	0x40021000
 8006708:	0800b760 	.word	0x0800b760
 800670c:	20000018 	.word	0x20000018
 8006710:	2000001c 	.word	0x2000001c

08006714 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006714:	b480      	push	{r7}
 8006716:	b08b      	sub	sp, #44	; 0x2c
 8006718:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800671a:	2300      	movs	r3, #0
 800671c:	61fb      	str	r3, [r7, #28]
 800671e:	2300      	movs	r3, #0
 8006720:	61bb      	str	r3, [r7, #24]
 8006722:	2300      	movs	r3, #0
 8006724:	627b      	str	r3, [r7, #36]	; 0x24
 8006726:	2300      	movs	r3, #0
 8006728:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800672a:	2300      	movs	r3, #0
 800672c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800672e:	4b29      	ldr	r3, [pc, #164]	; (80067d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	f003 030c 	and.w	r3, r3, #12
 800673a:	2b04      	cmp	r3, #4
 800673c:	d002      	beq.n	8006744 <HAL_RCC_GetSysClockFreq+0x30>
 800673e:	2b08      	cmp	r3, #8
 8006740:	d003      	beq.n	800674a <HAL_RCC_GetSysClockFreq+0x36>
 8006742:	e03c      	b.n	80067be <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006744:	4b24      	ldr	r3, [pc, #144]	; (80067d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006746:	623b      	str	r3, [r7, #32]
      break;
 8006748:	e03c      	b.n	80067c4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006750:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006754:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006756:	68ba      	ldr	r2, [r7, #8]
 8006758:	fa92 f2a2 	rbit	r2, r2
 800675c:	607a      	str	r2, [r7, #4]
  return result;
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	fab2 f282 	clz	r2, r2
 8006764:	b2d2      	uxtb	r2, r2
 8006766:	40d3      	lsrs	r3, r2
 8006768:	4a1c      	ldr	r2, [pc, #112]	; (80067dc <HAL_RCC_GetSysClockFreq+0xc8>)
 800676a:	5cd3      	ldrb	r3, [r2, r3]
 800676c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800676e:	4b19      	ldr	r3, [pc, #100]	; (80067d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006772:	f003 030f 	and.w	r3, r3, #15
 8006776:	220f      	movs	r2, #15
 8006778:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	fa92 f2a2 	rbit	r2, r2
 8006780:	60fa      	str	r2, [r7, #12]
  return result;
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	fab2 f282 	clz	r2, r2
 8006788:	b2d2      	uxtb	r2, r2
 800678a:	40d3      	lsrs	r3, r2
 800678c:	4a14      	ldr	r2, [pc, #80]	; (80067e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800678e:	5cd3      	ldrb	r3, [r2, r3]
 8006790:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d008      	beq.n	80067ae <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800679c:	4a0e      	ldr	r2, [pc, #56]	; (80067d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	fb02 f303 	mul.w	r3, r2, r3
 80067aa:	627b      	str	r3, [r7, #36]	; 0x24
 80067ac:	e004      	b.n	80067b8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	4a0c      	ldr	r2, [pc, #48]	; (80067e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 80067b2:	fb02 f303 	mul.w	r3, r2, r3
 80067b6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80067b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ba:	623b      	str	r3, [r7, #32]
      break;
 80067bc:	e002      	b.n	80067c4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80067be:	4b06      	ldr	r3, [pc, #24]	; (80067d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80067c0:	623b      	str	r3, [r7, #32]
      break;
 80067c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80067c4:	6a3b      	ldr	r3, [r7, #32]
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	372c      	adds	r7, #44	; 0x2c
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop
 80067d4:	40021000 	.word	0x40021000
 80067d8:	007a1200 	.word	0x007a1200
 80067dc:	0800b778 	.word	0x0800b778
 80067e0:	0800b788 	.word	0x0800b788
 80067e4:	003d0900 	.word	0x003d0900

080067e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067e8:	b480      	push	{r7}
 80067ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067ec:	4b03      	ldr	r3, [pc, #12]	; (80067fc <HAL_RCC_GetHCLKFreq+0x14>)
 80067ee:	681b      	ldr	r3, [r3, #0]
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	20000018 	.word	0x20000018

08006800 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006806:	f7ff ffef 	bl	80067e8 <HAL_RCC_GetHCLKFreq>
 800680a:	4601      	mov	r1, r0
 800680c:	4b0b      	ldr	r3, [pc, #44]	; (800683c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006814:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006818:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	fa92 f2a2 	rbit	r2, r2
 8006820:	603a      	str	r2, [r7, #0]
  return result;
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	fab2 f282 	clz	r2, r2
 8006828:	b2d2      	uxtb	r2, r2
 800682a:	40d3      	lsrs	r3, r2
 800682c:	4a04      	ldr	r2, [pc, #16]	; (8006840 <HAL_RCC_GetPCLK1Freq+0x40>)
 800682e:	5cd3      	ldrb	r3, [r2, r3]
 8006830:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006834:	4618      	mov	r0, r3
 8006836:	3708      	adds	r7, #8
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}
 800683c:	40021000 	.word	0x40021000
 8006840:	0800b770 	.word	0x0800b770

08006844 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b082      	sub	sp, #8
 8006848:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800684a:	f7ff ffcd 	bl	80067e8 <HAL_RCC_GetHCLKFreq>
 800684e:	4601      	mov	r1, r0
 8006850:	4b0b      	ldr	r3, [pc, #44]	; (8006880 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006858:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800685c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	fa92 f2a2 	rbit	r2, r2
 8006864:	603a      	str	r2, [r7, #0]
  return result;
 8006866:	683a      	ldr	r2, [r7, #0]
 8006868:	fab2 f282 	clz	r2, r2
 800686c:	b2d2      	uxtb	r2, r2
 800686e:	40d3      	lsrs	r3, r2
 8006870:	4a04      	ldr	r2, [pc, #16]	; (8006884 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006872:	5cd3      	ldrb	r3, [r2, r3]
 8006874:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006878:	4618      	mov	r0, r3
 800687a:	3708      	adds	r7, #8
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	40021000 	.word	0x40021000
 8006884:	0800b770 	.word	0x0800b770

08006888 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b092      	sub	sp, #72	; 0x48
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006894:	2300      	movs	r3, #0
 8006896:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f000 80d7 	beq.w	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80068a6:	2300      	movs	r3, #0
 80068a8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068ac:	4b4e      	ldr	r3, [pc, #312]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068ae:	69db      	ldr	r3, [r3, #28]
 80068b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d10e      	bne.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068b8:	4b4b      	ldr	r3, [pc, #300]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068ba:	69db      	ldr	r3, [r3, #28]
 80068bc:	4a4a      	ldr	r2, [pc, #296]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068c2:	61d3      	str	r3, [r2, #28]
 80068c4:	4b48      	ldr	r3, [pc, #288]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068c6:	69db      	ldr	r3, [r3, #28]
 80068c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068cc:	60bb      	str	r3, [r7, #8]
 80068ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068d0:	2301      	movs	r3, #1
 80068d2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068d6:	4b45      	ldr	r3, [pc, #276]	; (80069ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d118      	bne.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068e2:	4b42      	ldr	r3, [pc, #264]	; (80069ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a41      	ldr	r2, [pc, #260]	; (80069ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80068e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068ee:	f7fc f90b 	bl	8002b08 <HAL_GetTick>
 80068f2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068f4:	e008      	b.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068f6:	f7fc f907 	bl	8002b08 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b64      	cmp	r3, #100	; 0x64
 8006902:	d901      	bls.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e169      	b.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006908:	4b38      	ldr	r3, [pc, #224]	; (80069ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006910:	2b00      	cmp	r3, #0
 8006912:	d0f0      	beq.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006914:	4b34      	ldr	r3, [pc, #208]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006916:	6a1b      	ldr	r3, [r3, #32]
 8006918:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800691c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800691e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006920:	2b00      	cmp	r3, #0
 8006922:	f000 8084 	beq.w	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800692e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006930:	429a      	cmp	r2, r3
 8006932:	d07c      	beq.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006934:	4b2c      	ldr	r3, [pc, #176]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006936:	6a1b      	ldr	r3, [r3, #32]
 8006938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800693c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800693e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006942:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006946:	fa93 f3a3 	rbit	r3, r3
 800694a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800694c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800694e:	fab3 f383 	clz	r3, r3
 8006952:	b2db      	uxtb	r3, r3
 8006954:	461a      	mov	r2, r3
 8006956:	4b26      	ldr	r3, [pc, #152]	; (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006958:	4413      	add	r3, r2
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	461a      	mov	r2, r3
 800695e:	2301      	movs	r3, #1
 8006960:	6013      	str	r3, [r2, #0]
 8006962:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006966:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800696a:	fa93 f3a3 	rbit	r3, r3
 800696e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006972:	fab3 f383 	clz	r3, r3
 8006976:	b2db      	uxtb	r3, r3
 8006978:	461a      	mov	r2, r3
 800697a:	4b1d      	ldr	r3, [pc, #116]	; (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800697c:	4413      	add	r3, r2
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	461a      	mov	r2, r3
 8006982:	2300      	movs	r3, #0
 8006984:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006986:	4a18      	ldr	r2, [pc, #96]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800698a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800698c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b00      	cmp	r3, #0
 8006994:	d04b      	beq.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006996:	f7fc f8b7 	bl	8002b08 <HAL_GetTick>
 800699a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800699c:	e00a      	b.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800699e:	f7fc f8b3 	bl	8002b08 <HAL_GetTick>
 80069a2:	4602      	mov	r2, r0
 80069a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d901      	bls.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e113      	b.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x354>
 80069b4:	2302      	movs	r3, #2
 80069b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ba:	fa93 f3a3 	rbit	r3, r3
 80069be:	627b      	str	r3, [r7, #36]	; 0x24
 80069c0:	2302      	movs	r3, #2
 80069c2:	623b      	str	r3, [r7, #32]
 80069c4:	6a3b      	ldr	r3, [r7, #32]
 80069c6:	fa93 f3a3 	rbit	r3, r3
 80069ca:	61fb      	str	r3, [r7, #28]
  return result;
 80069cc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069ce:	fab3 f383 	clz	r3, r3
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	095b      	lsrs	r3, r3, #5
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	f043 0302 	orr.w	r3, r3, #2
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d108      	bne.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80069e2:	4b01      	ldr	r3, [pc, #4]	; (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	e00d      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80069e8:	40021000 	.word	0x40021000
 80069ec:	40007000 	.word	0x40007000
 80069f0:	10908100 	.word	0x10908100
 80069f4:	2302      	movs	r3, #2
 80069f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	fa93 f3a3 	rbit	r3, r3
 80069fe:	617b      	str	r3, [r7, #20]
 8006a00:	4b78      	ldr	r3, [pc, #480]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a04:	2202      	movs	r2, #2
 8006a06:	613a      	str	r2, [r7, #16]
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	fa92 f2a2 	rbit	r2, r2
 8006a0e:	60fa      	str	r2, [r7, #12]
  return result;
 8006a10:	68fa      	ldr	r2, [r7, #12]
 8006a12:	fab2 f282 	clz	r2, r2
 8006a16:	b2d2      	uxtb	r2, r2
 8006a18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a1c:	b2d2      	uxtb	r2, r2
 8006a1e:	f002 021f 	and.w	r2, r2, #31
 8006a22:	2101      	movs	r1, #1
 8006a24:	fa01 f202 	lsl.w	r2, r1, r2
 8006a28:	4013      	ands	r3, r2
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d0b7      	beq.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006a2e:	4b6d      	ldr	r3, [pc, #436]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	496a      	ldr	r1, [pc, #424]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006a40:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d105      	bne.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a48:	4b66      	ldr	r3, [pc, #408]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a4a:	69db      	ldr	r3, [r3, #28]
 8006a4c:	4a65      	ldr	r2, [pc, #404]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a52:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0301 	and.w	r3, r3, #1
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d008      	beq.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006a60:	4b60      	ldr	r3, [pc, #384]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a64:	f023 0203 	bic.w	r2, r3, #3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	495d      	ldr	r1, [pc, #372]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 0302 	and.w	r3, r3, #2
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d008      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006a7e:	4b59      	ldr	r3, [pc, #356]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a82:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	4956      	ldr	r1, [pc, #344]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0304 	and.w	r3, r3, #4
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d008      	beq.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a9c:	4b51      	ldr	r3, [pc, #324]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	494e      	ldr	r1, [pc, #312]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0320 	and.w	r3, r3, #32
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d008      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006aba:	4b4a      	ldr	r3, [pc, #296]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006abe:	f023 0210 	bic.w	r2, r3, #16
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	69db      	ldr	r3, [r3, #28]
 8006ac6:	4947      	ldr	r1, [pc, #284]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d008      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006ad8:	4b42      	ldr	r3, [pc, #264]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae4:	493f      	ldr	r1, [pc, #252]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d008      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006af6:	4b3b      	ldr	r3, [pc, #236]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006afa:	f023 0220 	bic.w	r2, r3, #32
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	4938      	ldr	r1, [pc, #224]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b04:	4313      	orrs	r3, r2
 8006b06:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0308 	and.w	r3, r3, #8
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d008      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006b14:	4b33      	ldr	r3, [pc, #204]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b18:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	4930      	ldr	r1, [pc, #192]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b22:	4313      	orrs	r3, r2
 8006b24:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 0310 	and.w	r3, r3, #16
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d008      	beq.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006b32:	4b2c      	ldr	r3, [pc, #176]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b36:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	4929      	ldr	r1, [pc, #164]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b40:	4313      	orrs	r3, r2
 8006b42:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d008      	beq.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006b50:	4b24      	ldr	r3, [pc, #144]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b5c:	4921      	ldr	r1, [pc, #132]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d008      	beq.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006b6e:	4b1d      	ldr	r3, [pc, #116]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b72:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7a:	491a      	ldr	r1, [pc, #104]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d008      	beq.n	8006b9e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006b8c:	4b15      	ldr	r3, [pc, #84]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b90:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b98:	4912      	ldr	r1, [pc, #72]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d008      	beq.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006baa:	4b0e      	ldr	r3, [pc, #56]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb6:	490b      	ldr	r1, [pc, #44]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d008      	beq.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006bc8:	4b06      	ldr	r3, [pc, #24]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bcc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bd4:	4903      	ldr	r1, [pc, #12]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3748      	adds	r7, #72	; 0x48
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	40021000 	.word	0x40021000

08006be8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e01d      	b.n	8006c36 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d106      	bne.n	8006c14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7fb fc0c 	bl	800242c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2202      	movs	r2, #2
 8006c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	3304      	adds	r3, #4
 8006c24:	4619      	mov	r1, r3
 8006c26:	4610      	mov	r0, r2
 8006c28:	f000 fea4 	bl	8007974 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3708      	adds	r7, #8
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
	...

08006c40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b085      	sub	sp, #20
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	689a      	ldr	r2, [r3, #8]
 8006c56:	4b0e      	ldr	r3, [pc, #56]	; (8006c90 <HAL_TIM_Base_Start+0x50>)
 8006c58:	4013      	ands	r3, r2
 8006c5a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2b06      	cmp	r3, #6
 8006c60:	d00b      	beq.n	8006c7a <HAL_TIM_Base_Start+0x3a>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c68:	d007      	beq.n	8006c7a <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f042 0201 	orr.w	r2, r2, #1
 8006c78:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3714      	adds	r7, #20
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr
 8006c90:	00010007 	.word	0x00010007

08006c94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b085      	sub	sp, #20
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f042 0201 	orr.w	r2, r2, #1
 8006caa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	689a      	ldr	r2, [r3, #8]
 8006cb2:	4b0c      	ldr	r3, [pc, #48]	; (8006ce4 <HAL_TIM_Base_Start_IT+0x50>)
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2b06      	cmp	r3, #6
 8006cbc:	d00b      	beq.n	8006cd6 <HAL_TIM_Base_Start_IT+0x42>
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cc4:	d007      	beq.n	8006cd6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f042 0201 	orr.w	r2, r2, #1
 8006cd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3714      	adds	r7, #20
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr
 8006ce4:	00010007 	.word	0x00010007

08006ce8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e01d      	b.n	8006d36 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d106      	bne.n	8006d14 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7fb fc04 	bl	800251c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2202      	movs	r2, #2
 8006d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	3304      	adds	r3, #4
 8006d24:	4619      	mov	r1, r3
 8006d26:	4610      	mov	r0, r2
 8006d28:	f000 fe24 	bl	8007974 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3708      	adds	r7, #8
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
	...

08006d40 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	6839      	ldr	r1, [r7, #0]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f001 fb2c 	bl	80083b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a1e      	ldr	r2, [pc, #120]	; (8006dd8 <HAL_TIM_OC_Start+0x98>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d013      	beq.n	8006d8a <HAL_TIM_OC_Start+0x4a>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a1d      	ldr	r2, [pc, #116]	; (8006ddc <HAL_TIM_OC_Start+0x9c>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d00e      	beq.n	8006d8a <HAL_TIM_OC_Start+0x4a>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a1b      	ldr	r2, [pc, #108]	; (8006de0 <HAL_TIM_OC_Start+0xa0>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d009      	beq.n	8006d8a <HAL_TIM_OC_Start+0x4a>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a1a      	ldr	r2, [pc, #104]	; (8006de4 <HAL_TIM_OC_Start+0xa4>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d004      	beq.n	8006d8a <HAL_TIM_OC_Start+0x4a>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a18      	ldr	r2, [pc, #96]	; (8006de8 <HAL_TIM_OC_Start+0xa8>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d101      	bne.n	8006d8e <HAL_TIM_OC_Start+0x4e>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e000      	b.n	8006d90 <HAL_TIM_OC_Start+0x50>
 8006d8e:	2300      	movs	r3, #0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d007      	beq.n	8006da4 <HAL_TIM_OC_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006da2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	689a      	ldr	r2, [r3, #8]
 8006daa:	4b10      	ldr	r3, [pc, #64]	; (8006dec <HAL_TIM_OC_Start+0xac>)
 8006dac:	4013      	ands	r3, r2
 8006dae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2b06      	cmp	r3, #6
 8006db4:	d00b      	beq.n	8006dce <HAL_TIM_OC_Start+0x8e>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dbc:	d007      	beq.n	8006dce <HAL_TIM_OC_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f042 0201 	orr.w	r2, r2, #1
 8006dcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006dce:	2300      	movs	r3, #0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3710      	adds	r7, #16
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	40012c00 	.word	0x40012c00
 8006ddc:	40013400 	.word	0x40013400
 8006de0:	40014000 	.word	0x40014000
 8006de4:	40014400 	.word	0x40014400
 8006de8:	40014800 	.word	0x40014800
 8006dec:	00010007 	.word	0x00010007

08006df0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d101      	bne.n	8006e02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e01d      	b.n	8006e3e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d106      	bne.n	8006e1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f7fb fada 	bl	80023d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681a      	ldr	r2, [r3, #0]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	3304      	adds	r3, #4
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	4610      	mov	r0, r2
 8006e30:	f000 fda0 	bl	8007974 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3708      	adds	r7, #8
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
	...

08006e48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2201      	movs	r2, #1
 8006e58:	6839      	ldr	r1, [r7, #0]
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f001 faa8 	bl	80083b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a1e      	ldr	r2, [pc, #120]	; (8006ee0 <HAL_TIM_PWM_Start+0x98>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d013      	beq.n	8006e92 <HAL_TIM_PWM_Start+0x4a>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a1d      	ldr	r2, [pc, #116]	; (8006ee4 <HAL_TIM_PWM_Start+0x9c>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d00e      	beq.n	8006e92 <HAL_TIM_PWM_Start+0x4a>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a1b      	ldr	r2, [pc, #108]	; (8006ee8 <HAL_TIM_PWM_Start+0xa0>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d009      	beq.n	8006e92 <HAL_TIM_PWM_Start+0x4a>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a1a      	ldr	r2, [pc, #104]	; (8006eec <HAL_TIM_PWM_Start+0xa4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d004      	beq.n	8006e92 <HAL_TIM_PWM_Start+0x4a>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a18      	ldr	r2, [pc, #96]	; (8006ef0 <HAL_TIM_PWM_Start+0xa8>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d101      	bne.n	8006e96 <HAL_TIM_PWM_Start+0x4e>
 8006e92:	2301      	movs	r3, #1
 8006e94:	e000      	b.n	8006e98 <HAL_TIM_PWM_Start+0x50>
 8006e96:	2300      	movs	r3, #0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d007      	beq.n	8006eac <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006eaa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689a      	ldr	r2, [r3, #8]
 8006eb2:	4b10      	ldr	r3, [pc, #64]	; (8006ef4 <HAL_TIM_PWM_Start+0xac>)
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2b06      	cmp	r3, #6
 8006ebc:	d00b      	beq.n	8006ed6 <HAL_TIM_PWM_Start+0x8e>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ec4:	d007      	beq.n	8006ed6 <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f042 0201 	orr.w	r2, r2, #1
 8006ed4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3710      	adds	r7, #16
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}
 8006ee0:	40012c00 	.word	0x40012c00
 8006ee4:	40013400 	.word	0x40013400
 8006ee8:	40014000 	.word	0x40014000
 8006eec:	40014400 	.word	0x40014400
 8006ef0:	40014800 	.word	0x40014800
 8006ef4:	00010007 	.word	0x00010007

08006ef8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b082      	sub	sp, #8
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e01d      	b.n	8006f46 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d106      	bne.n	8006f24 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 f815 	bl	8006f4e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2202      	movs	r2, #2
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	3304      	adds	r3, #4
 8006f34:	4619      	mov	r1, r3
 8006f36:	4610      	mov	r0, r2
 8006f38:	f000 fd1c 	bl	8007974 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3708      	adds	r7, #8
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}

08006f4e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006f4e:	b480      	push	{r7}
 8006f50:	b083      	sub	sp, #12
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006f56:	bf00      	nop
 8006f58:	370c      	adds	r7, #12
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
	...

08006f64 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	2b0c      	cmp	r3, #12
 8006f72:	d841      	bhi.n	8006ff8 <HAL_TIM_IC_Start_IT+0x94>
 8006f74:	a201      	add	r2, pc, #4	; (adr r2, 8006f7c <HAL_TIM_IC_Start_IT+0x18>)
 8006f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f7a:	bf00      	nop
 8006f7c:	08006fb1 	.word	0x08006fb1
 8006f80:	08006ff9 	.word	0x08006ff9
 8006f84:	08006ff9 	.word	0x08006ff9
 8006f88:	08006ff9 	.word	0x08006ff9
 8006f8c:	08006fc3 	.word	0x08006fc3
 8006f90:	08006ff9 	.word	0x08006ff9
 8006f94:	08006ff9 	.word	0x08006ff9
 8006f98:	08006ff9 	.word	0x08006ff9
 8006f9c:	08006fd5 	.word	0x08006fd5
 8006fa0:	08006ff9 	.word	0x08006ff9
 8006fa4:	08006ff9 	.word	0x08006ff9
 8006fa8:	08006ff9 	.word	0x08006ff9
 8006fac:	08006fe7 	.word	0x08006fe7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	68da      	ldr	r2, [r3, #12]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f042 0202 	orr.w	r2, r2, #2
 8006fbe:	60da      	str	r2, [r3, #12]
      break;
 8006fc0:	e01b      	b.n	8006ffa <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68da      	ldr	r2, [r3, #12]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f042 0204 	orr.w	r2, r2, #4
 8006fd0:	60da      	str	r2, [r3, #12]
      break;
 8006fd2:	e012      	b.n	8006ffa <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68da      	ldr	r2, [r3, #12]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f042 0208 	orr.w	r2, r2, #8
 8006fe2:	60da      	str	r2, [r3, #12]
      break;
 8006fe4:	e009      	b.n	8006ffa <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	68da      	ldr	r2, [r3, #12]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f042 0210 	orr.w	r2, r2, #16
 8006ff4:	60da      	str	r2, [r3, #12]
      break;
 8006ff6:	e000      	b.n	8006ffa <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8006ff8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2201      	movs	r2, #1
 8007000:	6839      	ldr	r1, [r7, #0]
 8007002:	4618      	mov	r0, r3
 8007004:	f001 f9d4 	bl	80083b0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	689a      	ldr	r2, [r3, #8]
 800700e:	4b0b      	ldr	r3, [pc, #44]	; (800703c <HAL_TIM_IC_Start_IT+0xd8>)
 8007010:	4013      	ands	r3, r2
 8007012:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2b06      	cmp	r3, #6
 8007018:	d00b      	beq.n	8007032 <HAL_TIM_IC_Start_IT+0xce>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007020:	d007      	beq.n	8007032 <HAL_TIM_IC_Start_IT+0xce>
  {
    __HAL_TIM_ENABLE(htim);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f042 0201 	orr.w	r2, r2, #1
 8007030:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3710      	adds	r7, #16
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	00010007 	.word	0x00010007

08007040 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	2b0c      	cmp	r3, #12
 800704e:	d841      	bhi.n	80070d4 <HAL_TIM_IC_Stop_IT+0x94>
 8007050:	a201      	add	r2, pc, #4	; (adr r2, 8007058 <HAL_TIM_IC_Stop_IT+0x18>)
 8007052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007056:	bf00      	nop
 8007058:	0800708d 	.word	0x0800708d
 800705c:	080070d5 	.word	0x080070d5
 8007060:	080070d5 	.word	0x080070d5
 8007064:	080070d5 	.word	0x080070d5
 8007068:	0800709f 	.word	0x0800709f
 800706c:	080070d5 	.word	0x080070d5
 8007070:	080070d5 	.word	0x080070d5
 8007074:	080070d5 	.word	0x080070d5
 8007078:	080070b1 	.word	0x080070b1
 800707c:	080070d5 	.word	0x080070d5
 8007080:	080070d5 	.word	0x080070d5
 8007084:	080070d5 	.word	0x080070d5
 8007088:	080070c3 	.word	0x080070c3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68da      	ldr	r2, [r3, #12]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0202 	bic.w	r2, r2, #2
 800709a:	60da      	str	r2, [r3, #12]
      break;
 800709c:	e01b      	b.n	80070d6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68da      	ldr	r2, [r3, #12]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f022 0204 	bic.w	r2, r2, #4
 80070ac:	60da      	str	r2, [r3, #12]
      break;
 80070ae:	e012      	b.n	80070d6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68da      	ldr	r2, [r3, #12]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 0208 	bic.w	r2, r2, #8
 80070be:	60da      	str	r2, [r3, #12]
      break;
 80070c0:	e009      	b.n	80070d6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	68da      	ldr	r2, [r3, #12]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f022 0210 	bic.w	r2, r2, #16
 80070d0:	60da      	str	r2, [r3, #12]
      break;
 80070d2:	e000      	b.n	80070d6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 80070d4:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	2200      	movs	r2, #0
 80070dc:	6839      	ldr	r1, [r7, #0]
 80070de:	4618      	mov	r0, r3
 80070e0:	f001 f966 	bl	80083b0 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6a1a      	ldr	r2, [r3, #32]
 80070ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80070ee:	4013      	ands	r3, r2
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d10f      	bne.n	8007114 <HAL_TIM_IC_Stop_IT+0xd4>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	6a1a      	ldr	r2, [r3, #32]
 80070fa:	f240 4344 	movw	r3, #1092	; 0x444
 80070fe:	4013      	ands	r3, r2
 8007100:	2b00      	cmp	r3, #0
 8007102:	d107      	bne.n	8007114 <HAL_TIM_IC_Stop_IT+0xd4>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f022 0201 	bic.w	r2, r2, #1
 8007112:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3708      	adds	r7, #8
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop

08007120 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b082      	sub	sp, #8
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	f003 0302 	and.w	r3, r3, #2
 8007132:	2b02      	cmp	r3, #2
 8007134:	d122      	bne.n	800717c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f003 0302 	and.w	r3, r3, #2
 8007140:	2b02      	cmp	r3, #2
 8007142:	d11b      	bne.n	800717c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f06f 0202 	mvn.w	r2, #2
 800714c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2201      	movs	r2, #1
 8007152:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	699b      	ldr	r3, [r3, #24]
 800715a:	f003 0303 	and.w	r3, r3, #3
 800715e:	2b00      	cmp	r3, #0
 8007160:	d003      	beq.n	800716a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f7fa fe74 	bl	8001e50 <HAL_TIM_IC_CaptureCallback>
 8007168:	e005      	b.n	8007176 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 fbe3 	bl	8007936 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 fbea 	bl	800794a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	691b      	ldr	r3, [r3, #16]
 8007182:	f003 0304 	and.w	r3, r3, #4
 8007186:	2b04      	cmp	r3, #4
 8007188:	d122      	bne.n	80071d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	f003 0304 	and.w	r3, r3, #4
 8007194:	2b04      	cmp	r3, #4
 8007196:	d11b      	bne.n	80071d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f06f 0204 	mvn.w	r2, #4
 80071a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2202      	movs	r2, #2
 80071a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d003      	beq.n	80071be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f7fa fe4a 	bl	8001e50 <HAL_TIM_IC_CaptureCallback>
 80071bc:	e005      	b.n	80071ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 fbb9 	bl	8007936 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 fbc0 	bl	800794a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	f003 0308 	and.w	r3, r3, #8
 80071da:	2b08      	cmp	r3, #8
 80071dc:	d122      	bne.n	8007224 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	f003 0308 	and.w	r3, r3, #8
 80071e8:	2b08      	cmp	r3, #8
 80071ea:	d11b      	bne.n	8007224 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f06f 0208 	mvn.w	r2, #8
 80071f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2204      	movs	r2, #4
 80071fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	69db      	ldr	r3, [r3, #28]
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d003      	beq.n	8007212 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f7fa fe20 	bl	8001e50 <HAL_TIM_IC_CaptureCallback>
 8007210:	e005      	b.n	800721e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 fb8f 	bl	8007936 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fb96 	bl	800794a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	f003 0310 	and.w	r3, r3, #16
 800722e:	2b10      	cmp	r3, #16
 8007230:	d122      	bne.n	8007278 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	f003 0310 	and.w	r3, r3, #16
 800723c:	2b10      	cmp	r3, #16
 800723e:	d11b      	bne.n	8007278 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f06f 0210 	mvn.w	r2, #16
 8007248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2208      	movs	r2, #8
 800724e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	69db      	ldr	r3, [r3, #28]
 8007256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800725a:	2b00      	cmp	r3, #0
 800725c:	d003      	beq.n	8007266 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f7fa fdf6 	bl	8001e50 <HAL_TIM_IC_CaptureCallback>
 8007264:	e005      	b.n	8007272 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 fb65 	bl	8007936 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 fb6c 	bl	800794a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b01      	cmp	r3, #1
 8007284:	d10e      	bne.n	80072a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	f003 0301 	and.w	r3, r3, #1
 8007290:	2b01      	cmp	r3, #1
 8007292:	d107      	bne.n	80072a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f06f 0201 	mvn.w	r2, #1
 800729c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f7fa fdc0 	bl	8001e24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072ae:	2b80      	cmp	r3, #128	; 0x80
 80072b0:	d10e      	bne.n	80072d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072bc:	2b80      	cmp	r3, #128	; 0x80
 80072be:	d107      	bne.n	80072d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80072c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f001 f99e 	bl	800860c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072de:	d10e      	bne.n	80072fe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072ea:	2b80      	cmp	r3, #128	; 0x80
 80072ec:	d107      	bne.n	80072fe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80072f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f001 f991 	bl	8008620 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	691b      	ldr	r3, [r3, #16]
 8007304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007308:	2b40      	cmp	r3, #64	; 0x40
 800730a:	d10e      	bne.n	800732a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68db      	ldr	r3, [r3, #12]
 8007312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007316:	2b40      	cmp	r3, #64	; 0x40
 8007318:	d107      	bne.n	800732a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007322:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 fb1a 	bl	800795e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	691b      	ldr	r3, [r3, #16]
 8007330:	f003 0320 	and.w	r3, r3, #32
 8007334:	2b20      	cmp	r3, #32
 8007336:	d10e      	bne.n	8007356 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	f003 0320 	and.w	r3, r3, #32
 8007342:	2b20      	cmp	r3, #32
 8007344:	d107      	bne.n	8007356 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f06f 0220 	mvn.w	r2, #32
 800734e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f001 f951 	bl	80085f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007356:	bf00      	nop
 8007358:	3708      	adds	r7, #8
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
	...

08007360 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	60b9      	str	r1, [r7, #8]
 800736a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007372:	2b01      	cmp	r3, #1
 8007374:	d101      	bne.n	800737a <HAL_TIM_OC_ConfigChannel+0x1a>
 8007376:	2302      	movs	r3, #2
 8007378:	e06c      	b.n	8007454 <HAL_TIM_OC_ConfigChannel+0xf4>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2201      	movs	r2, #1
 800737e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2202      	movs	r2, #2
 8007386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2b14      	cmp	r3, #20
 800738e:	d857      	bhi.n	8007440 <HAL_TIM_OC_ConfigChannel+0xe0>
 8007390:	a201      	add	r2, pc, #4	; (adr r2, 8007398 <HAL_TIM_OC_ConfigChannel+0x38>)
 8007392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007396:	bf00      	nop
 8007398:	080073ed 	.word	0x080073ed
 800739c:	08007441 	.word	0x08007441
 80073a0:	08007441 	.word	0x08007441
 80073a4:	08007441 	.word	0x08007441
 80073a8:	080073fb 	.word	0x080073fb
 80073ac:	08007441 	.word	0x08007441
 80073b0:	08007441 	.word	0x08007441
 80073b4:	08007441 	.word	0x08007441
 80073b8:	08007409 	.word	0x08007409
 80073bc:	08007441 	.word	0x08007441
 80073c0:	08007441 	.word	0x08007441
 80073c4:	08007441 	.word	0x08007441
 80073c8:	08007417 	.word	0x08007417
 80073cc:	08007441 	.word	0x08007441
 80073d0:	08007441 	.word	0x08007441
 80073d4:	08007441 	.word	0x08007441
 80073d8:	08007425 	.word	0x08007425
 80073dc:	08007441 	.word	0x08007441
 80073e0:	08007441 	.word	0x08007441
 80073e4:	08007441 	.word	0x08007441
 80073e8:	08007433 	.word	0x08007433
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	68b9      	ldr	r1, [r7, #8]
 80073f2:	4618      	mov	r0, r3
 80073f4:	f000 fb4e 	bl	8007a94 <TIM_OC1_SetConfig>
      break;
 80073f8:	e023      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68b9      	ldr	r1, [r7, #8]
 8007400:	4618      	mov	r0, r3
 8007402:	f000 fbd7 	bl	8007bb4 <TIM_OC2_SetConfig>
      break;
 8007406:	e01c      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68b9      	ldr	r1, [r7, #8]
 800740e:	4618      	mov	r0, r3
 8007410:	f000 fc5a 	bl	8007cc8 <TIM_OC3_SetConfig>
      break;
 8007414:	e015      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68b9      	ldr	r1, [r7, #8]
 800741c:	4618      	mov	r0, r3
 800741e:	f000 fcdb 	bl	8007dd8 <TIM_OC4_SetConfig>
      break;
 8007422:	e00e      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	68b9      	ldr	r1, [r7, #8]
 800742a:	4618      	mov	r0, r3
 800742c:	f000 fd3e 	bl	8007eac <TIM_OC5_SetConfig>
      break;
 8007430:	e007      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68b9      	ldr	r1, [r7, #8]
 8007438:	4618      	mov	r0, r3
 800743a:	f000 fd9b 	bl	8007f74 <TIM_OC6_SetConfig>
      break;
 800743e:	e000      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 8007440:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2201      	movs	r2, #1
 8007446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2200      	movs	r2, #0
 800744e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3710      	adds	r7, #16
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800746e:	2b01      	cmp	r3, #1
 8007470:	d101      	bne.n	8007476 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007472:	2302      	movs	r3, #2
 8007474:	e08a      	b.n	800758c <HAL_TIM_IC_ConfigChannel+0x130>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2202      	movs	r2, #2
 8007482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d11b      	bne.n	80074c4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6818      	ldr	r0, [r3, #0]
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	6819      	ldr	r1, [r3, #0]
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	685a      	ldr	r2, [r3, #4]
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	f000 fdd0 	bl	8008040 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	699a      	ldr	r2, [r3, #24]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f022 020c 	bic.w	r2, r2, #12
 80074ae:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6999      	ldr	r1, [r3, #24]
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	689a      	ldr	r2, [r3, #8]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	430a      	orrs	r2, r1
 80074c0:	619a      	str	r2, [r3, #24]
 80074c2:	e05a      	b.n	800757a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b04      	cmp	r3, #4
 80074c8:	d11c      	bne.n	8007504 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6818      	ldr	r0, [r3, #0]
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	6819      	ldr	r1, [r3, #0]
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	685a      	ldr	r2, [r3, #4]
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	f000 fe48 	bl	800816e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	699a      	ldr	r2, [r3, #24]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80074ec:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	6999      	ldr	r1, [r3, #24]
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	021a      	lsls	r2, r3, #8
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	430a      	orrs	r2, r1
 8007500:	619a      	str	r2, [r3, #24]
 8007502:	e03a      	b.n	800757a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b08      	cmp	r3, #8
 8007508:	d11b      	bne.n	8007542 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	6818      	ldr	r0, [r3, #0]
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	6819      	ldr	r1, [r3, #0]
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	f000 fe95 	bl	8008248 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	69da      	ldr	r2, [r3, #28]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f022 020c 	bic.w	r2, r2, #12
 800752c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	69d9      	ldr	r1, [r3, #28]
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	689a      	ldr	r2, [r3, #8]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	430a      	orrs	r2, r1
 800753e:	61da      	str	r2, [r3, #28]
 8007540:	e01b      	b.n	800757a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6818      	ldr	r0, [r3, #0]
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	6819      	ldr	r1, [r3, #0]
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	685a      	ldr	r2, [r3, #4]
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	f000 feb5 	bl	80082c0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	69da      	ldr	r2, [r3, #28]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007564:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	69d9      	ldr	r1, [r3, #28]
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	021a      	lsls	r2, r3, #8
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	430a      	orrs	r2, r1
 8007578:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800758a:	2300      	movs	r3, #0
}
 800758c:	4618      	mov	r0, r3
 800758e:	3710      	adds	r7, #16
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d101      	bne.n	80075ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80075aa:	2302      	movs	r3, #2
 80075ac:	e105      	b.n	80077ba <HAL_TIM_PWM_ConfigChannel+0x226>
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2201      	movs	r2, #1
 80075b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2202      	movs	r2, #2
 80075ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2b14      	cmp	r3, #20
 80075c2:	f200 80f0 	bhi.w	80077a6 <HAL_TIM_PWM_ConfigChannel+0x212>
 80075c6:	a201      	add	r2, pc, #4	; (adr r2, 80075cc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80075c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075cc:	08007621 	.word	0x08007621
 80075d0:	080077a7 	.word	0x080077a7
 80075d4:	080077a7 	.word	0x080077a7
 80075d8:	080077a7 	.word	0x080077a7
 80075dc:	08007661 	.word	0x08007661
 80075e0:	080077a7 	.word	0x080077a7
 80075e4:	080077a7 	.word	0x080077a7
 80075e8:	080077a7 	.word	0x080077a7
 80075ec:	080076a3 	.word	0x080076a3
 80075f0:	080077a7 	.word	0x080077a7
 80075f4:	080077a7 	.word	0x080077a7
 80075f8:	080077a7 	.word	0x080077a7
 80075fc:	080076e3 	.word	0x080076e3
 8007600:	080077a7 	.word	0x080077a7
 8007604:	080077a7 	.word	0x080077a7
 8007608:	080077a7 	.word	0x080077a7
 800760c:	08007725 	.word	0x08007725
 8007610:	080077a7 	.word	0x080077a7
 8007614:	080077a7 	.word	0x080077a7
 8007618:	080077a7 	.word	0x080077a7
 800761c:	08007765 	.word	0x08007765
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	68b9      	ldr	r1, [r7, #8]
 8007626:	4618      	mov	r0, r3
 8007628:	f000 fa34 	bl	8007a94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	699a      	ldr	r2, [r3, #24]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f042 0208 	orr.w	r2, r2, #8
 800763a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	699a      	ldr	r2, [r3, #24]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f022 0204 	bic.w	r2, r2, #4
 800764a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	6999      	ldr	r1, [r3, #24]
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	691a      	ldr	r2, [r3, #16]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	430a      	orrs	r2, r1
 800765c:	619a      	str	r2, [r3, #24]
      break;
 800765e:	e0a3      	b.n	80077a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	68b9      	ldr	r1, [r7, #8]
 8007666:	4618      	mov	r0, r3
 8007668:	f000 faa4 	bl	8007bb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	699a      	ldr	r2, [r3, #24]
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800767a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	699a      	ldr	r2, [r3, #24]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800768a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	6999      	ldr	r1, [r3, #24]
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	021a      	lsls	r2, r3, #8
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	430a      	orrs	r2, r1
 800769e:	619a      	str	r2, [r3, #24]
      break;
 80076a0:	e082      	b.n	80077a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68b9      	ldr	r1, [r7, #8]
 80076a8:	4618      	mov	r0, r3
 80076aa:	f000 fb0d 	bl	8007cc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	69da      	ldr	r2, [r3, #28]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f042 0208 	orr.w	r2, r2, #8
 80076bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	69da      	ldr	r2, [r3, #28]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f022 0204 	bic.w	r2, r2, #4
 80076cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	69d9      	ldr	r1, [r3, #28]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	691a      	ldr	r2, [r3, #16]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	430a      	orrs	r2, r1
 80076de:	61da      	str	r2, [r3, #28]
      break;
 80076e0:	e062      	b.n	80077a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68b9      	ldr	r1, [r7, #8]
 80076e8:	4618      	mov	r0, r3
 80076ea:	f000 fb75 	bl	8007dd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	69da      	ldr	r2, [r3, #28]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	69da      	ldr	r2, [r3, #28]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800770c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	69d9      	ldr	r1, [r3, #28]
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	691b      	ldr	r3, [r3, #16]
 8007718:	021a      	lsls	r2, r3, #8
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	430a      	orrs	r2, r1
 8007720:	61da      	str	r2, [r3, #28]
      break;
 8007722:	e041      	b.n	80077a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68b9      	ldr	r1, [r7, #8]
 800772a:	4618      	mov	r0, r3
 800772c:	f000 fbbe 	bl	8007eac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f042 0208 	orr.w	r2, r2, #8
 800773e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f022 0204 	bic.w	r2, r2, #4
 800774e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	691a      	ldr	r2, [r3, #16]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	430a      	orrs	r2, r1
 8007760:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007762:	e021      	b.n	80077a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	68b9      	ldr	r1, [r7, #8]
 800776a:	4618      	mov	r0, r3
 800776c:	f000 fc02 	bl	8007f74 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800777e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800778e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	021a      	lsls	r2, r3, #8
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	430a      	orrs	r2, r1
 80077a2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80077a4:	e000      	b.n	80077a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80077a6:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop

080077c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d101      	bne.n	80077dc <HAL_TIM_ConfigClockSource+0x18>
 80077d8:	2302      	movs	r3, #2
 80077da:	e0a8      	b.n	800792e <HAL_TIM_ConfigClockSource+0x16a>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2202      	movs	r2, #2
 80077e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80077fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007806:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	2b40      	cmp	r3, #64	; 0x40
 8007816:	d067      	beq.n	80078e8 <HAL_TIM_ConfigClockSource+0x124>
 8007818:	2b40      	cmp	r3, #64	; 0x40
 800781a:	d80b      	bhi.n	8007834 <HAL_TIM_ConfigClockSource+0x70>
 800781c:	2b10      	cmp	r3, #16
 800781e:	d073      	beq.n	8007908 <HAL_TIM_ConfigClockSource+0x144>
 8007820:	2b10      	cmp	r3, #16
 8007822:	d802      	bhi.n	800782a <HAL_TIM_ConfigClockSource+0x66>
 8007824:	2b00      	cmp	r3, #0
 8007826:	d06f      	beq.n	8007908 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007828:	e078      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800782a:	2b20      	cmp	r3, #32
 800782c:	d06c      	beq.n	8007908 <HAL_TIM_ConfigClockSource+0x144>
 800782e:	2b30      	cmp	r3, #48	; 0x30
 8007830:	d06a      	beq.n	8007908 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8007832:	e073      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8007834:	2b70      	cmp	r3, #112	; 0x70
 8007836:	d00d      	beq.n	8007854 <HAL_TIM_ConfigClockSource+0x90>
 8007838:	2b70      	cmp	r3, #112	; 0x70
 800783a:	d804      	bhi.n	8007846 <HAL_TIM_ConfigClockSource+0x82>
 800783c:	2b50      	cmp	r3, #80	; 0x50
 800783e:	d033      	beq.n	80078a8 <HAL_TIM_ConfigClockSource+0xe4>
 8007840:	2b60      	cmp	r3, #96	; 0x60
 8007842:	d041      	beq.n	80078c8 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8007844:	e06a      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8007846:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800784a:	d066      	beq.n	800791a <HAL_TIM_ConfigClockSource+0x156>
 800784c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007850:	d017      	beq.n	8007882 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8007852:	e063      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6818      	ldr	r0, [r3, #0]
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	6899      	ldr	r1, [r3, #8]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	f000 fd84 	bl	8008370 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007876:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	609a      	str	r2, [r3, #8]
      break;
 8007880:	e04c      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6818      	ldr	r0, [r3, #0]
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	6899      	ldr	r1, [r3, #8]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	685a      	ldr	r2, [r3, #4]
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	f000 fd6d 	bl	8008370 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	689a      	ldr	r2, [r3, #8]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078a4:	609a      	str	r2, [r3, #8]
      break;
 80078a6:	e039      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6818      	ldr	r0, [r3, #0]
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	6859      	ldr	r1, [r3, #4]
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	461a      	mov	r2, r3
 80078b6:	f000 fc2b 	bl	8008110 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2150      	movs	r1, #80	; 0x50
 80078c0:	4618      	mov	r0, r3
 80078c2:	f000 fd3a 	bl	800833a <TIM_ITRx_SetConfig>
      break;
 80078c6:	e029      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6818      	ldr	r0, [r3, #0]
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	6859      	ldr	r1, [r3, #4]
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	461a      	mov	r2, r3
 80078d6:	f000 fc87 	bl	80081e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2160      	movs	r1, #96	; 0x60
 80078e0:	4618      	mov	r0, r3
 80078e2:	f000 fd2a 	bl	800833a <TIM_ITRx_SetConfig>
      break;
 80078e6:	e019      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6818      	ldr	r0, [r3, #0]
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	6859      	ldr	r1, [r3, #4]
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	461a      	mov	r2, r3
 80078f6:	f000 fc0b 	bl	8008110 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2140      	movs	r1, #64	; 0x40
 8007900:	4618      	mov	r0, r3
 8007902:	f000 fd1a 	bl	800833a <TIM_ITRx_SetConfig>
      break;
 8007906:	e009      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4619      	mov	r1, r3
 8007912:	4610      	mov	r0, r2
 8007914:	f000 fd11 	bl	800833a <TIM_ITRx_SetConfig>
      break;
 8007918:	e000      	b.n	800791c <HAL_TIM_ConfigClockSource+0x158>
      break;
 800791a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3710      	adds	r7, #16
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}

08007936 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007936:	b480      	push	{r7}
 8007938:	b083      	sub	sp, #12
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800793e:	bf00      	nop
 8007940:	370c      	adds	r7, #12
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr

0800794a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800794a:	b480      	push	{r7}
 800794c:	b083      	sub	sp, #12
 800794e:	af00      	add	r7, sp, #0
 8007950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007952:	bf00      	nop
 8007954:	370c      	adds	r7, #12
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr

0800795e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800795e:	b480      	push	{r7}
 8007960:	b083      	sub	sp, #12
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007966:	bf00      	nop
 8007968:	370c      	adds	r7, #12
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr
	...

08007974 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a3c      	ldr	r2, [pc, #240]	; (8007a78 <TIM_Base_SetConfig+0x104>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d00f      	beq.n	80079ac <TIM_Base_SetConfig+0x38>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007992:	d00b      	beq.n	80079ac <TIM_Base_SetConfig+0x38>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a39      	ldr	r2, [pc, #228]	; (8007a7c <TIM_Base_SetConfig+0x108>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d007      	beq.n	80079ac <TIM_Base_SetConfig+0x38>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a38      	ldr	r2, [pc, #224]	; (8007a80 <TIM_Base_SetConfig+0x10c>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d003      	beq.n	80079ac <TIM_Base_SetConfig+0x38>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a37      	ldr	r2, [pc, #220]	; (8007a84 <TIM_Base_SetConfig+0x110>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d108      	bne.n	80079be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	68fa      	ldr	r2, [r7, #12]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a2d      	ldr	r2, [pc, #180]	; (8007a78 <TIM_Base_SetConfig+0x104>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d01b      	beq.n	80079fe <TIM_Base_SetConfig+0x8a>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079cc:	d017      	beq.n	80079fe <TIM_Base_SetConfig+0x8a>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a2a      	ldr	r2, [pc, #168]	; (8007a7c <TIM_Base_SetConfig+0x108>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d013      	beq.n	80079fe <TIM_Base_SetConfig+0x8a>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a29      	ldr	r2, [pc, #164]	; (8007a80 <TIM_Base_SetConfig+0x10c>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d00f      	beq.n	80079fe <TIM_Base_SetConfig+0x8a>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a28      	ldr	r2, [pc, #160]	; (8007a84 <TIM_Base_SetConfig+0x110>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d00b      	beq.n	80079fe <TIM_Base_SetConfig+0x8a>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a27      	ldr	r2, [pc, #156]	; (8007a88 <TIM_Base_SetConfig+0x114>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d007      	beq.n	80079fe <TIM_Base_SetConfig+0x8a>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a26      	ldr	r2, [pc, #152]	; (8007a8c <TIM_Base_SetConfig+0x118>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d003      	beq.n	80079fe <TIM_Base_SetConfig+0x8a>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a25      	ldr	r2, [pc, #148]	; (8007a90 <TIM_Base_SetConfig+0x11c>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d108      	bne.n	8007a10 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	689a      	ldr	r2, [r3, #8]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4a10      	ldr	r2, [pc, #64]	; (8007a78 <TIM_Base_SetConfig+0x104>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d00f      	beq.n	8007a5c <TIM_Base_SetConfig+0xe8>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a11      	ldr	r2, [pc, #68]	; (8007a84 <TIM_Base_SetConfig+0x110>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d00b      	beq.n	8007a5c <TIM_Base_SetConfig+0xe8>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a10      	ldr	r2, [pc, #64]	; (8007a88 <TIM_Base_SetConfig+0x114>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d007      	beq.n	8007a5c <TIM_Base_SetConfig+0xe8>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a0f      	ldr	r2, [pc, #60]	; (8007a8c <TIM_Base_SetConfig+0x118>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d003      	beq.n	8007a5c <TIM_Base_SetConfig+0xe8>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a0e      	ldr	r2, [pc, #56]	; (8007a90 <TIM_Base_SetConfig+0x11c>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d103      	bne.n	8007a64 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	691a      	ldr	r2, [r3, #16]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2201      	movs	r2, #1
 8007a68:	615a      	str	r2, [r3, #20]
}
 8007a6a:	bf00      	nop
 8007a6c:	3714      	adds	r7, #20
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop
 8007a78:	40012c00 	.word	0x40012c00
 8007a7c:	40000400 	.word	0x40000400
 8007a80:	40000800 	.word	0x40000800
 8007a84:	40013400 	.word	0x40013400
 8007a88:	40014000 	.word	0x40014000
 8007a8c:	40014400 	.word	0x40014400
 8007a90:	40014800 	.word	0x40014800

08007a94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b087      	sub	sp, #28
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6a1b      	ldr	r3, [r3, #32]
 8007aa2:	f023 0201 	bic.w	r2, r3, #1
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f023 0303 	bic.w	r3, r3, #3
 8007ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	68fa      	ldr	r2, [r7, #12]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f023 0302 	bic.w	r3, r3, #2
 8007ae0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	697a      	ldr	r2, [r7, #20]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a2c      	ldr	r2, [pc, #176]	; (8007ba0 <TIM_OC1_SetConfig+0x10c>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d00f      	beq.n	8007b14 <TIM_OC1_SetConfig+0x80>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a2b      	ldr	r2, [pc, #172]	; (8007ba4 <TIM_OC1_SetConfig+0x110>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d00b      	beq.n	8007b14 <TIM_OC1_SetConfig+0x80>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a2a      	ldr	r2, [pc, #168]	; (8007ba8 <TIM_OC1_SetConfig+0x114>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d007      	beq.n	8007b14 <TIM_OC1_SetConfig+0x80>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a29      	ldr	r2, [pc, #164]	; (8007bac <TIM_OC1_SetConfig+0x118>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d003      	beq.n	8007b14 <TIM_OC1_SetConfig+0x80>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a28      	ldr	r2, [pc, #160]	; (8007bb0 <TIM_OC1_SetConfig+0x11c>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d10c      	bne.n	8007b2e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	f023 0308 	bic.w	r3, r3, #8
 8007b1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	697a      	ldr	r2, [r7, #20]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	f023 0304 	bic.w	r3, r3, #4
 8007b2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a1b      	ldr	r2, [pc, #108]	; (8007ba0 <TIM_OC1_SetConfig+0x10c>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d00f      	beq.n	8007b56 <TIM_OC1_SetConfig+0xc2>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a1a      	ldr	r2, [pc, #104]	; (8007ba4 <TIM_OC1_SetConfig+0x110>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d00b      	beq.n	8007b56 <TIM_OC1_SetConfig+0xc2>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a19      	ldr	r2, [pc, #100]	; (8007ba8 <TIM_OC1_SetConfig+0x114>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d007      	beq.n	8007b56 <TIM_OC1_SetConfig+0xc2>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a18      	ldr	r2, [pc, #96]	; (8007bac <TIM_OC1_SetConfig+0x118>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d003      	beq.n	8007b56 <TIM_OC1_SetConfig+0xc2>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a17      	ldr	r2, [pc, #92]	; (8007bb0 <TIM_OC1_SetConfig+0x11c>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d111      	bne.n	8007b7a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	693a      	ldr	r2, [r7, #16]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	697a      	ldr	r2, [r7, #20]
 8007b92:	621a      	str	r2, [r3, #32]
}
 8007b94:	bf00      	nop
 8007b96:	371c      	adds	r7, #28
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr
 8007ba0:	40012c00 	.word	0x40012c00
 8007ba4:	40013400 	.word	0x40013400
 8007ba8:	40014000 	.word	0x40014000
 8007bac:	40014400 	.word	0x40014400
 8007bb0:	40014800 	.word	0x40014800

08007bb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b087      	sub	sp, #28
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a1b      	ldr	r3, [r3, #32]
 8007bc2:	f023 0210 	bic.w	r2, r3, #16
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	699b      	ldr	r3, [r3, #24]
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007be2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	021b      	lsls	r3, r3, #8
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	f023 0320 	bic.w	r3, r3, #32
 8007c02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	011b      	lsls	r3, r3, #4
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a28      	ldr	r2, [pc, #160]	; (8007cb4 <TIM_OC2_SetConfig+0x100>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d003      	beq.n	8007c20 <TIM_OC2_SetConfig+0x6c>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a27      	ldr	r2, [pc, #156]	; (8007cb8 <TIM_OC2_SetConfig+0x104>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d10d      	bne.n	8007c3c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	011b      	lsls	r3, r3, #4
 8007c2e:	697a      	ldr	r2, [r7, #20]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	4a1d      	ldr	r2, [pc, #116]	; (8007cb4 <TIM_OC2_SetConfig+0x100>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d00f      	beq.n	8007c64 <TIM_OC2_SetConfig+0xb0>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	4a1c      	ldr	r2, [pc, #112]	; (8007cb8 <TIM_OC2_SetConfig+0x104>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d00b      	beq.n	8007c64 <TIM_OC2_SetConfig+0xb0>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	4a1b      	ldr	r2, [pc, #108]	; (8007cbc <TIM_OC2_SetConfig+0x108>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d007      	beq.n	8007c64 <TIM_OC2_SetConfig+0xb0>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	4a1a      	ldr	r2, [pc, #104]	; (8007cc0 <TIM_OC2_SetConfig+0x10c>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d003      	beq.n	8007c64 <TIM_OC2_SetConfig+0xb0>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4a19      	ldr	r2, [pc, #100]	; (8007cc4 <TIM_OC2_SetConfig+0x110>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d113      	bne.n	8007c8c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c6a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c72:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	695b      	ldr	r3, [r3, #20]
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	693a      	ldr	r2, [r7, #16]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	699b      	ldr	r3, [r3, #24]
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	693a      	ldr	r2, [r7, #16]
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	693a      	ldr	r2, [r7, #16]
 8007c90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	685a      	ldr	r2, [r3, #4]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	697a      	ldr	r2, [r7, #20]
 8007ca4:	621a      	str	r2, [r3, #32]
}
 8007ca6:	bf00      	nop
 8007ca8:	371c      	adds	r7, #28
 8007caa:	46bd      	mov	sp, r7
 8007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb0:	4770      	bx	lr
 8007cb2:	bf00      	nop
 8007cb4:	40012c00 	.word	0x40012c00
 8007cb8:	40013400 	.word	0x40013400
 8007cbc:	40014000 	.word	0x40014000
 8007cc0:	40014400 	.word	0x40014400
 8007cc4:	40014800 	.word	0x40014800

08007cc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b087      	sub	sp, #28
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a1b      	ldr	r3, [r3, #32]
 8007cd6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6a1b      	ldr	r3, [r3, #32]
 8007ce2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	69db      	ldr	r3, [r3, #28]
 8007cee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f023 0303 	bic.w	r3, r3, #3
 8007d02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	021b      	lsls	r3, r3, #8
 8007d1c:	697a      	ldr	r2, [r7, #20]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a27      	ldr	r2, [pc, #156]	; (8007dc4 <TIM_OC3_SetConfig+0xfc>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d003      	beq.n	8007d32 <TIM_OC3_SetConfig+0x6a>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4a26      	ldr	r2, [pc, #152]	; (8007dc8 <TIM_OC3_SetConfig+0x100>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d10d      	bne.n	8007d4e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	021b      	lsls	r3, r3, #8
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007d4c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	4a1c      	ldr	r2, [pc, #112]	; (8007dc4 <TIM_OC3_SetConfig+0xfc>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d00f      	beq.n	8007d76 <TIM_OC3_SetConfig+0xae>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	4a1b      	ldr	r2, [pc, #108]	; (8007dc8 <TIM_OC3_SetConfig+0x100>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d00b      	beq.n	8007d76 <TIM_OC3_SetConfig+0xae>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	4a1a      	ldr	r2, [pc, #104]	; (8007dcc <TIM_OC3_SetConfig+0x104>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d007      	beq.n	8007d76 <TIM_OC3_SetConfig+0xae>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	4a19      	ldr	r2, [pc, #100]	; (8007dd0 <TIM_OC3_SetConfig+0x108>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d003      	beq.n	8007d76 <TIM_OC3_SetConfig+0xae>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	4a18      	ldr	r2, [pc, #96]	; (8007dd4 <TIM_OC3_SetConfig+0x10c>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d113      	bne.n	8007d9e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	695b      	ldr	r3, [r3, #20]
 8007d8a:	011b      	lsls	r3, r3, #4
 8007d8c:	693a      	ldr	r2, [r7, #16]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	699b      	ldr	r3, [r3, #24]
 8007d96:	011b      	lsls	r3, r3, #4
 8007d98:	693a      	ldr	r2, [r7, #16]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	693a      	ldr	r2, [r7, #16]
 8007da2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	685a      	ldr	r2, [r3, #4]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	697a      	ldr	r2, [r7, #20]
 8007db6:	621a      	str	r2, [r3, #32]
}
 8007db8:	bf00      	nop
 8007dba:	371c      	adds	r7, #28
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr
 8007dc4:	40012c00 	.word	0x40012c00
 8007dc8:	40013400 	.word	0x40013400
 8007dcc:	40014000 	.word	0x40014000
 8007dd0:	40014400 	.word	0x40014400
 8007dd4:	40014800 	.word	0x40014800

08007dd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b087      	sub	sp, #28
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a1b      	ldr	r3, [r3, #32]
 8007de6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6a1b      	ldr	r3, [r3, #32]
 8007df2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	69db      	ldr	r3, [r3, #28]
 8007dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	021b      	lsls	r3, r3, #8
 8007e1a:	68fa      	ldr	r2, [r7, #12]
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	031b      	lsls	r3, r3, #12
 8007e2e:	693a      	ldr	r2, [r7, #16]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	4a18      	ldr	r2, [pc, #96]	; (8007e98 <TIM_OC4_SetConfig+0xc0>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d00f      	beq.n	8007e5c <TIM_OC4_SetConfig+0x84>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4a17      	ldr	r2, [pc, #92]	; (8007e9c <TIM_OC4_SetConfig+0xc4>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d00b      	beq.n	8007e5c <TIM_OC4_SetConfig+0x84>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	4a16      	ldr	r2, [pc, #88]	; (8007ea0 <TIM_OC4_SetConfig+0xc8>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d007      	beq.n	8007e5c <TIM_OC4_SetConfig+0x84>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	4a15      	ldr	r2, [pc, #84]	; (8007ea4 <TIM_OC4_SetConfig+0xcc>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d003      	beq.n	8007e5c <TIM_OC4_SetConfig+0x84>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4a14      	ldr	r2, [pc, #80]	; (8007ea8 <TIM_OC4_SetConfig+0xd0>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d109      	bne.n	8007e70 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	695b      	ldr	r3, [r3, #20]
 8007e68:	019b      	lsls	r3, r3, #6
 8007e6a:	697a      	ldr	r2, [r7, #20]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	697a      	ldr	r2, [r7, #20]
 8007e74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	685a      	ldr	r2, [r3, #4]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	621a      	str	r2, [r3, #32]
}
 8007e8a:	bf00      	nop
 8007e8c:	371c      	adds	r7, #28
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop
 8007e98:	40012c00 	.word	0x40012c00
 8007e9c:	40013400 	.word	0x40013400
 8007ea0:	40014000 	.word	0x40014000
 8007ea4:	40014400 	.word	0x40014400
 8007ea8:	40014800 	.word	0x40014800

08007eac <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b087      	sub	sp, #28
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
 8007eba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ede:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007ef0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	689b      	ldr	r3, [r3, #8]
 8007ef6:	041b      	lsls	r3, r3, #16
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	4a17      	ldr	r2, [pc, #92]	; (8007f60 <TIM_OC5_SetConfig+0xb4>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d00f      	beq.n	8007f26 <TIM_OC5_SetConfig+0x7a>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	4a16      	ldr	r2, [pc, #88]	; (8007f64 <TIM_OC5_SetConfig+0xb8>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d00b      	beq.n	8007f26 <TIM_OC5_SetConfig+0x7a>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	4a15      	ldr	r2, [pc, #84]	; (8007f68 <TIM_OC5_SetConfig+0xbc>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d007      	beq.n	8007f26 <TIM_OC5_SetConfig+0x7a>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	4a14      	ldr	r2, [pc, #80]	; (8007f6c <TIM_OC5_SetConfig+0xc0>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d003      	beq.n	8007f26 <TIM_OC5_SetConfig+0x7a>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a13      	ldr	r2, [pc, #76]	; (8007f70 <TIM_OC5_SetConfig+0xc4>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d109      	bne.n	8007f3a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	695b      	ldr	r3, [r3, #20]
 8007f32:	021b      	lsls	r3, r3, #8
 8007f34:	697a      	ldr	r2, [r7, #20]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	697a      	ldr	r2, [r7, #20]
 8007f3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	685a      	ldr	r2, [r3, #4]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	693a      	ldr	r2, [r7, #16]
 8007f52:	621a      	str	r2, [r3, #32]
}
 8007f54:	bf00      	nop
 8007f56:	371c      	adds	r7, #28
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr
 8007f60:	40012c00 	.word	0x40012c00
 8007f64:	40013400 	.word	0x40013400
 8007f68:	40014000 	.word	0x40014000
 8007f6c:	40014400 	.word	0x40014400
 8007f70:	40014800 	.word	0x40014800

08007f74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b087      	sub	sp, #28
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a1b      	ldr	r3, [r3, #32]
 8007f82:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6a1b      	ldr	r3, [r3, #32]
 8007f8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	021b      	lsls	r3, r3, #8
 8007fae:	68fa      	ldr	r2, [r7, #12]
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007fba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	051b      	lsls	r3, r3, #20
 8007fc2:	693a      	ldr	r2, [r7, #16]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a18      	ldr	r2, [pc, #96]	; (800802c <TIM_OC6_SetConfig+0xb8>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d00f      	beq.n	8007ff0 <TIM_OC6_SetConfig+0x7c>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	4a17      	ldr	r2, [pc, #92]	; (8008030 <TIM_OC6_SetConfig+0xbc>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d00b      	beq.n	8007ff0 <TIM_OC6_SetConfig+0x7c>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4a16      	ldr	r2, [pc, #88]	; (8008034 <TIM_OC6_SetConfig+0xc0>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d007      	beq.n	8007ff0 <TIM_OC6_SetConfig+0x7c>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	4a15      	ldr	r2, [pc, #84]	; (8008038 <TIM_OC6_SetConfig+0xc4>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d003      	beq.n	8007ff0 <TIM_OC6_SetConfig+0x7c>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	4a14      	ldr	r2, [pc, #80]	; (800803c <TIM_OC6_SetConfig+0xc8>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d109      	bne.n	8008004 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ff6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	695b      	ldr	r3, [r3, #20]
 8007ffc:	029b      	lsls	r3, r3, #10
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	4313      	orrs	r3, r2
 8008002:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	697a      	ldr	r2, [r7, #20]
 8008008:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	68fa      	ldr	r2, [r7, #12]
 800800e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	685a      	ldr	r2, [r3, #4]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	693a      	ldr	r2, [r7, #16]
 800801c:	621a      	str	r2, [r3, #32]
}
 800801e:	bf00      	nop
 8008020:	371c      	adds	r7, #28
 8008022:	46bd      	mov	sp, r7
 8008024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008028:	4770      	bx	lr
 800802a:	bf00      	nop
 800802c:	40012c00 	.word	0x40012c00
 8008030:	40013400 	.word	0x40013400
 8008034:	40014000 	.word	0x40014000
 8008038:	40014400 	.word	0x40014400
 800803c:	40014800 	.word	0x40014800

08008040 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008040:	b480      	push	{r7}
 8008042:	b087      	sub	sp, #28
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	607a      	str	r2, [r7, #4]
 800804c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6a1b      	ldr	r3, [r3, #32]
 8008052:	f023 0201 	bic.w	r2, r3, #1
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	699b      	ldr	r3, [r3, #24]
 800805e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6a1b      	ldr	r3, [r3, #32]
 8008064:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	4a24      	ldr	r2, [pc, #144]	; (80080fc <TIM_TI1_SetConfig+0xbc>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d013      	beq.n	8008096 <TIM_TI1_SetConfig+0x56>
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008074:	d00f      	beq.n	8008096 <TIM_TI1_SetConfig+0x56>
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	4a21      	ldr	r2, [pc, #132]	; (8008100 <TIM_TI1_SetConfig+0xc0>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d00b      	beq.n	8008096 <TIM_TI1_SetConfig+0x56>
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	4a20      	ldr	r2, [pc, #128]	; (8008104 <TIM_TI1_SetConfig+0xc4>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d007      	beq.n	8008096 <TIM_TI1_SetConfig+0x56>
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	4a1f      	ldr	r2, [pc, #124]	; (8008108 <TIM_TI1_SetConfig+0xc8>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d003      	beq.n	8008096 <TIM_TI1_SetConfig+0x56>
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	4a1e      	ldr	r2, [pc, #120]	; (800810c <TIM_TI1_SetConfig+0xcc>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d101      	bne.n	800809a <TIM_TI1_SetConfig+0x5a>
 8008096:	2301      	movs	r3, #1
 8008098:	e000      	b.n	800809c <TIM_TI1_SetConfig+0x5c>
 800809a:	2300      	movs	r3, #0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d008      	beq.n	80080b2 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	f023 0303 	bic.w	r3, r3, #3
 80080a6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80080a8:	697a      	ldr	r2, [r7, #20]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	4313      	orrs	r3, r2
 80080ae:	617b      	str	r3, [r7, #20]
 80080b0:	e003      	b.n	80080ba <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	f043 0301 	orr.w	r3, r3, #1
 80080b8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	011b      	lsls	r3, r3, #4
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	697a      	ldr	r2, [r7, #20]
 80080ca:	4313      	orrs	r3, r2
 80080cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	f023 030a 	bic.w	r3, r3, #10
 80080d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	f003 030a 	and.w	r3, r3, #10
 80080dc:	693a      	ldr	r2, [r7, #16]
 80080de:	4313      	orrs	r3, r2
 80080e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	697a      	ldr	r2, [r7, #20]
 80080e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	621a      	str	r2, [r3, #32]
}
 80080ee:	bf00      	nop
 80080f0:	371c      	adds	r7, #28
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	40012c00 	.word	0x40012c00
 8008100:	40000400 	.word	0x40000400
 8008104:	40000800 	.word	0x40000800
 8008108:	40013400 	.word	0x40013400
 800810c:	40014000 	.word	0x40014000

08008110 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008110:	b480      	push	{r7}
 8008112:	b087      	sub	sp, #28
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	60b9      	str	r1, [r7, #8]
 800811a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6a1b      	ldr	r3, [r3, #32]
 8008120:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	6a1b      	ldr	r3, [r3, #32]
 8008126:	f023 0201 	bic.w	r2, r3, #1
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800813a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	011b      	lsls	r3, r3, #4
 8008140:	693a      	ldr	r2, [r7, #16]
 8008142:	4313      	orrs	r3, r2
 8008144:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	f023 030a 	bic.w	r3, r3, #10
 800814c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800814e:	697a      	ldr	r2, [r7, #20]
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	4313      	orrs	r3, r2
 8008154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	693a      	ldr	r2, [r7, #16]
 800815a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	697a      	ldr	r2, [r7, #20]
 8008160:	621a      	str	r2, [r3, #32]
}
 8008162:	bf00      	nop
 8008164:	371c      	adds	r7, #28
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr

0800816e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800816e:	b480      	push	{r7}
 8008170:	b087      	sub	sp, #28
 8008172:	af00      	add	r7, sp, #0
 8008174:	60f8      	str	r0, [r7, #12]
 8008176:	60b9      	str	r1, [r7, #8]
 8008178:	607a      	str	r2, [r7, #4]
 800817a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6a1b      	ldr	r3, [r3, #32]
 8008180:	f023 0210 	bic.w	r2, r3, #16
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	699b      	ldr	r3, [r3, #24]
 800818c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	6a1b      	ldr	r3, [r3, #32]
 8008192:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800819a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	021b      	lsls	r3, r3, #8
 80081a0:	697a      	ldr	r2, [r7, #20]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80081ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	031b      	lsls	r3, r3, #12
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	697a      	ldr	r2, [r7, #20]
 80081b6:	4313      	orrs	r3, r2
 80081b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80081c0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	011b      	lsls	r3, r3, #4
 80081c6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	697a      	ldr	r2, [r7, #20]
 80081d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	693a      	ldr	r2, [r7, #16]
 80081da:	621a      	str	r2, [r3, #32]
}
 80081dc:	bf00      	nop
 80081de:	371c      	adds	r7, #28
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b087      	sub	sp, #28
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	60f8      	str	r0, [r7, #12]
 80081f0:	60b9      	str	r1, [r7, #8]
 80081f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	6a1b      	ldr	r3, [r3, #32]
 80081f8:	f023 0210 	bic.w	r2, r3, #16
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	699b      	ldr	r3, [r3, #24]
 8008204:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6a1b      	ldr	r3, [r3, #32]
 800820a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008212:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	031b      	lsls	r3, r3, #12
 8008218:	697a      	ldr	r2, [r7, #20]
 800821a:	4313      	orrs	r3, r2
 800821c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008224:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	011b      	lsls	r3, r3, #4
 800822a:	693a      	ldr	r2, [r7, #16]
 800822c:	4313      	orrs	r3, r2
 800822e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	697a      	ldr	r2, [r7, #20]
 8008234:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	693a      	ldr	r2, [r7, #16]
 800823a:	621a      	str	r2, [r3, #32]
}
 800823c:	bf00      	nop
 800823e:	371c      	adds	r7, #28
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008248:	b480      	push	{r7}
 800824a:	b087      	sub	sp, #28
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	607a      	str	r2, [r7, #4]
 8008254:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	6a1b      	ldr	r3, [r3, #32]
 800825a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	69db      	ldr	r3, [r3, #28]
 8008266:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6a1b      	ldr	r3, [r3, #32]
 800826c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	f023 0303 	bic.w	r3, r3, #3
 8008274:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008276:	697a      	ldr	r2, [r7, #20]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	4313      	orrs	r3, r2
 800827c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008284:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	011b      	lsls	r3, r3, #4
 800828a:	b2db      	uxtb	r3, r3
 800828c:	697a      	ldr	r2, [r7, #20]
 800828e:	4313      	orrs	r3, r2
 8008290:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008298:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	021b      	lsls	r3, r3, #8
 800829e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80082a2:	693a      	ldr	r2, [r7, #16]
 80082a4:	4313      	orrs	r3, r2
 80082a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	697a      	ldr	r2, [r7, #20]
 80082ac:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	693a      	ldr	r2, [r7, #16]
 80082b2:	621a      	str	r2, [r3, #32]
}
 80082b4:	bf00      	nop
 80082b6:	371c      	adds	r7, #28
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b087      	sub	sp, #28
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	60f8      	str	r0, [r7, #12]
 80082c8:	60b9      	str	r1, [r7, #8]
 80082ca:	607a      	str	r2, [r7, #4]
 80082cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6a1b      	ldr	r3, [r3, #32]
 80082d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	69db      	ldr	r3, [r3, #28]
 80082de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6a1b      	ldr	r3, [r3, #32]
 80082e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	021b      	lsls	r3, r3, #8
 80082f2:	697a      	ldr	r2, [r7, #20]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80082fe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	031b      	lsls	r3, r3, #12
 8008304:	b29b      	uxth	r3, r3
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	4313      	orrs	r3, r2
 800830a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008312:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	031b      	lsls	r3, r3, #12
 8008318:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800831c:	693a      	ldr	r2, [r7, #16]
 800831e:	4313      	orrs	r3, r2
 8008320:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	697a      	ldr	r2, [r7, #20]
 8008326:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	693a      	ldr	r2, [r7, #16]
 800832c:	621a      	str	r2, [r3, #32]
}
 800832e:	bf00      	nop
 8008330:	371c      	adds	r7, #28
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr

0800833a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800833a:	b480      	push	{r7}
 800833c:	b085      	sub	sp, #20
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
 8008342:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008350:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008352:	683a      	ldr	r2, [r7, #0]
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	4313      	orrs	r3, r2
 8008358:	f043 0307 	orr.w	r3, r3, #7
 800835c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	68fa      	ldr	r2, [r7, #12]
 8008362:	609a      	str	r2, [r3, #8]
}
 8008364:	bf00      	nop
 8008366:	3714      	adds	r7, #20
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr

08008370 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008370:	b480      	push	{r7}
 8008372:	b087      	sub	sp, #28
 8008374:	af00      	add	r7, sp, #0
 8008376:	60f8      	str	r0, [r7, #12]
 8008378:	60b9      	str	r1, [r7, #8]
 800837a:	607a      	str	r2, [r7, #4]
 800837c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	689b      	ldr	r3, [r3, #8]
 8008382:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800838a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	021a      	lsls	r2, r3, #8
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	431a      	orrs	r2, r3
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	4313      	orrs	r3, r2
 8008398:	697a      	ldr	r2, [r7, #20]
 800839a:	4313      	orrs	r3, r2
 800839c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	697a      	ldr	r2, [r7, #20]
 80083a2:	609a      	str	r2, [r3, #8]
}
 80083a4:	bf00      	nop
 80083a6:	371c      	adds	r7, #28
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b087      	sub	sp, #28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	f003 031f 	and.w	r3, r3, #31
 80083c2:	2201      	movs	r2, #1
 80083c4:	fa02 f303 	lsl.w	r3, r2, r3
 80083c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	6a1a      	ldr	r2, [r3, #32]
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	43db      	mvns	r3, r3
 80083d2:	401a      	ands	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6a1a      	ldr	r2, [r3, #32]
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	f003 031f 	and.w	r3, r3, #31
 80083e2:	6879      	ldr	r1, [r7, #4]
 80083e4:	fa01 f303 	lsl.w	r3, r1, r3
 80083e8:	431a      	orrs	r2, r3
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	621a      	str	r2, [r3, #32]
}
 80083ee:	bf00      	nop
 80083f0:	371c      	adds	r7, #28
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr
	...

080083fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b085      	sub	sp, #20
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800840c:	2b01      	cmp	r3, #1
 800840e:	d101      	bne.n	8008414 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008410:	2302      	movs	r3, #2
 8008412:	e063      	b.n	80084dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2201      	movs	r2, #1
 8008418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2202      	movs	r2, #2
 8008420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a2b      	ldr	r2, [pc, #172]	; (80084e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d004      	beq.n	8008448 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a2a      	ldr	r2, [pc, #168]	; (80084ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d108      	bne.n	800845a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800844e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	68fa      	ldr	r2, [r7, #12]
 8008456:	4313      	orrs	r3, r2
 8008458:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008460:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	68fa      	ldr	r2, [r7, #12]
 8008468:	4313      	orrs	r3, r2
 800846a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a1b      	ldr	r2, [pc, #108]	; (80084e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d018      	beq.n	80084b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008486:	d013      	beq.n	80084b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a18      	ldr	r2, [pc, #96]	; (80084f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d00e      	beq.n	80084b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a17      	ldr	r2, [pc, #92]	; (80084f4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d009      	beq.n	80084b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a12      	ldr	r2, [pc, #72]	; (80084ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d004      	beq.n	80084b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a13      	ldr	r2, [pc, #76]	; (80084f8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d10c      	bne.n	80084ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	68ba      	ldr	r2, [r7, #8]
 80084be:	4313      	orrs	r3, r2
 80084c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	68ba      	ldr	r2, [r7, #8]
 80084c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2201      	movs	r2, #1
 80084ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084da:	2300      	movs	r3, #0
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3714      	adds	r7, #20
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr
 80084e8:	40012c00 	.word	0x40012c00
 80084ec:	40013400 	.word	0x40013400
 80084f0:	40000400 	.word	0x40000400
 80084f4:	40000800 	.word	0x40000800
 80084f8:	40014000 	.word	0x40014000

080084fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b085      	sub	sp, #20
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008506:	2300      	movs	r3, #0
 8008508:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008510:	2b01      	cmp	r3, #1
 8008512:	d101      	bne.n	8008518 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008514:	2302      	movs	r3, #2
 8008516:	e065      	b.n	80085e4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	4313      	orrs	r3, r2
 800852c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	4313      	orrs	r3, r2
 800853a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	4313      	orrs	r3, r2
 8008548:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4313      	orrs	r3, r2
 8008556:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	4313      	orrs	r3, r2
 8008564:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	695b      	ldr	r3, [r3, #20]
 8008570:	4313      	orrs	r3, r2
 8008572:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800857e:	4313      	orrs	r3, r2
 8008580:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	699b      	ldr	r3, [r3, #24]
 800858c:	041b      	lsls	r3, r3, #16
 800858e:	4313      	orrs	r3, r2
 8008590:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a16      	ldr	r2, [pc, #88]	; (80085f0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d004      	beq.n	80085a6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a14      	ldr	r2, [pc, #80]	; (80085f4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d115      	bne.n	80085d2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b0:	051b      	lsls	r3, r3, #20
 80085b2:	4313      	orrs	r3, r2
 80085b4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	69db      	ldr	r3, [r3, #28]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	6a1b      	ldr	r3, [r3, #32]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3714      	adds	r7, #20
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr
 80085f0:	40012c00 	.word	0x40012c00
 80085f4:	40013400 	.word	0x40013400

080085f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008614:	bf00      	nop
 8008616:	370c      	adds	r7, #12
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008620:	b480      	push	{r7}
 8008622:	b083      	sub	sp, #12
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008628:	bf00      	nop
 800862a:	370c      	adds	r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr

08008634 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b082      	sub	sp, #8
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d101      	bne.n	8008646 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	e040      	b.n	80086c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800864a:	2b00      	cmp	r3, #0
 800864c:	d106      	bne.n	800865c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f7f9 ffbe 	bl	80025d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2224      	movs	r2, #36	; 0x24
 8008660:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f022 0201 	bic.w	r2, r2, #1
 8008670:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 faa8 	bl	8008bc8 <UART_SetConfig>
 8008678:	4603      	mov	r3, r0
 800867a:	2b01      	cmp	r3, #1
 800867c:	d101      	bne.n	8008682 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800867e:	2301      	movs	r3, #1
 8008680:	e022      	b.n	80086c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008686:	2b00      	cmp	r3, #0
 8008688:	d002      	beq.n	8008690 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 fcb6 	bl	8008ffc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	685a      	ldr	r2, [r3, #4]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800869e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	689a      	ldr	r2, [r3, #8]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80086ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	681a      	ldr	r2, [r3, #0]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f042 0201 	orr.w	r2, r2, #1
 80086be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 fd3d 	bl	8009140 <UART_CheckIdleState>
 80086c6:	4603      	mov	r3, r0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3708      	adds	r7, #8
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b08a      	sub	sp, #40	; 0x28
 80086d4:	af02      	add	r7, sp, #8
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	603b      	str	r3, [r7, #0]
 80086dc:	4613      	mov	r3, r2
 80086de:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086e4:	2b20      	cmp	r3, #32
 80086e6:	f040 8081 	bne.w	80087ec <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d002      	beq.n	80086f6 <HAL_UART_Transmit+0x26>
 80086f0:	88fb      	ldrh	r3, [r7, #6]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d101      	bne.n	80086fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80086f6:	2301      	movs	r3, #1
 80086f8:	e079      	b.n	80087ee <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008700:	2b01      	cmp	r3, #1
 8008702:	d101      	bne.n	8008708 <HAL_UART_Transmit+0x38>
 8008704:	2302      	movs	r3, #2
 8008706:	e072      	b.n	80087ee <HAL_UART_Transmit+0x11e>
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2201      	movs	r2, #1
 800870c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2200      	movs	r2, #0
 8008714:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2221      	movs	r2, #33	; 0x21
 800871a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800871c:	f7fa f9f4 	bl	8002b08 <HAL_GetTick>
 8008720:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	88fa      	ldrh	r2, [r7, #6]
 8008726:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	88fa      	ldrh	r2, [r7, #6]
 800872e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	689b      	ldr	r3, [r3, #8]
 8008736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800873a:	d108      	bne.n	800874e <HAL_UART_Transmit+0x7e>
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	691b      	ldr	r3, [r3, #16]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d104      	bne.n	800874e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8008744:	2300      	movs	r3, #0
 8008746:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	61bb      	str	r3, [r7, #24]
 800874c:	e003      	b.n	8008756 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008752:	2300      	movs	r3, #0
 8008754:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008756:	e02d      	b.n	80087b4 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	9300      	str	r3, [sp, #0]
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2200      	movs	r2, #0
 8008760:	2180      	movs	r1, #128	; 0x80
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 fd31 	bl	80091ca <UART_WaitOnFlagUntilTimeout>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d001      	beq.n	8008772 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 800876e:	2303      	movs	r3, #3
 8008770:	e03d      	b.n	80087ee <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8008772:	69fb      	ldr	r3, [r7, #28]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d10b      	bne.n	8008790 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	881a      	ldrh	r2, [r3, #0]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008784:	b292      	uxth	r2, r2
 8008786:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	3302      	adds	r3, #2
 800878c:	61bb      	str	r3, [r7, #24]
 800878e:	e008      	b.n	80087a2 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	781a      	ldrb	r2, [r3, #0]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	b292      	uxth	r2, r2
 800879a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	3301      	adds	r3, #1
 80087a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	3b01      	subs	r3, #1
 80087ac:	b29a      	uxth	r2, r3
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d1cb      	bne.n	8008758 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	9300      	str	r3, [sp, #0]
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	2200      	movs	r2, #0
 80087c8:	2140      	movs	r1, #64	; 0x40
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f000 fcfd 	bl	80091ca <UART_WaitOnFlagUntilTimeout>
 80087d0:	4603      	mov	r3, r0
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d001      	beq.n	80087da <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 80087d6:	2303      	movs	r3, #3
 80087d8:	e009      	b.n	80087ee <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2220      	movs	r2, #32
 80087de:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80087e8:	2300      	movs	r3, #0
 80087ea:	e000      	b.n	80087ee <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80087ec:	2302      	movs	r3, #2
  }
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3720      	adds	r7, #32
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
	...

080087f8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	60f8      	str	r0, [r7, #12]
 8008800:	60b9      	str	r1, [r7, #8]
 8008802:	4613      	mov	r3, r2
 8008804:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800880a:	2b20      	cmp	r3, #32
 800880c:	d16c      	bne.n	80088e8 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d002      	beq.n	800881a <HAL_UART_Receive_DMA+0x22>
 8008814:	88fb      	ldrh	r3, [r7, #6]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d101      	bne.n	800881e <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
 800881c:	e065      	b.n	80088ea <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008824:	2b01      	cmp	r3, #1
 8008826:	d101      	bne.n	800882c <HAL_UART_Receive_DMA+0x34>
 8008828:	2302      	movs	r3, #2
 800882a:	e05e      	b.n	80088ea <HAL_UART_Receive_DMA+0xf2>
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	88fa      	ldrh	r2, [r7, #6]
 800883e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2222      	movs	r2, #34	; 0x22
 800884c:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008852:	2b00      	cmp	r3, #0
 8008854:	d02a      	beq.n	80088ac <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800885a:	4a26      	ldr	r2, [pc, #152]	; (80088f4 <HAL_UART_Receive_DMA+0xfc>)
 800885c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008862:	4a25      	ldr	r2, [pc, #148]	; (80088f8 <HAL_UART_Receive_DMA+0x100>)
 8008864:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800886a:	4a24      	ldr	r2, [pc, #144]	; (80088fc <HAL_UART_Receive_DMA+0x104>)
 800886c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008872:	2200      	movs	r2, #0
 8008874:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	3324      	adds	r3, #36	; 0x24
 8008880:	4619      	mov	r1, r3
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008886:	461a      	mov	r2, r3
 8008888:	88fb      	ldrh	r3, [r7, #6]
 800888a:	f7fc fb68 	bl	8004f5e <HAL_DMA_Start_IT>
 800888e:	4603      	mov	r3, r0
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00b      	beq.n	80088ac <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	2210      	movs	r2, #16
 8008898:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2200      	movs	r2, #0
 800889e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2220      	movs	r2, #32
 80088a6:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80088a8:	2301      	movs	r3, #1
 80088aa:	e01e      	b.n	80088ea <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80088c2:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	689a      	ldr	r2, [r3, #8]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f042 0201 	orr.w	r2, r2, #1
 80088d2:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	689a      	ldr	r2, [r3, #8]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088e2:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80088e4:	2300      	movs	r3, #0
 80088e6:	e000      	b.n	80088ea <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 80088e8:	2302      	movs	r3, #2
  }
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
 80088f2:	bf00      	nop
 80088f4:	0800932b 	.word	0x0800932b
 80088f8:	0800938d 	.word	0x0800938d
 80088fc:	080093a9 	.word	0x080093a9

08008900 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b088      	sub	sp, #32
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	69db      	ldr	r3, [r3, #28]
 800890e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	689b      	ldr	r3, [r3, #8]
 800891e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008920:	69fa      	ldr	r2, [r7, #28]
 8008922:	f640 030f 	movw	r3, #2063	; 0x80f
 8008926:	4013      	ands	r3, r2
 8008928:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d113      	bne.n	8008958 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	f003 0320 	and.w	r3, r3, #32
 8008936:	2b00      	cmp	r3, #0
 8008938:	d00e      	beq.n	8008958 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800893a:	69bb      	ldr	r3, [r7, #24]
 800893c:	f003 0320 	and.w	r3, r3, #32
 8008940:	2b00      	cmp	r3, #0
 8008942:	d009      	beq.n	8008958 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008948:	2b00      	cmp	r3, #0
 800894a:	f000 8114 	beq.w	8008b76 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	4798      	blx	r3
      }
      return;
 8008956:	e10e      	b.n	8008b76 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	2b00      	cmp	r3, #0
 800895c:	f000 80d6 	beq.w	8008b0c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	f003 0301 	and.w	r3, r3, #1
 8008966:	2b00      	cmp	r3, #0
 8008968:	d105      	bne.n	8008976 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008970:	2b00      	cmp	r3, #0
 8008972:	f000 80cb 	beq.w	8008b0c <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008976:	69fb      	ldr	r3, [r7, #28]
 8008978:	f003 0301 	and.w	r3, r3, #1
 800897c:	2b00      	cmp	r3, #0
 800897e:	d00e      	beq.n	800899e <HAL_UART_IRQHandler+0x9e>
 8008980:	69bb      	ldr	r3, [r7, #24]
 8008982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008986:	2b00      	cmp	r3, #0
 8008988:	d009      	beq.n	800899e <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2201      	movs	r2, #1
 8008990:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008996:	f043 0201 	orr.w	r2, r3, #1
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800899e:	69fb      	ldr	r3, [r7, #28]
 80089a0:	f003 0302 	and.w	r3, r3, #2
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d00e      	beq.n	80089c6 <HAL_UART_IRQHandler+0xc6>
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	f003 0301 	and.w	r3, r3, #1
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d009      	beq.n	80089c6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2202      	movs	r2, #2
 80089b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089be:	f043 0204 	orr.w	r2, r3, #4
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089c6:	69fb      	ldr	r3, [r7, #28]
 80089c8:	f003 0304 	and.w	r3, r3, #4
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d00e      	beq.n	80089ee <HAL_UART_IRQHandler+0xee>
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f003 0301 	and.w	r3, r3, #1
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d009      	beq.n	80089ee <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	2204      	movs	r2, #4
 80089e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089e6:	f043 0202 	orr.w	r2, r3, #2
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	f003 0308 	and.w	r3, r3, #8
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d013      	beq.n	8008a20 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80089f8:	69bb      	ldr	r3, [r7, #24]
 80089fa:	f003 0320 	and.w	r3, r3, #32
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d104      	bne.n	8008a0c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d009      	beq.n	8008a20 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2208      	movs	r2, #8
 8008a12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a18:	f043 0208 	orr.w	r2, r3, #8
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d00f      	beq.n	8008a4a <HAL_UART_IRQHandler+0x14a>
 8008a2a:	69bb      	ldr	r3, [r7, #24]
 8008a2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00a      	beq.n	8008a4a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a42:	f043 0220 	orr.w	r2, r3, #32
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	f000 8093 	beq.w	8008b7a <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008a54:	69fb      	ldr	r3, [r7, #28]
 8008a56:	f003 0320 	and.w	r3, r3, #32
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00c      	beq.n	8008a78 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008a5e:	69bb      	ldr	r3, [r7, #24]
 8008a60:	f003 0320 	and.w	r3, r3, #32
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d007      	beq.n	8008a78 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d003      	beq.n	8008a78 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a7c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a88:	2b40      	cmp	r3, #64	; 0x40
 8008a8a:	d004      	beq.n	8008a96 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d031      	beq.n	8008afa <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 fc27 	bl	80092ea <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aa6:	2b40      	cmp	r3, #64	; 0x40
 8008aa8:	d123      	bne.n	8008af2 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	689a      	ldr	r2, [r3, #8]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ab8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d013      	beq.n	8008aea <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ac6:	4a30      	ldr	r2, [pc, #192]	; (8008b88 <HAL_UART_IRQHandler+0x288>)
 8008ac8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7fc faa4 	bl	800501c <HAL_DMA_Abort_IT>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d016      	beq.n	8008b08 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008ae4:	4610      	mov	r0, r2
 8008ae6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ae8:	e00e      	b.n	8008b08 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 f862 	bl	8008bb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008af0:	e00a      	b.n	8008b08 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 f85e 	bl	8008bb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008af8:	e006      	b.n	8008b08 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 f85a 	bl	8008bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008b06:	e038      	b.n	8008b7a <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b08:	bf00      	nop
    return;
 8008b0a:	e036      	b.n	8008b7a <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00d      	beq.n	8008b32 <HAL_UART_IRQHandler+0x232>
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d008      	beq.n	8008b32 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008b28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f000 fca7 	bl	800947e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b30:	e026      	b.n	8008b80 <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008b32:	69fb      	ldr	r3, [r7, #28]
 8008b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d00d      	beq.n	8008b58 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d008      	beq.n	8008b58 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d017      	beq.n	8008b7e <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	4798      	blx	r3
    }
    return;
 8008b56:	e012      	b.n	8008b7e <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008b58:	69fb      	ldr	r3, [r7, #28]
 8008b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d00e      	beq.n	8008b80 <HAL_UART_IRQHandler+0x280>
 8008b62:	69bb      	ldr	r3, [r7, #24]
 8008b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d009      	beq.n	8008b80 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f000 fc6d 	bl	800944c <UART_EndTransmit_IT>
    return;
 8008b72:	bf00      	nop
 8008b74:	e004      	b.n	8008b80 <HAL_UART_IRQHandler+0x280>
      return;
 8008b76:	bf00      	nop
 8008b78:	e002      	b.n	8008b80 <HAL_UART_IRQHandler+0x280>
    return;
 8008b7a:	bf00      	nop
 8008b7c:	e000      	b.n	8008b80 <HAL_UART_IRQHandler+0x280>
    return;
 8008b7e:	bf00      	nop
  }

}
 8008b80:	3720      	adds	r7, #32
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}
 8008b86:	bf00      	nop
 8008b88:	08009421 	.word	0x08009421

08008b8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008bbc:	bf00      	nop
 8008bbe:	370c      	adds	r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b088      	sub	sp, #32
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	689a      	ldr	r2, [r3, #8]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	691b      	ldr	r3, [r3, #16]
 8008be0:	431a      	orrs	r2, r3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	695b      	ldr	r3, [r3, #20]
 8008be6:	431a      	orrs	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	69db      	ldr	r3, [r3, #28]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008bfa:	f023 030c 	bic.w	r3, r3, #12
 8008bfe:	687a      	ldr	r2, [r7, #4]
 8008c00:	6812      	ldr	r2, [r2, #0]
 8008c02:	6939      	ldr	r1, [r7, #16]
 8008c04:	430b      	orrs	r3, r1
 8008c06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	68da      	ldr	r2, [r3, #12]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	430a      	orrs	r2, r1
 8008c1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	699b      	ldr	r3, [r3, #24]
 8008c22:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6a1b      	ldr	r3, [r3, #32]
 8008c28:	693a      	ldr	r2, [r7, #16]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	693a      	ldr	r2, [r7, #16]
 8008c3e:	430a      	orrs	r2, r1
 8008c40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4aa9      	ldr	r2, [pc, #676]	; (8008eec <UART_SetConfig+0x324>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d121      	bne.n	8008c90 <UART_SetConfig+0xc8>
 8008c4c:	4ba8      	ldr	r3, [pc, #672]	; (8008ef0 <UART_SetConfig+0x328>)
 8008c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c50:	f003 0303 	and.w	r3, r3, #3
 8008c54:	2b03      	cmp	r3, #3
 8008c56:	d817      	bhi.n	8008c88 <UART_SetConfig+0xc0>
 8008c58:	a201      	add	r2, pc, #4	; (adr r2, 8008c60 <UART_SetConfig+0x98>)
 8008c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c5e:	bf00      	nop
 8008c60:	08008c71 	.word	0x08008c71
 8008c64:	08008c7d 	.word	0x08008c7d
 8008c68:	08008c83 	.word	0x08008c83
 8008c6c:	08008c77 	.word	0x08008c77
 8008c70:	2301      	movs	r3, #1
 8008c72:	77fb      	strb	r3, [r7, #31]
 8008c74:	e0b2      	b.n	8008ddc <UART_SetConfig+0x214>
 8008c76:	2302      	movs	r3, #2
 8008c78:	77fb      	strb	r3, [r7, #31]
 8008c7a:	e0af      	b.n	8008ddc <UART_SetConfig+0x214>
 8008c7c:	2304      	movs	r3, #4
 8008c7e:	77fb      	strb	r3, [r7, #31]
 8008c80:	e0ac      	b.n	8008ddc <UART_SetConfig+0x214>
 8008c82:	2308      	movs	r3, #8
 8008c84:	77fb      	strb	r3, [r7, #31]
 8008c86:	e0a9      	b.n	8008ddc <UART_SetConfig+0x214>
 8008c88:	2310      	movs	r3, #16
 8008c8a:	77fb      	strb	r3, [r7, #31]
 8008c8c:	bf00      	nop
 8008c8e:	e0a5      	b.n	8008ddc <UART_SetConfig+0x214>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a97      	ldr	r2, [pc, #604]	; (8008ef4 <UART_SetConfig+0x32c>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d123      	bne.n	8008ce2 <UART_SetConfig+0x11a>
 8008c9a:	4b95      	ldr	r3, [pc, #596]	; (8008ef0 <UART_SetConfig+0x328>)
 8008c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008ca2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ca6:	d012      	beq.n	8008cce <UART_SetConfig+0x106>
 8008ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cac:	d802      	bhi.n	8008cb4 <UART_SetConfig+0xec>
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d007      	beq.n	8008cc2 <UART_SetConfig+0xfa>
 8008cb2:	e012      	b.n	8008cda <UART_SetConfig+0x112>
 8008cb4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008cb8:	d00c      	beq.n	8008cd4 <UART_SetConfig+0x10c>
 8008cba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008cbe:	d003      	beq.n	8008cc8 <UART_SetConfig+0x100>
 8008cc0:	e00b      	b.n	8008cda <UART_SetConfig+0x112>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	77fb      	strb	r3, [r7, #31]
 8008cc6:	e089      	b.n	8008ddc <UART_SetConfig+0x214>
 8008cc8:	2302      	movs	r3, #2
 8008cca:	77fb      	strb	r3, [r7, #31]
 8008ccc:	e086      	b.n	8008ddc <UART_SetConfig+0x214>
 8008cce:	2304      	movs	r3, #4
 8008cd0:	77fb      	strb	r3, [r7, #31]
 8008cd2:	e083      	b.n	8008ddc <UART_SetConfig+0x214>
 8008cd4:	2308      	movs	r3, #8
 8008cd6:	77fb      	strb	r3, [r7, #31]
 8008cd8:	e080      	b.n	8008ddc <UART_SetConfig+0x214>
 8008cda:	2310      	movs	r3, #16
 8008cdc:	77fb      	strb	r3, [r7, #31]
 8008cde:	bf00      	nop
 8008ce0:	e07c      	b.n	8008ddc <UART_SetConfig+0x214>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a84      	ldr	r2, [pc, #528]	; (8008ef8 <UART_SetConfig+0x330>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d123      	bne.n	8008d34 <UART_SetConfig+0x16c>
 8008cec:	4b80      	ldr	r3, [pc, #512]	; (8008ef0 <UART_SetConfig+0x328>)
 8008cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cf0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008cf4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008cf8:	d012      	beq.n	8008d20 <UART_SetConfig+0x158>
 8008cfa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008cfe:	d802      	bhi.n	8008d06 <UART_SetConfig+0x13e>
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d007      	beq.n	8008d14 <UART_SetConfig+0x14c>
 8008d04:	e012      	b.n	8008d2c <UART_SetConfig+0x164>
 8008d06:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008d0a:	d00c      	beq.n	8008d26 <UART_SetConfig+0x15e>
 8008d0c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008d10:	d003      	beq.n	8008d1a <UART_SetConfig+0x152>
 8008d12:	e00b      	b.n	8008d2c <UART_SetConfig+0x164>
 8008d14:	2300      	movs	r3, #0
 8008d16:	77fb      	strb	r3, [r7, #31]
 8008d18:	e060      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d1a:	2302      	movs	r3, #2
 8008d1c:	77fb      	strb	r3, [r7, #31]
 8008d1e:	e05d      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d20:	2304      	movs	r3, #4
 8008d22:	77fb      	strb	r3, [r7, #31]
 8008d24:	e05a      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d26:	2308      	movs	r3, #8
 8008d28:	77fb      	strb	r3, [r7, #31]
 8008d2a:	e057      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d2c:	2310      	movs	r3, #16
 8008d2e:	77fb      	strb	r3, [r7, #31]
 8008d30:	bf00      	nop
 8008d32:	e053      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a70      	ldr	r2, [pc, #448]	; (8008efc <UART_SetConfig+0x334>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d123      	bne.n	8008d86 <UART_SetConfig+0x1be>
 8008d3e:	4b6c      	ldr	r3, [pc, #432]	; (8008ef0 <UART_SetConfig+0x328>)
 8008d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d42:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008d46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d4a:	d012      	beq.n	8008d72 <UART_SetConfig+0x1aa>
 8008d4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d50:	d802      	bhi.n	8008d58 <UART_SetConfig+0x190>
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d007      	beq.n	8008d66 <UART_SetConfig+0x19e>
 8008d56:	e012      	b.n	8008d7e <UART_SetConfig+0x1b6>
 8008d58:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008d5c:	d00c      	beq.n	8008d78 <UART_SetConfig+0x1b0>
 8008d5e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008d62:	d003      	beq.n	8008d6c <UART_SetConfig+0x1a4>
 8008d64:	e00b      	b.n	8008d7e <UART_SetConfig+0x1b6>
 8008d66:	2300      	movs	r3, #0
 8008d68:	77fb      	strb	r3, [r7, #31]
 8008d6a:	e037      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d6c:	2302      	movs	r3, #2
 8008d6e:	77fb      	strb	r3, [r7, #31]
 8008d70:	e034      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d72:	2304      	movs	r3, #4
 8008d74:	77fb      	strb	r3, [r7, #31]
 8008d76:	e031      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d78:	2308      	movs	r3, #8
 8008d7a:	77fb      	strb	r3, [r7, #31]
 8008d7c:	e02e      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d7e:	2310      	movs	r3, #16
 8008d80:	77fb      	strb	r3, [r7, #31]
 8008d82:	bf00      	nop
 8008d84:	e02a      	b.n	8008ddc <UART_SetConfig+0x214>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a5d      	ldr	r2, [pc, #372]	; (8008f00 <UART_SetConfig+0x338>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d123      	bne.n	8008dd8 <UART_SetConfig+0x210>
 8008d90:	4b57      	ldr	r3, [pc, #348]	; (8008ef0 <UART_SetConfig+0x328>)
 8008d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d94:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008d98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d9c:	d012      	beq.n	8008dc4 <UART_SetConfig+0x1fc>
 8008d9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008da2:	d802      	bhi.n	8008daa <UART_SetConfig+0x1e2>
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d007      	beq.n	8008db8 <UART_SetConfig+0x1f0>
 8008da8:	e012      	b.n	8008dd0 <UART_SetConfig+0x208>
 8008daa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008dae:	d00c      	beq.n	8008dca <UART_SetConfig+0x202>
 8008db0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008db4:	d003      	beq.n	8008dbe <UART_SetConfig+0x1f6>
 8008db6:	e00b      	b.n	8008dd0 <UART_SetConfig+0x208>
 8008db8:	2300      	movs	r3, #0
 8008dba:	77fb      	strb	r3, [r7, #31]
 8008dbc:	e00e      	b.n	8008ddc <UART_SetConfig+0x214>
 8008dbe:	2302      	movs	r3, #2
 8008dc0:	77fb      	strb	r3, [r7, #31]
 8008dc2:	e00b      	b.n	8008ddc <UART_SetConfig+0x214>
 8008dc4:	2304      	movs	r3, #4
 8008dc6:	77fb      	strb	r3, [r7, #31]
 8008dc8:	e008      	b.n	8008ddc <UART_SetConfig+0x214>
 8008dca:	2308      	movs	r3, #8
 8008dcc:	77fb      	strb	r3, [r7, #31]
 8008dce:	e005      	b.n	8008ddc <UART_SetConfig+0x214>
 8008dd0:	2310      	movs	r3, #16
 8008dd2:	77fb      	strb	r3, [r7, #31]
 8008dd4:	bf00      	nop
 8008dd6:	e001      	b.n	8008ddc <UART_SetConfig+0x214>
 8008dd8:	2310      	movs	r3, #16
 8008dda:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	69db      	ldr	r3, [r3, #28]
 8008de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008de4:	f040 808e 	bne.w	8008f04 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8008de8:	7ffb      	ldrb	r3, [r7, #31]
 8008dea:	2b08      	cmp	r3, #8
 8008dec:	d85e      	bhi.n	8008eac <UART_SetConfig+0x2e4>
 8008dee:	a201      	add	r2, pc, #4	; (adr r2, 8008df4 <UART_SetConfig+0x22c>)
 8008df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df4:	08008e19 	.word	0x08008e19
 8008df8:	08008e39 	.word	0x08008e39
 8008dfc:	08008e59 	.word	0x08008e59
 8008e00:	08008ead 	.word	0x08008ead
 8008e04:	08008e75 	.word	0x08008e75
 8008e08:	08008ead 	.word	0x08008ead
 8008e0c:	08008ead 	.word	0x08008ead
 8008e10:	08008ead 	.word	0x08008ead
 8008e14:	08008e95 	.word	0x08008e95
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e18:	f7fd fcf2 	bl	8006800 <HAL_RCC_GetPCLK1Freq>
 8008e1c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	005a      	lsls	r2, r3, #1
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	085b      	lsrs	r3, r3, #1
 8008e28:	441a      	add	r2, r3
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e32:	b29b      	uxth	r3, r3
 8008e34:	61bb      	str	r3, [r7, #24]
        break;
 8008e36:	e03c      	b.n	8008eb2 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e38:	f7fd fd04 	bl	8006844 <HAL_RCC_GetPCLK2Freq>
 8008e3c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	005a      	lsls	r2, r3, #1
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	085b      	lsrs	r3, r3, #1
 8008e48:	441a      	add	r2, r3
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	685b      	ldr	r3, [r3, #4]
 8008e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	61bb      	str	r3, [r7, #24]
        break;
 8008e56:	e02c      	b.n	8008eb2 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	085b      	lsrs	r3, r3, #1
 8008e5e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8008e62:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	6852      	ldr	r2, [r2, #4]
 8008e6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	61bb      	str	r3, [r7, #24]
        break;
 8008e72:	e01e      	b.n	8008eb2 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e74:	f7fd fc4e 	bl	8006714 <HAL_RCC_GetSysClockFreq>
 8008e78:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	005a      	lsls	r2, r3, #1
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	085b      	lsrs	r3, r3, #1
 8008e84:	441a      	add	r2, r3
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	61bb      	str	r3, [r7, #24]
        break;
 8008e92:	e00e      	b.n	8008eb2 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	085b      	lsrs	r3, r3, #1
 8008e9a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	685b      	ldr	r3, [r3, #4]
 8008ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	61bb      	str	r3, [r7, #24]
        break;
 8008eaa:	e002      	b.n	8008eb2 <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 8008eac:	2301      	movs	r3, #1
 8008eae:	75fb      	strb	r3, [r7, #23]
        break;
 8008eb0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008eb2:	69bb      	ldr	r3, [r7, #24]
 8008eb4:	2b0f      	cmp	r3, #15
 8008eb6:	d916      	bls.n	8008ee6 <UART_SetConfig+0x31e>
 8008eb8:	69bb      	ldr	r3, [r7, #24]
 8008eba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ebe:	d212      	bcs.n	8008ee6 <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008ec0:	69bb      	ldr	r3, [r7, #24]
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	f023 030f 	bic.w	r3, r3, #15
 8008ec8:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008eca:	69bb      	ldr	r3, [r7, #24]
 8008ecc:	085b      	lsrs	r3, r3, #1
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	f003 0307 	and.w	r3, r3, #7
 8008ed4:	b29a      	uxth	r2, r3
 8008ed6:	897b      	ldrh	r3, [r7, #10]
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	897a      	ldrh	r2, [r7, #10]
 8008ee2:	60da      	str	r2, [r3, #12]
 8008ee4:	e07e      	b.n	8008fe4 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	75fb      	strb	r3, [r7, #23]
 8008eea:	e07b      	b.n	8008fe4 <UART_SetConfig+0x41c>
 8008eec:	40013800 	.word	0x40013800
 8008ef0:	40021000 	.word	0x40021000
 8008ef4:	40004400 	.word	0x40004400
 8008ef8:	40004800 	.word	0x40004800
 8008efc:	40004c00 	.word	0x40004c00
 8008f00:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 8008f04:	7ffb      	ldrb	r3, [r7, #31]
 8008f06:	2b08      	cmp	r3, #8
 8008f08:	d85b      	bhi.n	8008fc2 <UART_SetConfig+0x3fa>
 8008f0a:	a201      	add	r2, pc, #4	; (adr r2, 8008f10 <UART_SetConfig+0x348>)
 8008f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f10:	08008f35 	.word	0x08008f35
 8008f14:	08008f53 	.word	0x08008f53
 8008f18:	08008f71 	.word	0x08008f71
 8008f1c:	08008fc3 	.word	0x08008fc3
 8008f20:	08008f8d 	.word	0x08008f8d
 8008f24:	08008fc3 	.word	0x08008fc3
 8008f28:	08008fc3 	.word	0x08008fc3
 8008f2c:	08008fc3 	.word	0x08008fc3
 8008f30:	08008fab 	.word	0x08008fab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f34:	f7fd fc64 	bl	8006800 <HAL_RCC_GetPCLK1Freq>
 8008f38:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	085a      	lsrs	r2, r3, #1
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	441a      	add	r2, r3
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	61bb      	str	r3, [r7, #24]
        break;
 8008f50:	e03a      	b.n	8008fc8 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f52:	f7fd fc77 	bl	8006844 <HAL_RCC_GetPCLK2Freq>
 8008f56:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	085a      	lsrs	r2, r3, #1
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	441a      	add	r2, r3
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	61bb      	str	r3, [r7, #24]
        break;
 8008f6e:	e02b      	b.n	8008fc8 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	085b      	lsrs	r3, r3, #1
 8008f76:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8008f7a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	6852      	ldr	r2, [r2, #4]
 8008f82:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f86:	b29b      	uxth	r3, r3
 8008f88:	61bb      	str	r3, [r7, #24]
        break;
 8008f8a:	e01d      	b.n	8008fc8 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f8c:	f7fd fbc2 	bl	8006714 <HAL_RCC_GetSysClockFreq>
 8008f90:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	085a      	lsrs	r2, r3, #1
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	441a      	add	r2, r3
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fa4:	b29b      	uxth	r3, r3
 8008fa6:	61bb      	str	r3, [r7, #24]
        break;
 8008fa8:	e00e      	b.n	8008fc8 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	085b      	lsrs	r3, r3, #1
 8008fb0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	61bb      	str	r3, [r7, #24]
        break;
 8008fc0:	e002      	b.n	8008fc8 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	75fb      	strb	r3, [r7, #23]
        break;
 8008fc6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	2b0f      	cmp	r3, #15
 8008fcc:	d908      	bls.n	8008fe0 <UART_SetConfig+0x418>
 8008fce:	69bb      	ldr	r3, [r7, #24]
 8008fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fd4:	d204      	bcs.n	8008fe0 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	69ba      	ldr	r2, [r7, #24]
 8008fdc:	60da      	str	r2, [r3, #12]
 8008fde:	e001      	b.n	8008fe4 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3720      	adds	r7, #32
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}
 8008ffa:	bf00      	nop

08008ffc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b083      	sub	sp, #12
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009008:	f003 0301 	and.w	r3, r3, #1
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00a      	beq.n	8009026 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	430a      	orrs	r2, r1
 8009024:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800902a:	f003 0302 	and.w	r3, r3, #2
 800902e:	2b00      	cmp	r3, #0
 8009030:	d00a      	beq.n	8009048 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	430a      	orrs	r2, r1
 8009046:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800904c:	f003 0304 	and.w	r3, r3, #4
 8009050:	2b00      	cmp	r3, #0
 8009052:	d00a      	beq.n	800906a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	430a      	orrs	r2, r1
 8009068:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800906e:	f003 0308 	and.w	r3, r3, #8
 8009072:	2b00      	cmp	r3, #0
 8009074:	d00a      	beq.n	800908c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	430a      	orrs	r2, r1
 800908a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009090:	f003 0310 	and.w	r3, r3, #16
 8009094:	2b00      	cmp	r3, #0
 8009096:	d00a      	beq.n	80090ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b2:	f003 0320 	and.w	r3, r3, #32
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d00a      	beq.n	80090d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	689b      	ldr	r3, [r3, #8]
 80090c0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	430a      	orrs	r2, r1
 80090ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d01a      	beq.n	8009112 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	430a      	orrs	r2, r1
 80090f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090fa:	d10a      	bne.n	8009112 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	430a      	orrs	r2, r1
 8009110:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800911a:	2b00      	cmp	r3, #0
 800911c:	d00a      	beq.n	8009134 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	430a      	orrs	r2, r1
 8009132:	605a      	str	r2, [r3, #4]
  }
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b086      	sub	sp, #24
 8009144:	af02      	add	r7, sp, #8
 8009146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2200      	movs	r2, #0
 800914c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800914e:	f7f9 fcdb 	bl	8002b08 <HAL_GetTick>
 8009152:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f003 0308 	and.w	r3, r3, #8
 800915e:	2b08      	cmp	r3, #8
 8009160:	d10e      	bne.n	8009180 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009162:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009166:	9300      	str	r3, [sp, #0]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2200      	movs	r2, #0
 800916c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f000 f82a 	bl	80091ca <UART_WaitOnFlagUntilTimeout>
 8009176:	4603      	mov	r3, r0
 8009178:	2b00      	cmp	r3, #0
 800917a:	d001      	beq.n	8009180 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800917c:	2303      	movs	r3, #3
 800917e:	e020      	b.n	80091c2 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f003 0304 	and.w	r3, r3, #4
 800918a:	2b04      	cmp	r3, #4
 800918c:	d10e      	bne.n	80091ac <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800918e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009192:	9300      	str	r3, [sp, #0]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2200      	movs	r2, #0
 8009198:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f000 f814 	bl	80091ca <UART_WaitOnFlagUntilTimeout>
 80091a2:	4603      	mov	r3, r0
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d001      	beq.n	80091ac <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091a8:	2303      	movs	r3, #3
 80091aa:	e00a      	b.n	80091c2 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2220      	movs	r2, #32
 80091b0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2220      	movs	r2, #32
 80091b6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2200      	movs	r2, #0
 80091bc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80091c0:	2300      	movs	r3, #0
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3710      	adds	r7, #16
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80091ca:	b580      	push	{r7, lr}
 80091cc:	b084      	sub	sp, #16
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	60f8      	str	r0, [r7, #12]
 80091d2:	60b9      	str	r1, [r7, #8]
 80091d4:	603b      	str	r3, [r7, #0]
 80091d6:	4613      	mov	r3, r2
 80091d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091da:	e05d      	b.n	8009298 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091dc:	69bb      	ldr	r3, [r7, #24]
 80091de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e2:	d059      	beq.n	8009298 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091e4:	f7f9 fc90 	bl	8002b08 <HAL_GetTick>
 80091e8:	4602      	mov	r2, r0
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	1ad3      	subs	r3, r2, r3
 80091ee:	69ba      	ldr	r2, [r7, #24]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d302      	bcc.n	80091fa <UART_WaitOnFlagUntilTimeout+0x30>
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d11b      	bne.n	8009232 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	681a      	ldr	r2, [r3, #0]
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009208:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	689a      	ldr	r2, [r3, #8]
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f022 0201 	bic.w	r2, r2, #1
 8009218:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2220      	movs	r2, #32
 800921e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2220      	movs	r2, #32
 8009224:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2200      	movs	r2, #0
 800922a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800922e:	2303      	movs	r3, #3
 8009230:	e042      	b.n	80092b8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f003 0304 	and.w	r3, r3, #4
 800923c:	2b00      	cmp	r3, #0
 800923e:	d02b      	beq.n	8009298 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	69db      	ldr	r3, [r3, #28]
 8009246:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800924a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800924e:	d123      	bne.n	8009298 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009258:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009268:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	689a      	ldr	r2, [r3, #8]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f022 0201 	bic.w	r2, r2, #1
 8009278:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2220      	movs	r2, #32
 800927e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2220      	movs	r2, #32
 8009284:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2220      	movs	r2, #32
 800928a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2200      	movs	r2, #0
 8009290:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8009294:	2303      	movs	r3, #3
 8009296:	e00f      	b.n	80092b8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	69da      	ldr	r2, [r3, #28]
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	4013      	ands	r3, r2
 80092a2:	68ba      	ldr	r2, [r7, #8]
 80092a4:	429a      	cmp	r2, r3
 80092a6:	bf0c      	ite	eq
 80092a8:	2301      	moveq	r3, #1
 80092aa:	2300      	movne	r3, #0
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	461a      	mov	r2, r3
 80092b0:	79fb      	ldrb	r3, [r7, #7]
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d092      	beq.n	80091dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80092b6:	2300      	movs	r3, #0
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3710      	adds	r7, #16
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}

080092c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b083      	sub	sp, #12
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80092d6:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2220      	movs	r2, #32
 80092dc:	675a      	str	r2, [r3, #116]	; 0x74
}
 80092de:	bf00      	nop
 80092e0:	370c      	adds	r7, #12
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr

080092ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80092ea:	b480      	push	{r7}
 80092ec:	b083      	sub	sp, #12
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009300:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	689a      	ldr	r2, [r3, #8]
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f022 0201 	bic.w	r2, r2, #1
 8009310:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2220      	movs	r2, #32
 8009316:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	661a      	str	r2, [r3, #96]	; 0x60
}
 800931e:	bf00      	nop
 8009320:	370c      	adds	r7, #12
 8009322:	46bd      	mov	sp, r7
 8009324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009328:	4770      	bx	lr

0800932a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800932a:	b580      	push	{r7, lr}
 800932c:	b084      	sub	sp, #16
 800932e:	af00      	add	r7, sp, #0
 8009330:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009336:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	2b20      	cmp	r3, #32
 800933e:	d01e      	beq.n	800937e <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	681a      	ldr	r2, [r3, #0]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009356:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	689a      	ldr	r2, [r3, #8]
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f022 0201 	bic.w	r2, r2, #1
 8009366:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	689a      	ldr	r2, [r3, #8]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009376:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2220      	movs	r2, #32
 800937c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800937e:	68f8      	ldr	r0, [r7, #12]
 8009380:	f7f8 fcde 	bl	8001d40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009384:	bf00      	nop
 8009386:	3710      	adds	r7, #16
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}

0800938c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b084      	sub	sp, #16
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009398:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800939a:	68f8      	ldr	r0, [r7, #12]
 800939c:	f7ff fc00 	bl	8008ba0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093a0:	bf00      	nop
 80093a2:	3710      	adds	r7, #16
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b086      	sub	sp, #24
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093b4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80093ba:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80093c0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093cc:	2b80      	cmp	r3, #128	; 0x80
 80093ce:	d109      	bne.n	80093e4 <UART_DMAError+0x3c>
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	2b21      	cmp	r3, #33	; 0x21
 80093d4:	d106      	bne.n	80093e4 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	2200      	movs	r2, #0
 80093da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80093de:	6978      	ldr	r0, [r7, #20]
 80093e0:	f7ff ff6e 	bl	80092c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	689b      	ldr	r3, [r3, #8]
 80093ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093ee:	2b40      	cmp	r3, #64	; 0x40
 80093f0:	d109      	bne.n	8009406 <UART_DMAError+0x5e>
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2b22      	cmp	r3, #34	; 0x22
 80093f6:	d106      	bne.n	8009406 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	2200      	movs	r2, #0
 80093fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009400:	6978      	ldr	r0, [r7, #20]
 8009402:	f7ff ff72 	bl	80092ea <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800940a:	f043 0210 	orr.w	r2, r3, #16
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009412:	6978      	ldr	r0, [r7, #20]
 8009414:	f7ff fbce 	bl	8008bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009418:	bf00      	nop
 800941a:	3718      	adds	r7, #24
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}

08009420 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2200      	movs	r2, #0
 8009432:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2200      	movs	r2, #0
 800943a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f7ff fbb8 	bl	8008bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009444:	bf00      	nop
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b082      	sub	sp, #8
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009462:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2220      	movs	r2, #32
 8009468:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2200      	movs	r2, #0
 800946e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f7ff fb8b 	bl	8008b8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009476:	bf00      	nop
 8009478:	3708      	adds	r7, #8
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}

0800947e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800947e:	b480      	push	{r7}
 8009480:	b083      	sub	sp, #12
 8009482:	af00      	add	r7, sp, #0
 8009484:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009486:	bf00      	nop
 8009488:	370c      	adds	r7, #12
 800948a:	46bd      	mov	sp, r7
 800948c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009490:	4770      	bx	lr

08009492 <atoi>:
 8009492:	220a      	movs	r2, #10
 8009494:	2100      	movs	r1, #0
 8009496:	f000 bd3b 	b.w	8009f10 <strtol>
	...

0800949c <__errno>:
 800949c:	4b01      	ldr	r3, [pc, #4]	; (80094a4 <__errno+0x8>)
 800949e:	6818      	ldr	r0, [r3, #0]
 80094a0:	4770      	bx	lr
 80094a2:	bf00      	nop
 80094a4:	20000024 	.word	0x20000024

080094a8 <__libc_init_array>:
 80094a8:	b570      	push	{r4, r5, r6, lr}
 80094aa:	4e0d      	ldr	r6, [pc, #52]	; (80094e0 <__libc_init_array+0x38>)
 80094ac:	4c0d      	ldr	r4, [pc, #52]	; (80094e4 <__libc_init_array+0x3c>)
 80094ae:	1ba4      	subs	r4, r4, r6
 80094b0:	10a4      	asrs	r4, r4, #2
 80094b2:	2500      	movs	r5, #0
 80094b4:	42a5      	cmp	r5, r4
 80094b6:	d109      	bne.n	80094cc <__libc_init_array+0x24>
 80094b8:	4e0b      	ldr	r6, [pc, #44]	; (80094e8 <__libc_init_array+0x40>)
 80094ba:	4c0c      	ldr	r4, [pc, #48]	; (80094ec <__libc_init_array+0x44>)
 80094bc:	f002 f904 	bl	800b6c8 <_init>
 80094c0:	1ba4      	subs	r4, r4, r6
 80094c2:	10a4      	asrs	r4, r4, #2
 80094c4:	2500      	movs	r5, #0
 80094c6:	42a5      	cmp	r5, r4
 80094c8:	d105      	bne.n	80094d6 <__libc_init_array+0x2e>
 80094ca:	bd70      	pop	{r4, r5, r6, pc}
 80094cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80094d0:	4798      	blx	r3
 80094d2:	3501      	adds	r5, #1
 80094d4:	e7ee      	b.n	80094b4 <__libc_init_array+0xc>
 80094d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80094da:	4798      	blx	r3
 80094dc:	3501      	adds	r5, #1
 80094de:	e7f2      	b.n	80094c6 <__libc_init_array+0x1e>
 80094e0:	0800b9f8 	.word	0x0800b9f8
 80094e4:	0800b9f8 	.word	0x0800b9f8
 80094e8:	0800b9f8 	.word	0x0800b9f8
 80094ec:	0800b9fc 	.word	0x0800b9fc

080094f0 <memcmp>:
 80094f0:	b530      	push	{r4, r5, lr}
 80094f2:	2400      	movs	r4, #0
 80094f4:	42a2      	cmp	r2, r4
 80094f6:	d101      	bne.n	80094fc <memcmp+0xc>
 80094f8:	2000      	movs	r0, #0
 80094fa:	e007      	b.n	800950c <memcmp+0x1c>
 80094fc:	5d03      	ldrb	r3, [r0, r4]
 80094fe:	3401      	adds	r4, #1
 8009500:	190d      	adds	r5, r1, r4
 8009502:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8009506:	42ab      	cmp	r3, r5
 8009508:	d0f4      	beq.n	80094f4 <memcmp+0x4>
 800950a:	1b58      	subs	r0, r3, r5
 800950c:	bd30      	pop	{r4, r5, pc}

0800950e <memset>:
 800950e:	4402      	add	r2, r0
 8009510:	4603      	mov	r3, r0
 8009512:	4293      	cmp	r3, r2
 8009514:	d100      	bne.n	8009518 <memset+0xa>
 8009516:	4770      	bx	lr
 8009518:	f803 1b01 	strb.w	r1, [r3], #1
 800951c:	e7f9      	b.n	8009512 <memset+0x4>

0800951e <__cvt>:
 800951e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009522:	ec55 4b10 	vmov	r4, r5, d0
 8009526:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009528:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800952c:	2d00      	cmp	r5, #0
 800952e:	460e      	mov	r6, r1
 8009530:	4691      	mov	r9, r2
 8009532:	4619      	mov	r1, r3
 8009534:	bfb8      	it	lt
 8009536:	4622      	movlt	r2, r4
 8009538:	462b      	mov	r3, r5
 800953a:	f027 0720 	bic.w	r7, r7, #32
 800953e:	bfbb      	ittet	lt
 8009540:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009544:	461d      	movlt	r5, r3
 8009546:	2300      	movge	r3, #0
 8009548:	232d      	movlt	r3, #45	; 0x2d
 800954a:	bfb8      	it	lt
 800954c:	4614      	movlt	r4, r2
 800954e:	2f46      	cmp	r7, #70	; 0x46
 8009550:	700b      	strb	r3, [r1, #0]
 8009552:	d004      	beq.n	800955e <__cvt+0x40>
 8009554:	2f45      	cmp	r7, #69	; 0x45
 8009556:	d100      	bne.n	800955a <__cvt+0x3c>
 8009558:	3601      	adds	r6, #1
 800955a:	2102      	movs	r1, #2
 800955c:	e000      	b.n	8009560 <__cvt+0x42>
 800955e:	2103      	movs	r1, #3
 8009560:	ab03      	add	r3, sp, #12
 8009562:	9301      	str	r3, [sp, #4]
 8009564:	ab02      	add	r3, sp, #8
 8009566:	9300      	str	r3, [sp, #0]
 8009568:	4632      	mov	r2, r6
 800956a:	4653      	mov	r3, sl
 800956c:	ec45 4b10 	vmov	d0, r4, r5
 8009570:	f000 fd72 	bl	800a058 <_dtoa_r>
 8009574:	2f47      	cmp	r7, #71	; 0x47
 8009576:	4680      	mov	r8, r0
 8009578:	d102      	bne.n	8009580 <__cvt+0x62>
 800957a:	f019 0f01 	tst.w	r9, #1
 800957e:	d026      	beq.n	80095ce <__cvt+0xb0>
 8009580:	2f46      	cmp	r7, #70	; 0x46
 8009582:	eb08 0906 	add.w	r9, r8, r6
 8009586:	d111      	bne.n	80095ac <__cvt+0x8e>
 8009588:	f898 3000 	ldrb.w	r3, [r8]
 800958c:	2b30      	cmp	r3, #48	; 0x30
 800958e:	d10a      	bne.n	80095a6 <__cvt+0x88>
 8009590:	2200      	movs	r2, #0
 8009592:	2300      	movs	r3, #0
 8009594:	4620      	mov	r0, r4
 8009596:	4629      	mov	r1, r5
 8009598:	f7f7 fa96 	bl	8000ac8 <__aeabi_dcmpeq>
 800959c:	b918      	cbnz	r0, 80095a6 <__cvt+0x88>
 800959e:	f1c6 0601 	rsb	r6, r6, #1
 80095a2:	f8ca 6000 	str.w	r6, [sl]
 80095a6:	f8da 3000 	ldr.w	r3, [sl]
 80095aa:	4499      	add	r9, r3
 80095ac:	2200      	movs	r2, #0
 80095ae:	2300      	movs	r3, #0
 80095b0:	4620      	mov	r0, r4
 80095b2:	4629      	mov	r1, r5
 80095b4:	f7f7 fa88 	bl	8000ac8 <__aeabi_dcmpeq>
 80095b8:	b938      	cbnz	r0, 80095ca <__cvt+0xac>
 80095ba:	2230      	movs	r2, #48	; 0x30
 80095bc:	9b03      	ldr	r3, [sp, #12]
 80095be:	454b      	cmp	r3, r9
 80095c0:	d205      	bcs.n	80095ce <__cvt+0xb0>
 80095c2:	1c59      	adds	r1, r3, #1
 80095c4:	9103      	str	r1, [sp, #12]
 80095c6:	701a      	strb	r2, [r3, #0]
 80095c8:	e7f8      	b.n	80095bc <__cvt+0x9e>
 80095ca:	f8cd 900c 	str.w	r9, [sp, #12]
 80095ce:	9b03      	ldr	r3, [sp, #12]
 80095d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095d2:	eba3 0308 	sub.w	r3, r3, r8
 80095d6:	4640      	mov	r0, r8
 80095d8:	6013      	str	r3, [r2, #0]
 80095da:	b004      	add	sp, #16
 80095dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080095e0 <__exponent>:
 80095e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095e2:	2900      	cmp	r1, #0
 80095e4:	4604      	mov	r4, r0
 80095e6:	bfba      	itte	lt
 80095e8:	4249      	neglt	r1, r1
 80095ea:	232d      	movlt	r3, #45	; 0x2d
 80095ec:	232b      	movge	r3, #43	; 0x2b
 80095ee:	2909      	cmp	r1, #9
 80095f0:	f804 2b02 	strb.w	r2, [r4], #2
 80095f4:	7043      	strb	r3, [r0, #1]
 80095f6:	dd20      	ble.n	800963a <__exponent+0x5a>
 80095f8:	f10d 0307 	add.w	r3, sp, #7
 80095fc:	461f      	mov	r7, r3
 80095fe:	260a      	movs	r6, #10
 8009600:	fb91 f5f6 	sdiv	r5, r1, r6
 8009604:	fb06 1115 	mls	r1, r6, r5, r1
 8009608:	3130      	adds	r1, #48	; 0x30
 800960a:	2d09      	cmp	r5, #9
 800960c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009610:	f103 32ff 	add.w	r2, r3, #4294967295
 8009614:	4629      	mov	r1, r5
 8009616:	dc09      	bgt.n	800962c <__exponent+0x4c>
 8009618:	3130      	adds	r1, #48	; 0x30
 800961a:	3b02      	subs	r3, #2
 800961c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009620:	42bb      	cmp	r3, r7
 8009622:	4622      	mov	r2, r4
 8009624:	d304      	bcc.n	8009630 <__exponent+0x50>
 8009626:	1a10      	subs	r0, r2, r0
 8009628:	b003      	add	sp, #12
 800962a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800962c:	4613      	mov	r3, r2
 800962e:	e7e7      	b.n	8009600 <__exponent+0x20>
 8009630:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009634:	f804 2b01 	strb.w	r2, [r4], #1
 8009638:	e7f2      	b.n	8009620 <__exponent+0x40>
 800963a:	2330      	movs	r3, #48	; 0x30
 800963c:	4419      	add	r1, r3
 800963e:	7083      	strb	r3, [r0, #2]
 8009640:	1d02      	adds	r2, r0, #4
 8009642:	70c1      	strb	r1, [r0, #3]
 8009644:	e7ef      	b.n	8009626 <__exponent+0x46>
	...

08009648 <_printf_float>:
 8009648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800964c:	b08d      	sub	sp, #52	; 0x34
 800964e:	460c      	mov	r4, r1
 8009650:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009654:	4616      	mov	r6, r2
 8009656:	461f      	mov	r7, r3
 8009658:	4605      	mov	r5, r0
 800965a:	f001 fab9 	bl	800abd0 <_localeconv_r>
 800965e:	6803      	ldr	r3, [r0, #0]
 8009660:	9304      	str	r3, [sp, #16]
 8009662:	4618      	mov	r0, r3
 8009664:	f7f6 fdb4 	bl	80001d0 <strlen>
 8009668:	2300      	movs	r3, #0
 800966a:	930a      	str	r3, [sp, #40]	; 0x28
 800966c:	f8d8 3000 	ldr.w	r3, [r8]
 8009670:	9005      	str	r0, [sp, #20]
 8009672:	3307      	adds	r3, #7
 8009674:	f023 0307 	bic.w	r3, r3, #7
 8009678:	f103 0208 	add.w	r2, r3, #8
 800967c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009680:	f8d4 b000 	ldr.w	fp, [r4]
 8009684:	f8c8 2000 	str.w	r2, [r8]
 8009688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800968c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009690:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009694:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009698:	9307      	str	r3, [sp, #28]
 800969a:	f8cd 8018 	str.w	r8, [sp, #24]
 800969e:	f04f 32ff 	mov.w	r2, #4294967295
 80096a2:	4ba7      	ldr	r3, [pc, #668]	; (8009940 <_printf_float+0x2f8>)
 80096a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096a8:	f7f7 fa40 	bl	8000b2c <__aeabi_dcmpun>
 80096ac:	bb70      	cbnz	r0, 800970c <_printf_float+0xc4>
 80096ae:	f04f 32ff 	mov.w	r2, #4294967295
 80096b2:	4ba3      	ldr	r3, [pc, #652]	; (8009940 <_printf_float+0x2f8>)
 80096b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096b8:	f7f7 fa1a 	bl	8000af0 <__aeabi_dcmple>
 80096bc:	bb30      	cbnz	r0, 800970c <_printf_float+0xc4>
 80096be:	2200      	movs	r2, #0
 80096c0:	2300      	movs	r3, #0
 80096c2:	4640      	mov	r0, r8
 80096c4:	4649      	mov	r1, r9
 80096c6:	f7f7 fa09 	bl	8000adc <__aeabi_dcmplt>
 80096ca:	b110      	cbz	r0, 80096d2 <_printf_float+0x8a>
 80096cc:	232d      	movs	r3, #45	; 0x2d
 80096ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096d2:	4a9c      	ldr	r2, [pc, #624]	; (8009944 <_printf_float+0x2fc>)
 80096d4:	4b9c      	ldr	r3, [pc, #624]	; (8009948 <_printf_float+0x300>)
 80096d6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80096da:	bf8c      	ite	hi
 80096dc:	4690      	movhi	r8, r2
 80096de:	4698      	movls	r8, r3
 80096e0:	2303      	movs	r3, #3
 80096e2:	f02b 0204 	bic.w	r2, fp, #4
 80096e6:	6123      	str	r3, [r4, #16]
 80096e8:	6022      	str	r2, [r4, #0]
 80096ea:	f04f 0900 	mov.w	r9, #0
 80096ee:	9700      	str	r7, [sp, #0]
 80096f0:	4633      	mov	r3, r6
 80096f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80096f4:	4621      	mov	r1, r4
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 f9e6 	bl	8009ac8 <_printf_common>
 80096fc:	3001      	adds	r0, #1
 80096fe:	f040 808d 	bne.w	800981c <_printf_float+0x1d4>
 8009702:	f04f 30ff 	mov.w	r0, #4294967295
 8009706:	b00d      	add	sp, #52	; 0x34
 8009708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800970c:	4642      	mov	r2, r8
 800970e:	464b      	mov	r3, r9
 8009710:	4640      	mov	r0, r8
 8009712:	4649      	mov	r1, r9
 8009714:	f7f7 fa0a 	bl	8000b2c <__aeabi_dcmpun>
 8009718:	b110      	cbz	r0, 8009720 <_printf_float+0xd8>
 800971a:	4a8c      	ldr	r2, [pc, #560]	; (800994c <_printf_float+0x304>)
 800971c:	4b8c      	ldr	r3, [pc, #560]	; (8009950 <_printf_float+0x308>)
 800971e:	e7da      	b.n	80096d6 <_printf_float+0x8e>
 8009720:	6861      	ldr	r1, [r4, #4]
 8009722:	1c4b      	adds	r3, r1, #1
 8009724:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009728:	a80a      	add	r0, sp, #40	; 0x28
 800972a:	d13e      	bne.n	80097aa <_printf_float+0x162>
 800972c:	2306      	movs	r3, #6
 800972e:	6063      	str	r3, [r4, #4]
 8009730:	2300      	movs	r3, #0
 8009732:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009736:	ab09      	add	r3, sp, #36	; 0x24
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	ec49 8b10 	vmov	d0, r8, r9
 800973e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009742:	6022      	str	r2, [r4, #0]
 8009744:	f8cd a004 	str.w	sl, [sp, #4]
 8009748:	6861      	ldr	r1, [r4, #4]
 800974a:	4628      	mov	r0, r5
 800974c:	f7ff fee7 	bl	800951e <__cvt>
 8009750:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009754:	2b47      	cmp	r3, #71	; 0x47
 8009756:	4680      	mov	r8, r0
 8009758:	d109      	bne.n	800976e <_printf_float+0x126>
 800975a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800975c:	1cd8      	adds	r0, r3, #3
 800975e:	db02      	blt.n	8009766 <_printf_float+0x11e>
 8009760:	6862      	ldr	r2, [r4, #4]
 8009762:	4293      	cmp	r3, r2
 8009764:	dd47      	ble.n	80097f6 <_printf_float+0x1ae>
 8009766:	f1aa 0a02 	sub.w	sl, sl, #2
 800976a:	fa5f fa8a 	uxtb.w	sl, sl
 800976e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009772:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009774:	d824      	bhi.n	80097c0 <_printf_float+0x178>
 8009776:	3901      	subs	r1, #1
 8009778:	4652      	mov	r2, sl
 800977a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800977e:	9109      	str	r1, [sp, #36]	; 0x24
 8009780:	f7ff ff2e 	bl	80095e0 <__exponent>
 8009784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009786:	1813      	adds	r3, r2, r0
 8009788:	2a01      	cmp	r2, #1
 800978a:	4681      	mov	r9, r0
 800978c:	6123      	str	r3, [r4, #16]
 800978e:	dc02      	bgt.n	8009796 <_printf_float+0x14e>
 8009790:	6822      	ldr	r2, [r4, #0]
 8009792:	07d1      	lsls	r1, r2, #31
 8009794:	d501      	bpl.n	800979a <_printf_float+0x152>
 8009796:	3301      	adds	r3, #1
 8009798:	6123      	str	r3, [r4, #16]
 800979a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d0a5      	beq.n	80096ee <_printf_float+0xa6>
 80097a2:	232d      	movs	r3, #45	; 0x2d
 80097a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097a8:	e7a1      	b.n	80096ee <_printf_float+0xa6>
 80097aa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80097ae:	f000 8177 	beq.w	8009aa0 <_printf_float+0x458>
 80097b2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80097b6:	d1bb      	bne.n	8009730 <_printf_float+0xe8>
 80097b8:	2900      	cmp	r1, #0
 80097ba:	d1b9      	bne.n	8009730 <_printf_float+0xe8>
 80097bc:	2301      	movs	r3, #1
 80097be:	e7b6      	b.n	800972e <_printf_float+0xe6>
 80097c0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80097c4:	d119      	bne.n	80097fa <_printf_float+0x1b2>
 80097c6:	2900      	cmp	r1, #0
 80097c8:	6863      	ldr	r3, [r4, #4]
 80097ca:	dd0c      	ble.n	80097e6 <_printf_float+0x19e>
 80097cc:	6121      	str	r1, [r4, #16]
 80097ce:	b913      	cbnz	r3, 80097d6 <_printf_float+0x18e>
 80097d0:	6822      	ldr	r2, [r4, #0]
 80097d2:	07d2      	lsls	r2, r2, #31
 80097d4:	d502      	bpl.n	80097dc <_printf_float+0x194>
 80097d6:	3301      	adds	r3, #1
 80097d8:	440b      	add	r3, r1
 80097da:	6123      	str	r3, [r4, #16]
 80097dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097de:	65a3      	str	r3, [r4, #88]	; 0x58
 80097e0:	f04f 0900 	mov.w	r9, #0
 80097e4:	e7d9      	b.n	800979a <_printf_float+0x152>
 80097e6:	b913      	cbnz	r3, 80097ee <_printf_float+0x1a6>
 80097e8:	6822      	ldr	r2, [r4, #0]
 80097ea:	07d0      	lsls	r0, r2, #31
 80097ec:	d501      	bpl.n	80097f2 <_printf_float+0x1aa>
 80097ee:	3302      	adds	r3, #2
 80097f0:	e7f3      	b.n	80097da <_printf_float+0x192>
 80097f2:	2301      	movs	r3, #1
 80097f4:	e7f1      	b.n	80097da <_printf_float+0x192>
 80097f6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80097fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80097fe:	4293      	cmp	r3, r2
 8009800:	db05      	blt.n	800980e <_printf_float+0x1c6>
 8009802:	6822      	ldr	r2, [r4, #0]
 8009804:	6123      	str	r3, [r4, #16]
 8009806:	07d1      	lsls	r1, r2, #31
 8009808:	d5e8      	bpl.n	80097dc <_printf_float+0x194>
 800980a:	3301      	adds	r3, #1
 800980c:	e7e5      	b.n	80097da <_printf_float+0x192>
 800980e:	2b00      	cmp	r3, #0
 8009810:	bfd4      	ite	le
 8009812:	f1c3 0302 	rsble	r3, r3, #2
 8009816:	2301      	movgt	r3, #1
 8009818:	4413      	add	r3, r2
 800981a:	e7de      	b.n	80097da <_printf_float+0x192>
 800981c:	6823      	ldr	r3, [r4, #0]
 800981e:	055a      	lsls	r2, r3, #21
 8009820:	d407      	bmi.n	8009832 <_printf_float+0x1ea>
 8009822:	6923      	ldr	r3, [r4, #16]
 8009824:	4642      	mov	r2, r8
 8009826:	4631      	mov	r1, r6
 8009828:	4628      	mov	r0, r5
 800982a:	47b8      	blx	r7
 800982c:	3001      	adds	r0, #1
 800982e:	d12b      	bne.n	8009888 <_printf_float+0x240>
 8009830:	e767      	b.n	8009702 <_printf_float+0xba>
 8009832:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009836:	f240 80dc 	bls.w	80099f2 <_printf_float+0x3aa>
 800983a:	2200      	movs	r2, #0
 800983c:	2300      	movs	r3, #0
 800983e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009842:	f7f7 f941 	bl	8000ac8 <__aeabi_dcmpeq>
 8009846:	2800      	cmp	r0, #0
 8009848:	d033      	beq.n	80098b2 <_printf_float+0x26a>
 800984a:	2301      	movs	r3, #1
 800984c:	4a41      	ldr	r2, [pc, #260]	; (8009954 <_printf_float+0x30c>)
 800984e:	4631      	mov	r1, r6
 8009850:	4628      	mov	r0, r5
 8009852:	47b8      	blx	r7
 8009854:	3001      	adds	r0, #1
 8009856:	f43f af54 	beq.w	8009702 <_printf_float+0xba>
 800985a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800985e:	429a      	cmp	r2, r3
 8009860:	db02      	blt.n	8009868 <_printf_float+0x220>
 8009862:	6823      	ldr	r3, [r4, #0]
 8009864:	07d8      	lsls	r0, r3, #31
 8009866:	d50f      	bpl.n	8009888 <_printf_float+0x240>
 8009868:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800986c:	4631      	mov	r1, r6
 800986e:	4628      	mov	r0, r5
 8009870:	47b8      	blx	r7
 8009872:	3001      	adds	r0, #1
 8009874:	f43f af45 	beq.w	8009702 <_printf_float+0xba>
 8009878:	f04f 0800 	mov.w	r8, #0
 800987c:	f104 091a 	add.w	r9, r4, #26
 8009880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009882:	3b01      	subs	r3, #1
 8009884:	4543      	cmp	r3, r8
 8009886:	dc09      	bgt.n	800989c <_printf_float+0x254>
 8009888:	6823      	ldr	r3, [r4, #0]
 800988a:	079b      	lsls	r3, r3, #30
 800988c:	f100 8103 	bmi.w	8009a96 <_printf_float+0x44e>
 8009890:	68e0      	ldr	r0, [r4, #12]
 8009892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009894:	4298      	cmp	r0, r3
 8009896:	bfb8      	it	lt
 8009898:	4618      	movlt	r0, r3
 800989a:	e734      	b.n	8009706 <_printf_float+0xbe>
 800989c:	2301      	movs	r3, #1
 800989e:	464a      	mov	r2, r9
 80098a0:	4631      	mov	r1, r6
 80098a2:	4628      	mov	r0, r5
 80098a4:	47b8      	blx	r7
 80098a6:	3001      	adds	r0, #1
 80098a8:	f43f af2b 	beq.w	8009702 <_printf_float+0xba>
 80098ac:	f108 0801 	add.w	r8, r8, #1
 80098b0:	e7e6      	b.n	8009880 <_printf_float+0x238>
 80098b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	dc2b      	bgt.n	8009910 <_printf_float+0x2c8>
 80098b8:	2301      	movs	r3, #1
 80098ba:	4a26      	ldr	r2, [pc, #152]	; (8009954 <_printf_float+0x30c>)
 80098bc:	4631      	mov	r1, r6
 80098be:	4628      	mov	r0, r5
 80098c0:	47b8      	blx	r7
 80098c2:	3001      	adds	r0, #1
 80098c4:	f43f af1d 	beq.w	8009702 <_printf_float+0xba>
 80098c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ca:	b923      	cbnz	r3, 80098d6 <_printf_float+0x28e>
 80098cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ce:	b913      	cbnz	r3, 80098d6 <_printf_float+0x28e>
 80098d0:	6823      	ldr	r3, [r4, #0]
 80098d2:	07d9      	lsls	r1, r3, #31
 80098d4:	d5d8      	bpl.n	8009888 <_printf_float+0x240>
 80098d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098da:	4631      	mov	r1, r6
 80098dc:	4628      	mov	r0, r5
 80098de:	47b8      	blx	r7
 80098e0:	3001      	adds	r0, #1
 80098e2:	f43f af0e 	beq.w	8009702 <_printf_float+0xba>
 80098e6:	f04f 0900 	mov.w	r9, #0
 80098ea:	f104 0a1a 	add.w	sl, r4, #26
 80098ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098f0:	425b      	negs	r3, r3
 80098f2:	454b      	cmp	r3, r9
 80098f4:	dc01      	bgt.n	80098fa <_printf_float+0x2b2>
 80098f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098f8:	e794      	b.n	8009824 <_printf_float+0x1dc>
 80098fa:	2301      	movs	r3, #1
 80098fc:	4652      	mov	r2, sl
 80098fe:	4631      	mov	r1, r6
 8009900:	4628      	mov	r0, r5
 8009902:	47b8      	blx	r7
 8009904:	3001      	adds	r0, #1
 8009906:	f43f aefc 	beq.w	8009702 <_printf_float+0xba>
 800990a:	f109 0901 	add.w	r9, r9, #1
 800990e:	e7ee      	b.n	80098ee <_printf_float+0x2a6>
 8009910:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009912:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009914:	429a      	cmp	r2, r3
 8009916:	bfa8      	it	ge
 8009918:	461a      	movge	r2, r3
 800991a:	2a00      	cmp	r2, #0
 800991c:	4691      	mov	r9, r2
 800991e:	dd07      	ble.n	8009930 <_printf_float+0x2e8>
 8009920:	4613      	mov	r3, r2
 8009922:	4631      	mov	r1, r6
 8009924:	4642      	mov	r2, r8
 8009926:	4628      	mov	r0, r5
 8009928:	47b8      	blx	r7
 800992a:	3001      	adds	r0, #1
 800992c:	f43f aee9 	beq.w	8009702 <_printf_float+0xba>
 8009930:	f104 031a 	add.w	r3, r4, #26
 8009934:	f04f 0b00 	mov.w	fp, #0
 8009938:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800993c:	9306      	str	r3, [sp, #24]
 800993e:	e015      	b.n	800996c <_printf_float+0x324>
 8009940:	7fefffff 	.word	0x7fefffff
 8009944:	0800b79c 	.word	0x0800b79c
 8009948:	0800b798 	.word	0x0800b798
 800994c:	0800b7a4 	.word	0x0800b7a4
 8009950:	0800b7a0 	.word	0x0800b7a0
 8009954:	0800b7a8 	.word	0x0800b7a8
 8009958:	2301      	movs	r3, #1
 800995a:	9a06      	ldr	r2, [sp, #24]
 800995c:	4631      	mov	r1, r6
 800995e:	4628      	mov	r0, r5
 8009960:	47b8      	blx	r7
 8009962:	3001      	adds	r0, #1
 8009964:	f43f aecd 	beq.w	8009702 <_printf_float+0xba>
 8009968:	f10b 0b01 	add.w	fp, fp, #1
 800996c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009970:	ebaa 0309 	sub.w	r3, sl, r9
 8009974:	455b      	cmp	r3, fp
 8009976:	dcef      	bgt.n	8009958 <_printf_float+0x310>
 8009978:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800997c:	429a      	cmp	r2, r3
 800997e:	44d0      	add	r8, sl
 8009980:	db15      	blt.n	80099ae <_printf_float+0x366>
 8009982:	6823      	ldr	r3, [r4, #0]
 8009984:	07da      	lsls	r2, r3, #31
 8009986:	d412      	bmi.n	80099ae <_printf_float+0x366>
 8009988:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800998a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800998c:	eba3 020a 	sub.w	r2, r3, sl
 8009990:	eba3 0a01 	sub.w	sl, r3, r1
 8009994:	4592      	cmp	sl, r2
 8009996:	bfa8      	it	ge
 8009998:	4692      	movge	sl, r2
 800999a:	f1ba 0f00 	cmp.w	sl, #0
 800999e:	dc0e      	bgt.n	80099be <_printf_float+0x376>
 80099a0:	f04f 0800 	mov.w	r8, #0
 80099a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80099a8:	f104 091a 	add.w	r9, r4, #26
 80099ac:	e019      	b.n	80099e2 <_printf_float+0x39a>
 80099ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099b2:	4631      	mov	r1, r6
 80099b4:	4628      	mov	r0, r5
 80099b6:	47b8      	blx	r7
 80099b8:	3001      	adds	r0, #1
 80099ba:	d1e5      	bne.n	8009988 <_printf_float+0x340>
 80099bc:	e6a1      	b.n	8009702 <_printf_float+0xba>
 80099be:	4653      	mov	r3, sl
 80099c0:	4642      	mov	r2, r8
 80099c2:	4631      	mov	r1, r6
 80099c4:	4628      	mov	r0, r5
 80099c6:	47b8      	blx	r7
 80099c8:	3001      	adds	r0, #1
 80099ca:	d1e9      	bne.n	80099a0 <_printf_float+0x358>
 80099cc:	e699      	b.n	8009702 <_printf_float+0xba>
 80099ce:	2301      	movs	r3, #1
 80099d0:	464a      	mov	r2, r9
 80099d2:	4631      	mov	r1, r6
 80099d4:	4628      	mov	r0, r5
 80099d6:	47b8      	blx	r7
 80099d8:	3001      	adds	r0, #1
 80099da:	f43f ae92 	beq.w	8009702 <_printf_float+0xba>
 80099de:	f108 0801 	add.w	r8, r8, #1
 80099e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099e6:	1a9b      	subs	r3, r3, r2
 80099e8:	eba3 030a 	sub.w	r3, r3, sl
 80099ec:	4543      	cmp	r3, r8
 80099ee:	dcee      	bgt.n	80099ce <_printf_float+0x386>
 80099f0:	e74a      	b.n	8009888 <_printf_float+0x240>
 80099f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099f4:	2a01      	cmp	r2, #1
 80099f6:	dc01      	bgt.n	80099fc <_printf_float+0x3b4>
 80099f8:	07db      	lsls	r3, r3, #31
 80099fa:	d53a      	bpl.n	8009a72 <_printf_float+0x42a>
 80099fc:	2301      	movs	r3, #1
 80099fe:	4642      	mov	r2, r8
 8009a00:	4631      	mov	r1, r6
 8009a02:	4628      	mov	r0, r5
 8009a04:	47b8      	blx	r7
 8009a06:	3001      	adds	r0, #1
 8009a08:	f43f ae7b 	beq.w	8009702 <_printf_float+0xba>
 8009a0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a10:	4631      	mov	r1, r6
 8009a12:	4628      	mov	r0, r5
 8009a14:	47b8      	blx	r7
 8009a16:	3001      	adds	r0, #1
 8009a18:	f108 0801 	add.w	r8, r8, #1
 8009a1c:	f43f ae71 	beq.w	8009702 <_printf_float+0xba>
 8009a20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a22:	2200      	movs	r2, #0
 8009a24:	f103 3aff 	add.w	sl, r3, #4294967295
 8009a28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	f7f7 f84b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a32:	b9c8      	cbnz	r0, 8009a68 <_printf_float+0x420>
 8009a34:	4653      	mov	r3, sl
 8009a36:	4642      	mov	r2, r8
 8009a38:	4631      	mov	r1, r6
 8009a3a:	4628      	mov	r0, r5
 8009a3c:	47b8      	blx	r7
 8009a3e:	3001      	adds	r0, #1
 8009a40:	d10e      	bne.n	8009a60 <_printf_float+0x418>
 8009a42:	e65e      	b.n	8009702 <_printf_float+0xba>
 8009a44:	2301      	movs	r3, #1
 8009a46:	4652      	mov	r2, sl
 8009a48:	4631      	mov	r1, r6
 8009a4a:	4628      	mov	r0, r5
 8009a4c:	47b8      	blx	r7
 8009a4e:	3001      	adds	r0, #1
 8009a50:	f43f ae57 	beq.w	8009702 <_printf_float+0xba>
 8009a54:	f108 0801 	add.w	r8, r8, #1
 8009a58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a5a:	3b01      	subs	r3, #1
 8009a5c:	4543      	cmp	r3, r8
 8009a5e:	dcf1      	bgt.n	8009a44 <_printf_float+0x3fc>
 8009a60:	464b      	mov	r3, r9
 8009a62:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009a66:	e6de      	b.n	8009826 <_printf_float+0x1de>
 8009a68:	f04f 0800 	mov.w	r8, #0
 8009a6c:	f104 0a1a 	add.w	sl, r4, #26
 8009a70:	e7f2      	b.n	8009a58 <_printf_float+0x410>
 8009a72:	2301      	movs	r3, #1
 8009a74:	e7df      	b.n	8009a36 <_printf_float+0x3ee>
 8009a76:	2301      	movs	r3, #1
 8009a78:	464a      	mov	r2, r9
 8009a7a:	4631      	mov	r1, r6
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	47b8      	blx	r7
 8009a80:	3001      	adds	r0, #1
 8009a82:	f43f ae3e 	beq.w	8009702 <_printf_float+0xba>
 8009a86:	f108 0801 	add.w	r8, r8, #1
 8009a8a:	68e3      	ldr	r3, [r4, #12]
 8009a8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009a8e:	1a9b      	subs	r3, r3, r2
 8009a90:	4543      	cmp	r3, r8
 8009a92:	dcf0      	bgt.n	8009a76 <_printf_float+0x42e>
 8009a94:	e6fc      	b.n	8009890 <_printf_float+0x248>
 8009a96:	f04f 0800 	mov.w	r8, #0
 8009a9a:	f104 0919 	add.w	r9, r4, #25
 8009a9e:	e7f4      	b.n	8009a8a <_printf_float+0x442>
 8009aa0:	2900      	cmp	r1, #0
 8009aa2:	f43f ae8b 	beq.w	80097bc <_printf_float+0x174>
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009aac:	ab09      	add	r3, sp, #36	; 0x24
 8009aae:	9300      	str	r3, [sp, #0]
 8009ab0:	ec49 8b10 	vmov	d0, r8, r9
 8009ab4:	6022      	str	r2, [r4, #0]
 8009ab6:	f8cd a004 	str.w	sl, [sp, #4]
 8009aba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009abe:	4628      	mov	r0, r5
 8009ac0:	f7ff fd2d 	bl	800951e <__cvt>
 8009ac4:	4680      	mov	r8, r0
 8009ac6:	e648      	b.n	800975a <_printf_float+0x112>

08009ac8 <_printf_common>:
 8009ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009acc:	4691      	mov	r9, r2
 8009ace:	461f      	mov	r7, r3
 8009ad0:	688a      	ldr	r2, [r1, #8]
 8009ad2:	690b      	ldr	r3, [r1, #16]
 8009ad4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	bfb8      	it	lt
 8009adc:	4613      	movlt	r3, r2
 8009ade:	f8c9 3000 	str.w	r3, [r9]
 8009ae2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ae6:	4606      	mov	r6, r0
 8009ae8:	460c      	mov	r4, r1
 8009aea:	b112      	cbz	r2, 8009af2 <_printf_common+0x2a>
 8009aec:	3301      	adds	r3, #1
 8009aee:	f8c9 3000 	str.w	r3, [r9]
 8009af2:	6823      	ldr	r3, [r4, #0]
 8009af4:	0699      	lsls	r1, r3, #26
 8009af6:	bf42      	ittt	mi
 8009af8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009afc:	3302      	addmi	r3, #2
 8009afe:	f8c9 3000 	strmi.w	r3, [r9]
 8009b02:	6825      	ldr	r5, [r4, #0]
 8009b04:	f015 0506 	ands.w	r5, r5, #6
 8009b08:	d107      	bne.n	8009b1a <_printf_common+0x52>
 8009b0a:	f104 0a19 	add.w	sl, r4, #25
 8009b0e:	68e3      	ldr	r3, [r4, #12]
 8009b10:	f8d9 2000 	ldr.w	r2, [r9]
 8009b14:	1a9b      	subs	r3, r3, r2
 8009b16:	42ab      	cmp	r3, r5
 8009b18:	dc28      	bgt.n	8009b6c <_printf_common+0xa4>
 8009b1a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009b1e:	6822      	ldr	r2, [r4, #0]
 8009b20:	3300      	adds	r3, #0
 8009b22:	bf18      	it	ne
 8009b24:	2301      	movne	r3, #1
 8009b26:	0692      	lsls	r2, r2, #26
 8009b28:	d42d      	bmi.n	8009b86 <_printf_common+0xbe>
 8009b2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b2e:	4639      	mov	r1, r7
 8009b30:	4630      	mov	r0, r6
 8009b32:	47c0      	blx	r8
 8009b34:	3001      	adds	r0, #1
 8009b36:	d020      	beq.n	8009b7a <_printf_common+0xb2>
 8009b38:	6823      	ldr	r3, [r4, #0]
 8009b3a:	68e5      	ldr	r5, [r4, #12]
 8009b3c:	f8d9 2000 	ldr.w	r2, [r9]
 8009b40:	f003 0306 	and.w	r3, r3, #6
 8009b44:	2b04      	cmp	r3, #4
 8009b46:	bf08      	it	eq
 8009b48:	1aad      	subeq	r5, r5, r2
 8009b4a:	68a3      	ldr	r3, [r4, #8]
 8009b4c:	6922      	ldr	r2, [r4, #16]
 8009b4e:	bf0c      	ite	eq
 8009b50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b54:	2500      	movne	r5, #0
 8009b56:	4293      	cmp	r3, r2
 8009b58:	bfc4      	itt	gt
 8009b5a:	1a9b      	subgt	r3, r3, r2
 8009b5c:	18ed      	addgt	r5, r5, r3
 8009b5e:	f04f 0900 	mov.w	r9, #0
 8009b62:	341a      	adds	r4, #26
 8009b64:	454d      	cmp	r5, r9
 8009b66:	d11a      	bne.n	8009b9e <_printf_common+0xd6>
 8009b68:	2000      	movs	r0, #0
 8009b6a:	e008      	b.n	8009b7e <_printf_common+0xb6>
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	4652      	mov	r2, sl
 8009b70:	4639      	mov	r1, r7
 8009b72:	4630      	mov	r0, r6
 8009b74:	47c0      	blx	r8
 8009b76:	3001      	adds	r0, #1
 8009b78:	d103      	bne.n	8009b82 <_printf_common+0xba>
 8009b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b82:	3501      	adds	r5, #1
 8009b84:	e7c3      	b.n	8009b0e <_printf_common+0x46>
 8009b86:	18e1      	adds	r1, r4, r3
 8009b88:	1c5a      	adds	r2, r3, #1
 8009b8a:	2030      	movs	r0, #48	; 0x30
 8009b8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b90:	4422      	add	r2, r4
 8009b92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b9a:	3302      	adds	r3, #2
 8009b9c:	e7c5      	b.n	8009b2a <_printf_common+0x62>
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	4622      	mov	r2, r4
 8009ba2:	4639      	mov	r1, r7
 8009ba4:	4630      	mov	r0, r6
 8009ba6:	47c0      	blx	r8
 8009ba8:	3001      	adds	r0, #1
 8009baa:	d0e6      	beq.n	8009b7a <_printf_common+0xb2>
 8009bac:	f109 0901 	add.w	r9, r9, #1
 8009bb0:	e7d8      	b.n	8009b64 <_printf_common+0x9c>
	...

08009bb4 <_printf_i>:
 8009bb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bb8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009bbc:	460c      	mov	r4, r1
 8009bbe:	7e09      	ldrb	r1, [r1, #24]
 8009bc0:	b085      	sub	sp, #20
 8009bc2:	296e      	cmp	r1, #110	; 0x6e
 8009bc4:	4617      	mov	r7, r2
 8009bc6:	4606      	mov	r6, r0
 8009bc8:	4698      	mov	r8, r3
 8009bca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009bcc:	f000 80b3 	beq.w	8009d36 <_printf_i+0x182>
 8009bd0:	d822      	bhi.n	8009c18 <_printf_i+0x64>
 8009bd2:	2963      	cmp	r1, #99	; 0x63
 8009bd4:	d036      	beq.n	8009c44 <_printf_i+0x90>
 8009bd6:	d80a      	bhi.n	8009bee <_printf_i+0x3a>
 8009bd8:	2900      	cmp	r1, #0
 8009bda:	f000 80b9 	beq.w	8009d50 <_printf_i+0x19c>
 8009bde:	2958      	cmp	r1, #88	; 0x58
 8009be0:	f000 8083 	beq.w	8009cea <_printf_i+0x136>
 8009be4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009be8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009bec:	e032      	b.n	8009c54 <_printf_i+0xa0>
 8009bee:	2964      	cmp	r1, #100	; 0x64
 8009bf0:	d001      	beq.n	8009bf6 <_printf_i+0x42>
 8009bf2:	2969      	cmp	r1, #105	; 0x69
 8009bf4:	d1f6      	bne.n	8009be4 <_printf_i+0x30>
 8009bf6:	6820      	ldr	r0, [r4, #0]
 8009bf8:	6813      	ldr	r3, [r2, #0]
 8009bfa:	0605      	lsls	r5, r0, #24
 8009bfc:	f103 0104 	add.w	r1, r3, #4
 8009c00:	d52a      	bpl.n	8009c58 <_printf_i+0xa4>
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	6011      	str	r1, [r2, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	da03      	bge.n	8009c12 <_printf_i+0x5e>
 8009c0a:	222d      	movs	r2, #45	; 0x2d
 8009c0c:	425b      	negs	r3, r3
 8009c0e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009c12:	486f      	ldr	r0, [pc, #444]	; (8009dd0 <_printf_i+0x21c>)
 8009c14:	220a      	movs	r2, #10
 8009c16:	e039      	b.n	8009c8c <_printf_i+0xd8>
 8009c18:	2973      	cmp	r1, #115	; 0x73
 8009c1a:	f000 809d 	beq.w	8009d58 <_printf_i+0x1a4>
 8009c1e:	d808      	bhi.n	8009c32 <_printf_i+0x7e>
 8009c20:	296f      	cmp	r1, #111	; 0x6f
 8009c22:	d020      	beq.n	8009c66 <_printf_i+0xb2>
 8009c24:	2970      	cmp	r1, #112	; 0x70
 8009c26:	d1dd      	bne.n	8009be4 <_printf_i+0x30>
 8009c28:	6823      	ldr	r3, [r4, #0]
 8009c2a:	f043 0320 	orr.w	r3, r3, #32
 8009c2e:	6023      	str	r3, [r4, #0]
 8009c30:	e003      	b.n	8009c3a <_printf_i+0x86>
 8009c32:	2975      	cmp	r1, #117	; 0x75
 8009c34:	d017      	beq.n	8009c66 <_printf_i+0xb2>
 8009c36:	2978      	cmp	r1, #120	; 0x78
 8009c38:	d1d4      	bne.n	8009be4 <_printf_i+0x30>
 8009c3a:	2378      	movs	r3, #120	; 0x78
 8009c3c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c40:	4864      	ldr	r0, [pc, #400]	; (8009dd4 <_printf_i+0x220>)
 8009c42:	e055      	b.n	8009cf0 <_printf_i+0x13c>
 8009c44:	6813      	ldr	r3, [r2, #0]
 8009c46:	1d19      	adds	r1, r3, #4
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	6011      	str	r1, [r2, #0]
 8009c4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c54:	2301      	movs	r3, #1
 8009c56:	e08c      	b.n	8009d72 <_printf_i+0x1be>
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	6011      	str	r1, [r2, #0]
 8009c5c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c60:	bf18      	it	ne
 8009c62:	b21b      	sxthne	r3, r3
 8009c64:	e7cf      	b.n	8009c06 <_printf_i+0x52>
 8009c66:	6813      	ldr	r3, [r2, #0]
 8009c68:	6825      	ldr	r5, [r4, #0]
 8009c6a:	1d18      	adds	r0, r3, #4
 8009c6c:	6010      	str	r0, [r2, #0]
 8009c6e:	0628      	lsls	r0, r5, #24
 8009c70:	d501      	bpl.n	8009c76 <_printf_i+0xc2>
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	e002      	b.n	8009c7c <_printf_i+0xc8>
 8009c76:	0668      	lsls	r0, r5, #25
 8009c78:	d5fb      	bpl.n	8009c72 <_printf_i+0xbe>
 8009c7a:	881b      	ldrh	r3, [r3, #0]
 8009c7c:	4854      	ldr	r0, [pc, #336]	; (8009dd0 <_printf_i+0x21c>)
 8009c7e:	296f      	cmp	r1, #111	; 0x6f
 8009c80:	bf14      	ite	ne
 8009c82:	220a      	movne	r2, #10
 8009c84:	2208      	moveq	r2, #8
 8009c86:	2100      	movs	r1, #0
 8009c88:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c8c:	6865      	ldr	r5, [r4, #4]
 8009c8e:	60a5      	str	r5, [r4, #8]
 8009c90:	2d00      	cmp	r5, #0
 8009c92:	f2c0 8095 	blt.w	8009dc0 <_printf_i+0x20c>
 8009c96:	6821      	ldr	r1, [r4, #0]
 8009c98:	f021 0104 	bic.w	r1, r1, #4
 8009c9c:	6021      	str	r1, [r4, #0]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d13d      	bne.n	8009d1e <_printf_i+0x16a>
 8009ca2:	2d00      	cmp	r5, #0
 8009ca4:	f040 808e 	bne.w	8009dc4 <_printf_i+0x210>
 8009ca8:	4665      	mov	r5, ip
 8009caa:	2a08      	cmp	r2, #8
 8009cac:	d10b      	bne.n	8009cc6 <_printf_i+0x112>
 8009cae:	6823      	ldr	r3, [r4, #0]
 8009cb0:	07db      	lsls	r3, r3, #31
 8009cb2:	d508      	bpl.n	8009cc6 <_printf_i+0x112>
 8009cb4:	6923      	ldr	r3, [r4, #16]
 8009cb6:	6862      	ldr	r2, [r4, #4]
 8009cb8:	429a      	cmp	r2, r3
 8009cba:	bfde      	ittt	le
 8009cbc:	2330      	movle	r3, #48	; 0x30
 8009cbe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009cc2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009cc6:	ebac 0305 	sub.w	r3, ip, r5
 8009cca:	6123      	str	r3, [r4, #16]
 8009ccc:	f8cd 8000 	str.w	r8, [sp]
 8009cd0:	463b      	mov	r3, r7
 8009cd2:	aa03      	add	r2, sp, #12
 8009cd4:	4621      	mov	r1, r4
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	f7ff fef6 	bl	8009ac8 <_printf_common>
 8009cdc:	3001      	adds	r0, #1
 8009cde:	d14d      	bne.n	8009d7c <_printf_i+0x1c8>
 8009ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce4:	b005      	add	sp, #20
 8009ce6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cea:	4839      	ldr	r0, [pc, #228]	; (8009dd0 <_printf_i+0x21c>)
 8009cec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009cf0:	6813      	ldr	r3, [r2, #0]
 8009cf2:	6821      	ldr	r1, [r4, #0]
 8009cf4:	1d1d      	adds	r5, r3, #4
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	6015      	str	r5, [r2, #0]
 8009cfa:	060a      	lsls	r2, r1, #24
 8009cfc:	d50b      	bpl.n	8009d16 <_printf_i+0x162>
 8009cfe:	07ca      	lsls	r2, r1, #31
 8009d00:	bf44      	itt	mi
 8009d02:	f041 0120 	orrmi.w	r1, r1, #32
 8009d06:	6021      	strmi	r1, [r4, #0]
 8009d08:	b91b      	cbnz	r3, 8009d12 <_printf_i+0x15e>
 8009d0a:	6822      	ldr	r2, [r4, #0]
 8009d0c:	f022 0220 	bic.w	r2, r2, #32
 8009d10:	6022      	str	r2, [r4, #0]
 8009d12:	2210      	movs	r2, #16
 8009d14:	e7b7      	b.n	8009c86 <_printf_i+0xd2>
 8009d16:	064d      	lsls	r5, r1, #25
 8009d18:	bf48      	it	mi
 8009d1a:	b29b      	uxthmi	r3, r3
 8009d1c:	e7ef      	b.n	8009cfe <_printf_i+0x14a>
 8009d1e:	4665      	mov	r5, ip
 8009d20:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d24:	fb02 3311 	mls	r3, r2, r1, r3
 8009d28:	5cc3      	ldrb	r3, [r0, r3]
 8009d2a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009d2e:	460b      	mov	r3, r1
 8009d30:	2900      	cmp	r1, #0
 8009d32:	d1f5      	bne.n	8009d20 <_printf_i+0x16c>
 8009d34:	e7b9      	b.n	8009caa <_printf_i+0xf6>
 8009d36:	6813      	ldr	r3, [r2, #0]
 8009d38:	6825      	ldr	r5, [r4, #0]
 8009d3a:	6961      	ldr	r1, [r4, #20]
 8009d3c:	1d18      	adds	r0, r3, #4
 8009d3e:	6010      	str	r0, [r2, #0]
 8009d40:	0628      	lsls	r0, r5, #24
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	d501      	bpl.n	8009d4a <_printf_i+0x196>
 8009d46:	6019      	str	r1, [r3, #0]
 8009d48:	e002      	b.n	8009d50 <_printf_i+0x19c>
 8009d4a:	066a      	lsls	r2, r5, #25
 8009d4c:	d5fb      	bpl.n	8009d46 <_printf_i+0x192>
 8009d4e:	8019      	strh	r1, [r3, #0]
 8009d50:	2300      	movs	r3, #0
 8009d52:	6123      	str	r3, [r4, #16]
 8009d54:	4665      	mov	r5, ip
 8009d56:	e7b9      	b.n	8009ccc <_printf_i+0x118>
 8009d58:	6813      	ldr	r3, [r2, #0]
 8009d5a:	1d19      	adds	r1, r3, #4
 8009d5c:	6011      	str	r1, [r2, #0]
 8009d5e:	681d      	ldr	r5, [r3, #0]
 8009d60:	6862      	ldr	r2, [r4, #4]
 8009d62:	2100      	movs	r1, #0
 8009d64:	4628      	mov	r0, r5
 8009d66:	f7f6 fa3b 	bl	80001e0 <memchr>
 8009d6a:	b108      	cbz	r0, 8009d70 <_printf_i+0x1bc>
 8009d6c:	1b40      	subs	r0, r0, r5
 8009d6e:	6060      	str	r0, [r4, #4]
 8009d70:	6863      	ldr	r3, [r4, #4]
 8009d72:	6123      	str	r3, [r4, #16]
 8009d74:	2300      	movs	r3, #0
 8009d76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d7a:	e7a7      	b.n	8009ccc <_printf_i+0x118>
 8009d7c:	6923      	ldr	r3, [r4, #16]
 8009d7e:	462a      	mov	r2, r5
 8009d80:	4639      	mov	r1, r7
 8009d82:	4630      	mov	r0, r6
 8009d84:	47c0      	blx	r8
 8009d86:	3001      	adds	r0, #1
 8009d88:	d0aa      	beq.n	8009ce0 <_printf_i+0x12c>
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	079b      	lsls	r3, r3, #30
 8009d8e:	d413      	bmi.n	8009db8 <_printf_i+0x204>
 8009d90:	68e0      	ldr	r0, [r4, #12]
 8009d92:	9b03      	ldr	r3, [sp, #12]
 8009d94:	4298      	cmp	r0, r3
 8009d96:	bfb8      	it	lt
 8009d98:	4618      	movlt	r0, r3
 8009d9a:	e7a3      	b.n	8009ce4 <_printf_i+0x130>
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	464a      	mov	r2, r9
 8009da0:	4639      	mov	r1, r7
 8009da2:	4630      	mov	r0, r6
 8009da4:	47c0      	blx	r8
 8009da6:	3001      	adds	r0, #1
 8009da8:	d09a      	beq.n	8009ce0 <_printf_i+0x12c>
 8009daa:	3501      	adds	r5, #1
 8009dac:	68e3      	ldr	r3, [r4, #12]
 8009dae:	9a03      	ldr	r2, [sp, #12]
 8009db0:	1a9b      	subs	r3, r3, r2
 8009db2:	42ab      	cmp	r3, r5
 8009db4:	dcf2      	bgt.n	8009d9c <_printf_i+0x1e8>
 8009db6:	e7eb      	b.n	8009d90 <_printf_i+0x1dc>
 8009db8:	2500      	movs	r5, #0
 8009dba:	f104 0919 	add.w	r9, r4, #25
 8009dbe:	e7f5      	b.n	8009dac <_printf_i+0x1f8>
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1ac      	bne.n	8009d1e <_printf_i+0x16a>
 8009dc4:	7803      	ldrb	r3, [r0, #0]
 8009dc6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009dca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009dce:	e76c      	b.n	8009caa <_printf_i+0xf6>
 8009dd0:	0800b7aa 	.word	0x0800b7aa
 8009dd4:	0800b7bb 	.word	0x0800b7bb

08009dd8 <siprintf>:
 8009dd8:	b40e      	push	{r1, r2, r3}
 8009dda:	b500      	push	{lr}
 8009ddc:	b09c      	sub	sp, #112	; 0x70
 8009dde:	ab1d      	add	r3, sp, #116	; 0x74
 8009de0:	9002      	str	r0, [sp, #8]
 8009de2:	9006      	str	r0, [sp, #24]
 8009de4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009de8:	4809      	ldr	r0, [pc, #36]	; (8009e10 <siprintf+0x38>)
 8009dea:	9107      	str	r1, [sp, #28]
 8009dec:	9104      	str	r1, [sp, #16]
 8009dee:	4909      	ldr	r1, [pc, #36]	; (8009e14 <siprintf+0x3c>)
 8009df0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009df4:	9105      	str	r1, [sp, #20]
 8009df6:	6800      	ldr	r0, [r0, #0]
 8009df8:	9301      	str	r3, [sp, #4]
 8009dfa:	a902      	add	r1, sp, #8
 8009dfc:	f001 fb06 	bl	800b40c <_svfiprintf_r>
 8009e00:	9b02      	ldr	r3, [sp, #8]
 8009e02:	2200      	movs	r2, #0
 8009e04:	701a      	strb	r2, [r3, #0]
 8009e06:	b01c      	add	sp, #112	; 0x70
 8009e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e0c:	b003      	add	sp, #12
 8009e0e:	4770      	bx	lr
 8009e10:	20000024 	.word	0x20000024
 8009e14:	ffff0208 	.word	0xffff0208

08009e18 <_strtol_l.isra.0>:
 8009e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e1c:	4680      	mov	r8, r0
 8009e1e:	4689      	mov	r9, r1
 8009e20:	4692      	mov	sl, r2
 8009e22:	461e      	mov	r6, r3
 8009e24:	460f      	mov	r7, r1
 8009e26:	463d      	mov	r5, r7
 8009e28:	9808      	ldr	r0, [sp, #32]
 8009e2a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e2e:	f000 fecb 	bl	800abc8 <__locale_ctype_ptr_l>
 8009e32:	4420      	add	r0, r4
 8009e34:	7843      	ldrb	r3, [r0, #1]
 8009e36:	f013 0308 	ands.w	r3, r3, #8
 8009e3a:	d132      	bne.n	8009ea2 <_strtol_l.isra.0+0x8a>
 8009e3c:	2c2d      	cmp	r4, #45	; 0x2d
 8009e3e:	d132      	bne.n	8009ea6 <_strtol_l.isra.0+0x8e>
 8009e40:	787c      	ldrb	r4, [r7, #1]
 8009e42:	1cbd      	adds	r5, r7, #2
 8009e44:	2201      	movs	r2, #1
 8009e46:	2e00      	cmp	r6, #0
 8009e48:	d05d      	beq.n	8009f06 <_strtol_l.isra.0+0xee>
 8009e4a:	2e10      	cmp	r6, #16
 8009e4c:	d109      	bne.n	8009e62 <_strtol_l.isra.0+0x4a>
 8009e4e:	2c30      	cmp	r4, #48	; 0x30
 8009e50:	d107      	bne.n	8009e62 <_strtol_l.isra.0+0x4a>
 8009e52:	782b      	ldrb	r3, [r5, #0]
 8009e54:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009e58:	2b58      	cmp	r3, #88	; 0x58
 8009e5a:	d14f      	bne.n	8009efc <_strtol_l.isra.0+0xe4>
 8009e5c:	786c      	ldrb	r4, [r5, #1]
 8009e5e:	2610      	movs	r6, #16
 8009e60:	3502      	adds	r5, #2
 8009e62:	2a00      	cmp	r2, #0
 8009e64:	bf14      	ite	ne
 8009e66:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009e6a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009e6e:	2700      	movs	r7, #0
 8009e70:	fbb1 fcf6 	udiv	ip, r1, r6
 8009e74:	4638      	mov	r0, r7
 8009e76:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009e7a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009e7e:	2b09      	cmp	r3, #9
 8009e80:	d817      	bhi.n	8009eb2 <_strtol_l.isra.0+0x9a>
 8009e82:	461c      	mov	r4, r3
 8009e84:	42a6      	cmp	r6, r4
 8009e86:	dd23      	ble.n	8009ed0 <_strtol_l.isra.0+0xb8>
 8009e88:	1c7b      	adds	r3, r7, #1
 8009e8a:	d007      	beq.n	8009e9c <_strtol_l.isra.0+0x84>
 8009e8c:	4584      	cmp	ip, r0
 8009e8e:	d31c      	bcc.n	8009eca <_strtol_l.isra.0+0xb2>
 8009e90:	d101      	bne.n	8009e96 <_strtol_l.isra.0+0x7e>
 8009e92:	45a6      	cmp	lr, r4
 8009e94:	db19      	blt.n	8009eca <_strtol_l.isra.0+0xb2>
 8009e96:	fb00 4006 	mla	r0, r0, r6, r4
 8009e9a:	2701      	movs	r7, #1
 8009e9c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ea0:	e7eb      	b.n	8009e7a <_strtol_l.isra.0+0x62>
 8009ea2:	462f      	mov	r7, r5
 8009ea4:	e7bf      	b.n	8009e26 <_strtol_l.isra.0+0xe>
 8009ea6:	2c2b      	cmp	r4, #43	; 0x2b
 8009ea8:	bf04      	itt	eq
 8009eaa:	1cbd      	addeq	r5, r7, #2
 8009eac:	787c      	ldrbeq	r4, [r7, #1]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	e7c9      	b.n	8009e46 <_strtol_l.isra.0+0x2e>
 8009eb2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009eb6:	2b19      	cmp	r3, #25
 8009eb8:	d801      	bhi.n	8009ebe <_strtol_l.isra.0+0xa6>
 8009eba:	3c37      	subs	r4, #55	; 0x37
 8009ebc:	e7e2      	b.n	8009e84 <_strtol_l.isra.0+0x6c>
 8009ebe:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009ec2:	2b19      	cmp	r3, #25
 8009ec4:	d804      	bhi.n	8009ed0 <_strtol_l.isra.0+0xb8>
 8009ec6:	3c57      	subs	r4, #87	; 0x57
 8009ec8:	e7dc      	b.n	8009e84 <_strtol_l.isra.0+0x6c>
 8009eca:	f04f 37ff 	mov.w	r7, #4294967295
 8009ece:	e7e5      	b.n	8009e9c <_strtol_l.isra.0+0x84>
 8009ed0:	1c7b      	adds	r3, r7, #1
 8009ed2:	d108      	bne.n	8009ee6 <_strtol_l.isra.0+0xce>
 8009ed4:	2322      	movs	r3, #34	; 0x22
 8009ed6:	f8c8 3000 	str.w	r3, [r8]
 8009eda:	4608      	mov	r0, r1
 8009edc:	f1ba 0f00 	cmp.w	sl, #0
 8009ee0:	d107      	bne.n	8009ef2 <_strtol_l.isra.0+0xda>
 8009ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ee6:	b102      	cbz	r2, 8009eea <_strtol_l.isra.0+0xd2>
 8009ee8:	4240      	negs	r0, r0
 8009eea:	f1ba 0f00 	cmp.w	sl, #0
 8009eee:	d0f8      	beq.n	8009ee2 <_strtol_l.isra.0+0xca>
 8009ef0:	b10f      	cbz	r7, 8009ef6 <_strtol_l.isra.0+0xde>
 8009ef2:	f105 39ff 	add.w	r9, r5, #4294967295
 8009ef6:	f8ca 9000 	str.w	r9, [sl]
 8009efa:	e7f2      	b.n	8009ee2 <_strtol_l.isra.0+0xca>
 8009efc:	2430      	movs	r4, #48	; 0x30
 8009efe:	2e00      	cmp	r6, #0
 8009f00:	d1af      	bne.n	8009e62 <_strtol_l.isra.0+0x4a>
 8009f02:	2608      	movs	r6, #8
 8009f04:	e7ad      	b.n	8009e62 <_strtol_l.isra.0+0x4a>
 8009f06:	2c30      	cmp	r4, #48	; 0x30
 8009f08:	d0a3      	beq.n	8009e52 <_strtol_l.isra.0+0x3a>
 8009f0a:	260a      	movs	r6, #10
 8009f0c:	e7a9      	b.n	8009e62 <_strtol_l.isra.0+0x4a>
	...

08009f10 <strtol>:
 8009f10:	4b08      	ldr	r3, [pc, #32]	; (8009f34 <strtol+0x24>)
 8009f12:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f14:	681c      	ldr	r4, [r3, #0]
 8009f16:	4d08      	ldr	r5, [pc, #32]	; (8009f38 <strtol+0x28>)
 8009f18:	6a23      	ldr	r3, [r4, #32]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	bf08      	it	eq
 8009f1e:	462b      	moveq	r3, r5
 8009f20:	9300      	str	r3, [sp, #0]
 8009f22:	4613      	mov	r3, r2
 8009f24:	460a      	mov	r2, r1
 8009f26:	4601      	mov	r1, r0
 8009f28:	4620      	mov	r0, r4
 8009f2a:	f7ff ff75 	bl	8009e18 <_strtol_l.isra.0>
 8009f2e:	b003      	add	sp, #12
 8009f30:	bd30      	pop	{r4, r5, pc}
 8009f32:	bf00      	nop
 8009f34:	20000024 	.word	0x20000024
 8009f38:	20000088 	.word	0x20000088

08009f3c <quorem>:
 8009f3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f40:	6903      	ldr	r3, [r0, #16]
 8009f42:	690c      	ldr	r4, [r1, #16]
 8009f44:	42a3      	cmp	r3, r4
 8009f46:	4680      	mov	r8, r0
 8009f48:	f2c0 8082 	blt.w	800a050 <quorem+0x114>
 8009f4c:	3c01      	subs	r4, #1
 8009f4e:	f101 0714 	add.w	r7, r1, #20
 8009f52:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009f56:	f100 0614 	add.w	r6, r0, #20
 8009f5a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009f5e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009f62:	eb06 030c 	add.w	r3, r6, ip
 8009f66:	3501      	adds	r5, #1
 8009f68:	eb07 090c 	add.w	r9, r7, ip
 8009f6c:	9301      	str	r3, [sp, #4]
 8009f6e:	fbb0 f5f5 	udiv	r5, r0, r5
 8009f72:	b395      	cbz	r5, 8009fda <quorem+0x9e>
 8009f74:	f04f 0a00 	mov.w	sl, #0
 8009f78:	4638      	mov	r0, r7
 8009f7a:	46b6      	mov	lr, r6
 8009f7c:	46d3      	mov	fp, sl
 8009f7e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009f82:	b293      	uxth	r3, r2
 8009f84:	fb05 a303 	mla	r3, r5, r3, sl
 8009f88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	ebab 0303 	sub.w	r3, fp, r3
 8009f92:	0c12      	lsrs	r2, r2, #16
 8009f94:	f8de b000 	ldr.w	fp, [lr]
 8009f98:	fb05 a202 	mla	r2, r5, r2, sl
 8009f9c:	fa13 f38b 	uxtah	r3, r3, fp
 8009fa0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009fa4:	fa1f fb82 	uxth.w	fp, r2
 8009fa8:	f8de 2000 	ldr.w	r2, [lr]
 8009fac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009fb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fba:	4581      	cmp	r9, r0
 8009fbc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009fc0:	f84e 3b04 	str.w	r3, [lr], #4
 8009fc4:	d2db      	bcs.n	8009f7e <quorem+0x42>
 8009fc6:	f856 300c 	ldr.w	r3, [r6, ip]
 8009fca:	b933      	cbnz	r3, 8009fda <quorem+0x9e>
 8009fcc:	9b01      	ldr	r3, [sp, #4]
 8009fce:	3b04      	subs	r3, #4
 8009fd0:	429e      	cmp	r6, r3
 8009fd2:	461a      	mov	r2, r3
 8009fd4:	d330      	bcc.n	800a038 <quorem+0xfc>
 8009fd6:	f8c8 4010 	str.w	r4, [r8, #16]
 8009fda:	4640      	mov	r0, r8
 8009fdc:	f001 f840 	bl	800b060 <__mcmp>
 8009fe0:	2800      	cmp	r0, #0
 8009fe2:	db25      	blt.n	800a030 <quorem+0xf4>
 8009fe4:	3501      	adds	r5, #1
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	f04f 0c00 	mov.w	ip, #0
 8009fec:	f857 2b04 	ldr.w	r2, [r7], #4
 8009ff0:	f8d0 e000 	ldr.w	lr, [r0]
 8009ff4:	b293      	uxth	r3, r2
 8009ff6:	ebac 0303 	sub.w	r3, ip, r3
 8009ffa:	0c12      	lsrs	r2, r2, #16
 8009ffc:	fa13 f38e 	uxtah	r3, r3, lr
 800a000:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a004:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a008:	b29b      	uxth	r3, r3
 800a00a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a00e:	45b9      	cmp	r9, r7
 800a010:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a014:	f840 3b04 	str.w	r3, [r0], #4
 800a018:	d2e8      	bcs.n	8009fec <quorem+0xb0>
 800a01a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a01e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a022:	b92a      	cbnz	r2, 800a030 <quorem+0xf4>
 800a024:	3b04      	subs	r3, #4
 800a026:	429e      	cmp	r6, r3
 800a028:	461a      	mov	r2, r3
 800a02a:	d30b      	bcc.n	800a044 <quorem+0x108>
 800a02c:	f8c8 4010 	str.w	r4, [r8, #16]
 800a030:	4628      	mov	r0, r5
 800a032:	b003      	add	sp, #12
 800a034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a038:	6812      	ldr	r2, [r2, #0]
 800a03a:	3b04      	subs	r3, #4
 800a03c:	2a00      	cmp	r2, #0
 800a03e:	d1ca      	bne.n	8009fd6 <quorem+0x9a>
 800a040:	3c01      	subs	r4, #1
 800a042:	e7c5      	b.n	8009fd0 <quorem+0x94>
 800a044:	6812      	ldr	r2, [r2, #0]
 800a046:	3b04      	subs	r3, #4
 800a048:	2a00      	cmp	r2, #0
 800a04a:	d1ef      	bne.n	800a02c <quorem+0xf0>
 800a04c:	3c01      	subs	r4, #1
 800a04e:	e7ea      	b.n	800a026 <quorem+0xea>
 800a050:	2000      	movs	r0, #0
 800a052:	e7ee      	b.n	800a032 <quorem+0xf6>
 800a054:	0000      	movs	r0, r0
	...

0800a058 <_dtoa_r>:
 800a058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a05c:	ec57 6b10 	vmov	r6, r7, d0
 800a060:	b097      	sub	sp, #92	; 0x5c
 800a062:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a064:	9106      	str	r1, [sp, #24]
 800a066:	4604      	mov	r4, r0
 800a068:	920b      	str	r2, [sp, #44]	; 0x2c
 800a06a:	9312      	str	r3, [sp, #72]	; 0x48
 800a06c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a070:	e9cd 6700 	strd	r6, r7, [sp]
 800a074:	b93d      	cbnz	r5, 800a086 <_dtoa_r+0x2e>
 800a076:	2010      	movs	r0, #16
 800a078:	f000 fdb8 	bl	800abec <malloc>
 800a07c:	6260      	str	r0, [r4, #36]	; 0x24
 800a07e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a082:	6005      	str	r5, [r0, #0]
 800a084:	60c5      	str	r5, [r0, #12]
 800a086:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a088:	6819      	ldr	r1, [r3, #0]
 800a08a:	b151      	cbz	r1, 800a0a2 <_dtoa_r+0x4a>
 800a08c:	685a      	ldr	r2, [r3, #4]
 800a08e:	604a      	str	r2, [r1, #4]
 800a090:	2301      	movs	r3, #1
 800a092:	4093      	lsls	r3, r2
 800a094:	608b      	str	r3, [r1, #8]
 800a096:	4620      	mov	r0, r4
 800a098:	f000 fe01 	bl	800ac9e <_Bfree>
 800a09c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a09e:	2200      	movs	r2, #0
 800a0a0:	601a      	str	r2, [r3, #0]
 800a0a2:	1e3b      	subs	r3, r7, #0
 800a0a4:	bfbb      	ittet	lt
 800a0a6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a0aa:	9301      	strlt	r3, [sp, #4]
 800a0ac:	2300      	movge	r3, #0
 800a0ae:	2201      	movlt	r2, #1
 800a0b0:	bfac      	ite	ge
 800a0b2:	f8c8 3000 	strge.w	r3, [r8]
 800a0b6:	f8c8 2000 	strlt.w	r2, [r8]
 800a0ba:	4baf      	ldr	r3, [pc, #700]	; (800a378 <_dtoa_r+0x320>)
 800a0bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a0c0:	ea33 0308 	bics.w	r3, r3, r8
 800a0c4:	d114      	bne.n	800a0f0 <_dtoa_r+0x98>
 800a0c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a0c8:	f242 730f 	movw	r3, #9999	; 0x270f
 800a0cc:	6013      	str	r3, [r2, #0]
 800a0ce:	9b00      	ldr	r3, [sp, #0]
 800a0d0:	b923      	cbnz	r3, 800a0dc <_dtoa_r+0x84>
 800a0d2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a0d6:	2800      	cmp	r0, #0
 800a0d8:	f000 8542 	beq.w	800ab60 <_dtoa_r+0xb08>
 800a0dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0de:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a38c <_dtoa_r+0x334>
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	f000 8544 	beq.w	800ab70 <_dtoa_r+0xb18>
 800a0e8:	f10b 0303 	add.w	r3, fp, #3
 800a0ec:	f000 bd3e 	b.w	800ab6c <_dtoa_r+0xb14>
 800a0f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	4639      	mov	r1, r7
 800a0fc:	f7f6 fce4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a100:	4681      	mov	r9, r0
 800a102:	b168      	cbz	r0, 800a120 <_dtoa_r+0xc8>
 800a104:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a106:	2301      	movs	r3, #1
 800a108:	6013      	str	r3, [r2, #0]
 800a10a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	f000 8524 	beq.w	800ab5a <_dtoa_r+0xb02>
 800a112:	4b9a      	ldr	r3, [pc, #616]	; (800a37c <_dtoa_r+0x324>)
 800a114:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a116:	f103 3bff 	add.w	fp, r3, #4294967295
 800a11a:	6013      	str	r3, [r2, #0]
 800a11c:	f000 bd28 	b.w	800ab70 <_dtoa_r+0xb18>
 800a120:	aa14      	add	r2, sp, #80	; 0x50
 800a122:	a915      	add	r1, sp, #84	; 0x54
 800a124:	ec47 6b10 	vmov	d0, r6, r7
 800a128:	4620      	mov	r0, r4
 800a12a:	f001 f810 	bl	800b14e <__d2b>
 800a12e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a132:	9004      	str	r0, [sp, #16]
 800a134:	2d00      	cmp	r5, #0
 800a136:	d07c      	beq.n	800a232 <_dtoa_r+0x1da>
 800a138:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a13c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a140:	46b2      	mov	sl, r6
 800a142:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a146:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a14a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a14e:	2200      	movs	r2, #0
 800a150:	4b8b      	ldr	r3, [pc, #556]	; (800a380 <_dtoa_r+0x328>)
 800a152:	4650      	mov	r0, sl
 800a154:	4659      	mov	r1, fp
 800a156:	f7f6 f897 	bl	8000288 <__aeabi_dsub>
 800a15a:	a381      	add	r3, pc, #516	; (adr r3, 800a360 <_dtoa_r+0x308>)
 800a15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a160:	f7f6 fa4a 	bl	80005f8 <__aeabi_dmul>
 800a164:	a380      	add	r3, pc, #512	; (adr r3, 800a368 <_dtoa_r+0x310>)
 800a166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16a:	f7f6 f88f 	bl	800028c <__adddf3>
 800a16e:	4606      	mov	r6, r0
 800a170:	4628      	mov	r0, r5
 800a172:	460f      	mov	r7, r1
 800a174:	f7f6 f9d6 	bl	8000524 <__aeabi_i2d>
 800a178:	a37d      	add	r3, pc, #500	; (adr r3, 800a370 <_dtoa_r+0x318>)
 800a17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17e:	f7f6 fa3b 	bl	80005f8 <__aeabi_dmul>
 800a182:	4602      	mov	r2, r0
 800a184:	460b      	mov	r3, r1
 800a186:	4630      	mov	r0, r6
 800a188:	4639      	mov	r1, r7
 800a18a:	f7f6 f87f 	bl	800028c <__adddf3>
 800a18e:	4606      	mov	r6, r0
 800a190:	460f      	mov	r7, r1
 800a192:	f7f6 fce1 	bl	8000b58 <__aeabi_d2iz>
 800a196:	2200      	movs	r2, #0
 800a198:	4682      	mov	sl, r0
 800a19a:	2300      	movs	r3, #0
 800a19c:	4630      	mov	r0, r6
 800a19e:	4639      	mov	r1, r7
 800a1a0:	f7f6 fc9c 	bl	8000adc <__aeabi_dcmplt>
 800a1a4:	b148      	cbz	r0, 800a1ba <_dtoa_r+0x162>
 800a1a6:	4650      	mov	r0, sl
 800a1a8:	f7f6 f9bc 	bl	8000524 <__aeabi_i2d>
 800a1ac:	4632      	mov	r2, r6
 800a1ae:	463b      	mov	r3, r7
 800a1b0:	f7f6 fc8a 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1b4:	b908      	cbnz	r0, 800a1ba <_dtoa_r+0x162>
 800a1b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1ba:	f1ba 0f16 	cmp.w	sl, #22
 800a1be:	d859      	bhi.n	800a274 <_dtoa_r+0x21c>
 800a1c0:	4970      	ldr	r1, [pc, #448]	; (800a384 <_dtoa_r+0x32c>)
 800a1c2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a1c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1ce:	f7f6 fca3 	bl	8000b18 <__aeabi_dcmpgt>
 800a1d2:	2800      	cmp	r0, #0
 800a1d4:	d050      	beq.n	800a278 <_dtoa_r+0x220>
 800a1d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1da:	2300      	movs	r3, #0
 800a1dc:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a1e0:	1b5d      	subs	r5, r3, r5
 800a1e2:	f1b5 0801 	subs.w	r8, r5, #1
 800a1e6:	bf49      	itett	mi
 800a1e8:	f1c5 0301 	rsbmi	r3, r5, #1
 800a1ec:	2300      	movpl	r3, #0
 800a1ee:	9305      	strmi	r3, [sp, #20]
 800a1f0:	f04f 0800 	movmi.w	r8, #0
 800a1f4:	bf58      	it	pl
 800a1f6:	9305      	strpl	r3, [sp, #20]
 800a1f8:	f1ba 0f00 	cmp.w	sl, #0
 800a1fc:	db3e      	blt.n	800a27c <_dtoa_r+0x224>
 800a1fe:	2300      	movs	r3, #0
 800a200:	44d0      	add	r8, sl
 800a202:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a206:	9307      	str	r3, [sp, #28]
 800a208:	9b06      	ldr	r3, [sp, #24]
 800a20a:	2b09      	cmp	r3, #9
 800a20c:	f200 8090 	bhi.w	800a330 <_dtoa_r+0x2d8>
 800a210:	2b05      	cmp	r3, #5
 800a212:	bfc4      	itt	gt
 800a214:	3b04      	subgt	r3, #4
 800a216:	9306      	strgt	r3, [sp, #24]
 800a218:	9b06      	ldr	r3, [sp, #24]
 800a21a:	f1a3 0302 	sub.w	r3, r3, #2
 800a21e:	bfcc      	ite	gt
 800a220:	2500      	movgt	r5, #0
 800a222:	2501      	movle	r5, #1
 800a224:	2b03      	cmp	r3, #3
 800a226:	f200 808f 	bhi.w	800a348 <_dtoa_r+0x2f0>
 800a22a:	e8df f003 	tbb	[pc, r3]
 800a22e:	7f7d      	.short	0x7f7d
 800a230:	7131      	.short	0x7131
 800a232:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a236:	441d      	add	r5, r3
 800a238:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a23c:	2820      	cmp	r0, #32
 800a23e:	dd13      	ble.n	800a268 <_dtoa_r+0x210>
 800a240:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a244:	9b00      	ldr	r3, [sp, #0]
 800a246:	fa08 f800 	lsl.w	r8, r8, r0
 800a24a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a24e:	fa23 f000 	lsr.w	r0, r3, r0
 800a252:	ea48 0000 	orr.w	r0, r8, r0
 800a256:	f7f6 f955 	bl	8000504 <__aeabi_ui2d>
 800a25a:	2301      	movs	r3, #1
 800a25c:	4682      	mov	sl, r0
 800a25e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a262:	3d01      	subs	r5, #1
 800a264:	9313      	str	r3, [sp, #76]	; 0x4c
 800a266:	e772      	b.n	800a14e <_dtoa_r+0xf6>
 800a268:	9b00      	ldr	r3, [sp, #0]
 800a26a:	f1c0 0020 	rsb	r0, r0, #32
 800a26e:	fa03 f000 	lsl.w	r0, r3, r0
 800a272:	e7f0      	b.n	800a256 <_dtoa_r+0x1fe>
 800a274:	2301      	movs	r3, #1
 800a276:	e7b1      	b.n	800a1dc <_dtoa_r+0x184>
 800a278:	900f      	str	r0, [sp, #60]	; 0x3c
 800a27a:	e7b0      	b.n	800a1de <_dtoa_r+0x186>
 800a27c:	9b05      	ldr	r3, [sp, #20]
 800a27e:	eba3 030a 	sub.w	r3, r3, sl
 800a282:	9305      	str	r3, [sp, #20]
 800a284:	f1ca 0300 	rsb	r3, sl, #0
 800a288:	9307      	str	r3, [sp, #28]
 800a28a:	2300      	movs	r3, #0
 800a28c:	930e      	str	r3, [sp, #56]	; 0x38
 800a28e:	e7bb      	b.n	800a208 <_dtoa_r+0x1b0>
 800a290:	2301      	movs	r3, #1
 800a292:	930a      	str	r3, [sp, #40]	; 0x28
 800a294:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a296:	2b00      	cmp	r3, #0
 800a298:	dd59      	ble.n	800a34e <_dtoa_r+0x2f6>
 800a29a:	9302      	str	r3, [sp, #8]
 800a29c:	4699      	mov	r9, r3
 800a29e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	6072      	str	r2, [r6, #4]
 800a2a4:	2204      	movs	r2, #4
 800a2a6:	f102 0014 	add.w	r0, r2, #20
 800a2aa:	4298      	cmp	r0, r3
 800a2ac:	6871      	ldr	r1, [r6, #4]
 800a2ae:	d953      	bls.n	800a358 <_dtoa_r+0x300>
 800a2b0:	4620      	mov	r0, r4
 800a2b2:	f000 fcc0 	bl	800ac36 <_Balloc>
 800a2b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2b8:	6030      	str	r0, [r6, #0]
 800a2ba:	f1b9 0f0e 	cmp.w	r9, #14
 800a2be:	f8d3 b000 	ldr.w	fp, [r3]
 800a2c2:	f200 80e6 	bhi.w	800a492 <_dtoa_r+0x43a>
 800a2c6:	2d00      	cmp	r5, #0
 800a2c8:	f000 80e3 	beq.w	800a492 <_dtoa_r+0x43a>
 800a2cc:	ed9d 7b00 	vldr	d7, [sp]
 800a2d0:	f1ba 0f00 	cmp.w	sl, #0
 800a2d4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a2d8:	dd74      	ble.n	800a3c4 <_dtoa_r+0x36c>
 800a2da:	4a2a      	ldr	r2, [pc, #168]	; (800a384 <_dtoa_r+0x32c>)
 800a2dc:	f00a 030f 	and.w	r3, sl, #15
 800a2e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a2e4:	ed93 7b00 	vldr	d7, [r3]
 800a2e8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a2ec:	06f0      	lsls	r0, r6, #27
 800a2ee:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a2f2:	d565      	bpl.n	800a3c0 <_dtoa_r+0x368>
 800a2f4:	4b24      	ldr	r3, [pc, #144]	; (800a388 <_dtoa_r+0x330>)
 800a2f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a2fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a2fe:	f7f6 faa5 	bl	800084c <__aeabi_ddiv>
 800a302:	e9cd 0100 	strd	r0, r1, [sp]
 800a306:	f006 060f 	and.w	r6, r6, #15
 800a30a:	2503      	movs	r5, #3
 800a30c:	4f1e      	ldr	r7, [pc, #120]	; (800a388 <_dtoa_r+0x330>)
 800a30e:	e04c      	b.n	800a3aa <_dtoa_r+0x352>
 800a310:	2301      	movs	r3, #1
 800a312:	930a      	str	r3, [sp, #40]	; 0x28
 800a314:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a316:	4453      	add	r3, sl
 800a318:	f103 0901 	add.w	r9, r3, #1
 800a31c:	9302      	str	r3, [sp, #8]
 800a31e:	464b      	mov	r3, r9
 800a320:	2b01      	cmp	r3, #1
 800a322:	bfb8      	it	lt
 800a324:	2301      	movlt	r3, #1
 800a326:	e7ba      	b.n	800a29e <_dtoa_r+0x246>
 800a328:	2300      	movs	r3, #0
 800a32a:	e7b2      	b.n	800a292 <_dtoa_r+0x23a>
 800a32c:	2300      	movs	r3, #0
 800a32e:	e7f0      	b.n	800a312 <_dtoa_r+0x2ba>
 800a330:	2501      	movs	r5, #1
 800a332:	2300      	movs	r3, #0
 800a334:	9306      	str	r3, [sp, #24]
 800a336:	950a      	str	r5, [sp, #40]	; 0x28
 800a338:	f04f 33ff 	mov.w	r3, #4294967295
 800a33c:	9302      	str	r3, [sp, #8]
 800a33e:	4699      	mov	r9, r3
 800a340:	2200      	movs	r2, #0
 800a342:	2312      	movs	r3, #18
 800a344:	920b      	str	r2, [sp, #44]	; 0x2c
 800a346:	e7aa      	b.n	800a29e <_dtoa_r+0x246>
 800a348:	2301      	movs	r3, #1
 800a34a:	930a      	str	r3, [sp, #40]	; 0x28
 800a34c:	e7f4      	b.n	800a338 <_dtoa_r+0x2e0>
 800a34e:	2301      	movs	r3, #1
 800a350:	9302      	str	r3, [sp, #8]
 800a352:	4699      	mov	r9, r3
 800a354:	461a      	mov	r2, r3
 800a356:	e7f5      	b.n	800a344 <_dtoa_r+0x2ec>
 800a358:	3101      	adds	r1, #1
 800a35a:	6071      	str	r1, [r6, #4]
 800a35c:	0052      	lsls	r2, r2, #1
 800a35e:	e7a2      	b.n	800a2a6 <_dtoa_r+0x24e>
 800a360:	636f4361 	.word	0x636f4361
 800a364:	3fd287a7 	.word	0x3fd287a7
 800a368:	8b60c8b3 	.word	0x8b60c8b3
 800a36c:	3fc68a28 	.word	0x3fc68a28
 800a370:	509f79fb 	.word	0x509f79fb
 800a374:	3fd34413 	.word	0x3fd34413
 800a378:	7ff00000 	.word	0x7ff00000
 800a37c:	0800b7a9 	.word	0x0800b7a9
 800a380:	3ff80000 	.word	0x3ff80000
 800a384:	0800b810 	.word	0x0800b810
 800a388:	0800b7e8 	.word	0x0800b7e8
 800a38c:	0800b7d5 	.word	0x0800b7d5
 800a390:	07f1      	lsls	r1, r6, #31
 800a392:	d508      	bpl.n	800a3a6 <_dtoa_r+0x34e>
 800a394:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a398:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a39c:	f7f6 f92c 	bl	80005f8 <__aeabi_dmul>
 800a3a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a3a4:	3501      	adds	r5, #1
 800a3a6:	1076      	asrs	r6, r6, #1
 800a3a8:	3708      	adds	r7, #8
 800a3aa:	2e00      	cmp	r6, #0
 800a3ac:	d1f0      	bne.n	800a390 <_dtoa_r+0x338>
 800a3ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a3b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3b6:	f7f6 fa49 	bl	800084c <__aeabi_ddiv>
 800a3ba:	e9cd 0100 	strd	r0, r1, [sp]
 800a3be:	e01a      	b.n	800a3f6 <_dtoa_r+0x39e>
 800a3c0:	2502      	movs	r5, #2
 800a3c2:	e7a3      	b.n	800a30c <_dtoa_r+0x2b4>
 800a3c4:	f000 80a0 	beq.w	800a508 <_dtoa_r+0x4b0>
 800a3c8:	f1ca 0600 	rsb	r6, sl, #0
 800a3cc:	4b9f      	ldr	r3, [pc, #636]	; (800a64c <_dtoa_r+0x5f4>)
 800a3ce:	4fa0      	ldr	r7, [pc, #640]	; (800a650 <_dtoa_r+0x5f8>)
 800a3d0:	f006 020f 	and.w	r2, r6, #15
 800a3d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a3e0:	f7f6 f90a 	bl	80005f8 <__aeabi_dmul>
 800a3e4:	e9cd 0100 	strd	r0, r1, [sp]
 800a3e8:	1136      	asrs	r6, r6, #4
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	2502      	movs	r5, #2
 800a3ee:	2e00      	cmp	r6, #0
 800a3f0:	d17f      	bne.n	800a4f2 <_dtoa_r+0x49a>
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d1e1      	bne.n	800a3ba <_dtoa_r+0x362>
 800a3f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	f000 8087 	beq.w	800a50c <_dtoa_r+0x4b4>
 800a3fe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a402:	2200      	movs	r2, #0
 800a404:	4b93      	ldr	r3, [pc, #588]	; (800a654 <_dtoa_r+0x5fc>)
 800a406:	4630      	mov	r0, r6
 800a408:	4639      	mov	r1, r7
 800a40a:	f7f6 fb67 	bl	8000adc <__aeabi_dcmplt>
 800a40e:	2800      	cmp	r0, #0
 800a410:	d07c      	beq.n	800a50c <_dtoa_r+0x4b4>
 800a412:	f1b9 0f00 	cmp.w	r9, #0
 800a416:	d079      	beq.n	800a50c <_dtoa_r+0x4b4>
 800a418:	9b02      	ldr	r3, [sp, #8]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	dd35      	ble.n	800a48a <_dtoa_r+0x432>
 800a41e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a422:	9308      	str	r3, [sp, #32]
 800a424:	4639      	mov	r1, r7
 800a426:	2200      	movs	r2, #0
 800a428:	4b8b      	ldr	r3, [pc, #556]	; (800a658 <_dtoa_r+0x600>)
 800a42a:	4630      	mov	r0, r6
 800a42c:	f7f6 f8e4 	bl	80005f8 <__aeabi_dmul>
 800a430:	e9cd 0100 	strd	r0, r1, [sp]
 800a434:	9f02      	ldr	r7, [sp, #8]
 800a436:	3501      	adds	r5, #1
 800a438:	4628      	mov	r0, r5
 800a43a:	f7f6 f873 	bl	8000524 <__aeabi_i2d>
 800a43e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a442:	f7f6 f8d9 	bl	80005f8 <__aeabi_dmul>
 800a446:	2200      	movs	r2, #0
 800a448:	4b84      	ldr	r3, [pc, #528]	; (800a65c <_dtoa_r+0x604>)
 800a44a:	f7f5 ff1f 	bl	800028c <__adddf3>
 800a44e:	4605      	mov	r5, r0
 800a450:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a454:	2f00      	cmp	r7, #0
 800a456:	d15d      	bne.n	800a514 <_dtoa_r+0x4bc>
 800a458:	2200      	movs	r2, #0
 800a45a:	4b81      	ldr	r3, [pc, #516]	; (800a660 <_dtoa_r+0x608>)
 800a45c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a460:	f7f5 ff12 	bl	8000288 <__aeabi_dsub>
 800a464:	462a      	mov	r2, r5
 800a466:	4633      	mov	r3, r6
 800a468:	e9cd 0100 	strd	r0, r1, [sp]
 800a46c:	f7f6 fb54 	bl	8000b18 <__aeabi_dcmpgt>
 800a470:	2800      	cmp	r0, #0
 800a472:	f040 8288 	bne.w	800a986 <_dtoa_r+0x92e>
 800a476:	462a      	mov	r2, r5
 800a478:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a47c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a480:	f7f6 fb2c 	bl	8000adc <__aeabi_dcmplt>
 800a484:	2800      	cmp	r0, #0
 800a486:	f040 827c 	bne.w	800a982 <_dtoa_r+0x92a>
 800a48a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a48e:	e9cd 2300 	strd	r2, r3, [sp]
 800a492:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a494:	2b00      	cmp	r3, #0
 800a496:	f2c0 8150 	blt.w	800a73a <_dtoa_r+0x6e2>
 800a49a:	f1ba 0f0e 	cmp.w	sl, #14
 800a49e:	f300 814c 	bgt.w	800a73a <_dtoa_r+0x6e2>
 800a4a2:	4b6a      	ldr	r3, [pc, #424]	; (800a64c <_dtoa_r+0x5f4>)
 800a4a4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a4a8:	ed93 7b00 	vldr	d7, [r3]
 800a4ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a4b4:	f280 80d8 	bge.w	800a668 <_dtoa_r+0x610>
 800a4b8:	f1b9 0f00 	cmp.w	r9, #0
 800a4bc:	f300 80d4 	bgt.w	800a668 <_dtoa_r+0x610>
 800a4c0:	f040 825e 	bne.w	800a980 <_dtoa_r+0x928>
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	4b66      	ldr	r3, [pc, #408]	; (800a660 <_dtoa_r+0x608>)
 800a4c8:	ec51 0b17 	vmov	r0, r1, d7
 800a4cc:	f7f6 f894 	bl	80005f8 <__aeabi_dmul>
 800a4d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4d4:	f7f6 fb16 	bl	8000b04 <__aeabi_dcmpge>
 800a4d8:	464f      	mov	r7, r9
 800a4da:	464e      	mov	r6, r9
 800a4dc:	2800      	cmp	r0, #0
 800a4de:	f040 8234 	bne.w	800a94a <_dtoa_r+0x8f2>
 800a4e2:	2331      	movs	r3, #49	; 0x31
 800a4e4:	f10b 0501 	add.w	r5, fp, #1
 800a4e8:	f88b 3000 	strb.w	r3, [fp]
 800a4ec:	f10a 0a01 	add.w	sl, sl, #1
 800a4f0:	e22f      	b.n	800a952 <_dtoa_r+0x8fa>
 800a4f2:	07f2      	lsls	r2, r6, #31
 800a4f4:	d505      	bpl.n	800a502 <_dtoa_r+0x4aa>
 800a4f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4fa:	f7f6 f87d 	bl	80005f8 <__aeabi_dmul>
 800a4fe:	3501      	adds	r5, #1
 800a500:	2301      	movs	r3, #1
 800a502:	1076      	asrs	r6, r6, #1
 800a504:	3708      	adds	r7, #8
 800a506:	e772      	b.n	800a3ee <_dtoa_r+0x396>
 800a508:	2502      	movs	r5, #2
 800a50a:	e774      	b.n	800a3f6 <_dtoa_r+0x39e>
 800a50c:	f8cd a020 	str.w	sl, [sp, #32]
 800a510:	464f      	mov	r7, r9
 800a512:	e791      	b.n	800a438 <_dtoa_r+0x3e0>
 800a514:	4b4d      	ldr	r3, [pc, #308]	; (800a64c <_dtoa_r+0x5f4>)
 800a516:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a51a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a51e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a520:	2b00      	cmp	r3, #0
 800a522:	d047      	beq.n	800a5b4 <_dtoa_r+0x55c>
 800a524:	4602      	mov	r2, r0
 800a526:	460b      	mov	r3, r1
 800a528:	2000      	movs	r0, #0
 800a52a:	494e      	ldr	r1, [pc, #312]	; (800a664 <_dtoa_r+0x60c>)
 800a52c:	f7f6 f98e 	bl	800084c <__aeabi_ddiv>
 800a530:	462a      	mov	r2, r5
 800a532:	4633      	mov	r3, r6
 800a534:	f7f5 fea8 	bl	8000288 <__aeabi_dsub>
 800a538:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a53c:	465d      	mov	r5, fp
 800a53e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a542:	f7f6 fb09 	bl	8000b58 <__aeabi_d2iz>
 800a546:	4606      	mov	r6, r0
 800a548:	f7f5 ffec 	bl	8000524 <__aeabi_i2d>
 800a54c:	4602      	mov	r2, r0
 800a54e:	460b      	mov	r3, r1
 800a550:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a554:	f7f5 fe98 	bl	8000288 <__aeabi_dsub>
 800a558:	3630      	adds	r6, #48	; 0x30
 800a55a:	f805 6b01 	strb.w	r6, [r5], #1
 800a55e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a562:	e9cd 0100 	strd	r0, r1, [sp]
 800a566:	f7f6 fab9 	bl	8000adc <__aeabi_dcmplt>
 800a56a:	2800      	cmp	r0, #0
 800a56c:	d163      	bne.n	800a636 <_dtoa_r+0x5de>
 800a56e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a572:	2000      	movs	r0, #0
 800a574:	4937      	ldr	r1, [pc, #220]	; (800a654 <_dtoa_r+0x5fc>)
 800a576:	f7f5 fe87 	bl	8000288 <__aeabi_dsub>
 800a57a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a57e:	f7f6 faad 	bl	8000adc <__aeabi_dcmplt>
 800a582:	2800      	cmp	r0, #0
 800a584:	f040 80b7 	bne.w	800a6f6 <_dtoa_r+0x69e>
 800a588:	eba5 030b 	sub.w	r3, r5, fp
 800a58c:	429f      	cmp	r7, r3
 800a58e:	f77f af7c 	ble.w	800a48a <_dtoa_r+0x432>
 800a592:	2200      	movs	r2, #0
 800a594:	4b30      	ldr	r3, [pc, #192]	; (800a658 <_dtoa_r+0x600>)
 800a596:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a59a:	f7f6 f82d 	bl	80005f8 <__aeabi_dmul>
 800a59e:	2200      	movs	r2, #0
 800a5a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a5a4:	4b2c      	ldr	r3, [pc, #176]	; (800a658 <_dtoa_r+0x600>)
 800a5a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5aa:	f7f6 f825 	bl	80005f8 <__aeabi_dmul>
 800a5ae:	e9cd 0100 	strd	r0, r1, [sp]
 800a5b2:	e7c4      	b.n	800a53e <_dtoa_r+0x4e6>
 800a5b4:	462a      	mov	r2, r5
 800a5b6:	4633      	mov	r3, r6
 800a5b8:	f7f6 f81e 	bl	80005f8 <__aeabi_dmul>
 800a5bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a5c0:	eb0b 0507 	add.w	r5, fp, r7
 800a5c4:	465e      	mov	r6, fp
 800a5c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5ca:	f7f6 fac5 	bl	8000b58 <__aeabi_d2iz>
 800a5ce:	4607      	mov	r7, r0
 800a5d0:	f7f5 ffa8 	bl	8000524 <__aeabi_i2d>
 800a5d4:	3730      	adds	r7, #48	; 0x30
 800a5d6:	4602      	mov	r2, r0
 800a5d8:	460b      	mov	r3, r1
 800a5da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5de:	f7f5 fe53 	bl	8000288 <__aeabi_dsub>
 800a5e2:	f806 7b01 	strb.w	r7, [r6], #1
 800a5e6:	42ae      	cmp	r6, r5
 800a5e8:	e9cd 0100 	strd	r0, r1, [sp]
 800a5ec:	f04f 0200 	mov.w	r2, #0
 800a5f0:	d126      	bne.n	800a640 <_dtoa_r+0x5e8>
 800a5f2:	4b1c      	ldr	r3, [pc, #112]	; (800a664 <_dtoa_r+0x60c>)
 800a5f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a5f8:	f7f5 fe48 	bl	800028c <__adddf3>
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	460b      	mov	r3, r1
 800a600:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a604:	f7f6 fa88 	bl	8000b18 <__aeabi_dcmpgt>
 800a608:	2800      	cmp	r0, #0
 800a60a:	d174      	bne.n	800a6f6 <_dtoa_r+0x69e>
 800a60c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a610:	2000      	movs	r0, #0
 800a612:	4914      	ldr	r1, [pc, #80]	; (800a664 <_dtoa_r+0x60c>)
 800a614:	f7f5 fe38 	bl	8000288 <__aeabi_dsub>
 800a618:	4602      	mov	r2, r0
 800a61a:	460b      	mov	r3, r1
 800a61c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a620:	f7f6 fa5c 	bl	8000adc <__aeabi_dcmplt>
 800a624:	2800      	cmp	r0, #0
 800a626:	f43f af30 	beq.w	800a48a <_dtoa_r+0x432>
 800a62a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a62e:	2b30      	cmp	r3, #48	; 0x30
 800a630:	f105 32ff 	add.w	r2, r5, #4294967295
 800a634:	d002      	beq.n	800a63c <_dtoa_r+0x5e4>
 800a636:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a63a:	e04a      	b.n	800a6d2 <_dtoa_r+0x67a>
 800a63c:	4615      	mov	r5, r2
 800a63e:	e7f4      	b.n	800a62a <_dtoa_r+0x5d2>
 800a640:	4b05      	ldr	r3, [pc, #20]	; (800a658 <_dtoa_r+0x600>)
 800a642:	f7f5 ffd9 	bl	80005f8 <__aeabi_dmul>
 800a646:	e9cd 0100 	strd	r0, r1, [sp]
 800a64a:	e7bc      	b.n	800a5c6 <_dtoa_r+0x56e>
 800a64c:	0800b810 	.word	0x0800b810
 800a650:	0800b7e8 	.word	0x0800b7e8
 800a654:	3ff00000 	.word	0x3ff00000
 800a658:	40240000 	.word	0x40240000
 800a65c:	401c0000 	.word	0x401c0000
 800a660:	40140000 	.word	0x40140000
 800a664:	3fe00000 	.word	0x3fe00000
 800a668:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a66c:	465d      	mov	r5, fp
 800a66e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a672:	4630      	mov	r0, r6
 800a674:	4639      	mov	r1, r7
 800a676:	f7f6 f8e9 	bl	800084c <__aeabi_ddiv>
 800a67a:	f7f6 fa6d 	bl	8000b58 <__aeabi_d2iz>
 800a67e:	4680      	mov	r8, r0
 800a680:	f7f5 ff50 	bl	8000524 <__aeabi_i2d>
 800a684:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a688:	f7f5 ffb6 	bl	80005f8 <__aeabi_dmul>
 800a68c:	4602      	mov	r2, r0
 800a68e:	460b      	mov	r3, r1
 800a690:	4630      	mov	r0, r6
 800a692:	4639      	mov	r1, r7
 800a694:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a698:	f7f5 fdf6 	bl	8000288 <__aeabi_dsub>
 800a69c:	f805 6b01 	strb.w	r6, [r5], #1
 800a6a0:	eba5 060b 	sub.w	r6, r5, fp
 800a6a4:	45b1      	cmp	r9, r6
 800a6a6:	4602      	mov	r2, r0
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	d139      	bne.n	800a720 <_dtoa_r+0x6c8>
 800a6ac:	f7f5 fdee 	bl	800028c <__adddf3>
 800a6b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6b4:	4606      	mov	r6, r0
 800a6b6:	460f      	mov	r7, r1
 800a6b8:	f7f6 fa2e 	bl	8000b18 <__aeabi_dcmpgt>
 800a6bc:	b9c8      	cbnz	r0, 800a6f2 <_dtoa_r+0x69a>
 800a6be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	4639      	mov	r1, r7
 800a6c6:	f7f6 f9ff 	bl	8000ac8 <__aeabi_dcmpeq>
 800a6ca:	b110      	cbz	r0, 800a6d2 <_dtoa_r+0x67a>
 800a6cc:	f018 0f01 	tst.w	r8, #1
 800a6d0:	d10f      	bne.n	800a6f2 <_dtoa_r+0x69a>
 800a6d2:	9904      	ldr	r1, [sp, #16]
 800a6d4:	4620      	mov	r0, r4
 800a6d6:	f000 fae2 	bl	800ac9e <_Bfree>
 800a6da:	2300      	movs	r3, #0
 800a6dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a6de:	702b      	strb	r3, [r5, #0]
 800a6e0:	f10a 0301 	add.w	r3, sl, #1
 800a6e4:	6013      	str	r3, [r2, #0]
 800a6e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	f000 8241 	beq.w	800ab70 <_dtoa_r+0xb18>
 800a6ee:	601d      	str	r5, [r3, #0]
 800a6f0:	e23e      	b.n	800ab70 <_dtoa_r+0xb18>
 800a6f2:	f8cd a020 	str.w	sl, [sp, #32]
 800a6f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a6fa:	2a39      	cmp	r2, #57	; 0x39
 800a6fc:	f105 33ff 	add.w	r3, r5, #4294967295
 800a700:	d108      	bne.n	800a714 <_dtoa_r+0x6bc>
 800a702:	459b      	cmp	fp, r3
 800a704:	d10a      	bne.n	800a71c <_dtoa_r+0x6c4>
 800a706:	9b08      	ldr	r3, [sp, #32]
 800a708:	3301      	adds	r3, #1
 800a70a:	9308      	str	r3, [sp, #32]
 800a70c:	2330      	movs	r3, #48	; 0x30
 800a70e:	f88b 3000 	strb.w	r3, [fp]
 800a712:	465b      	mov	r3, fp
 800a714:	781a      	ldrb	r2, [r3, #0]
 800a716:	3201      	adds	r2, #1
 800a718:	701a      	strb	r2, [r3, #0]
 800a71a:	e78c      	b.n	800a636 <_dtoa_r+0x5de>
 800a71c:	461d      	mov	r5, r3
 800a71e:	e7ea      	b.n	800a6f6 <_dtoa_r+0x69e>
 800a720:	2200      	movs	r2, #0
 800a722:	4b9b      	ldr	r3, [pc, #620]	; (800a990 <_dtoa_r+0x938>)
 800a724:	f7f5 ff68 	bl	80005f8 <__aeabi_dmul>
 800a728:	2200      	movs	r2, #0
 800a72a:	2300      	movs	r3, #0
 800a72c:	4606      	mov	r6, r0
 800a72e:	460f      	mov	r7, r1
 800a730:	f7f6 f9ca 	bl	8000ac8 <__aeabi_dcmpeq>
 800a734:	2800      	cmp	r0, #0
 800a736:	d09a      	beq.n	800a66e <_dtoa_r+0x616>
 800a738:	e7cb      	b.n	800a6d2 <_dtoa_r+0x67a>
 800a73a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a73c:	2a00      	cmp	r2, #0
 800a73e:	f000 808b 	beq.w	800a858 <_dtoa_r+0x800>
 800a742:	9a06      	ldr	r2, [sp, #24]
 800a744:	2a01      	cmp	r2, #1
 800a746:	dc6e      	bgt.n	800a826 <_dtoa_r+0x7ce>
 800a748:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a74a:	2a00      	cmp	r2, #0
 800a74c:	d067      	beq.n	800a81e <_dtoa_r+0x7c6>
 800a74e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a752:	9f07      	ldr	r7, [sp, #28]
 800a754:	9d05      	ldr	r5, [sp, #20]
 800a756:	9a05      	ldr	r2, [sp, #20]
 800a758:	2101      	movs	r1, #1
 800a75a:	441a      	add	r2, r3
 800a75c:	4620      	mov	r0, r4
 800a75e:	9205      	str	r2, [sp, #20]
 800a760:	4498      	add	r8, r3
 800a762:	f000 fb3c 	bl	800adde <__i2b>
 800a766:	4606      	mov	r6, r0
 800a768:	2d00      	cmp	r5, #0
 800a76a:	dd0c      	ble.n	800a786 <_dtoa_r+0x72e>
 800a76c:	f1b8 0f00 	cmp.w	r8, #0
 800a770:	dd09      	ble.n	800a786 <_dtoa_r+0x72e>
 800a772:	4545      	cmp	r5, r8
 800a774:	9a05      	ldr	r2, [sp, #20]
 800a776:	462b      	mov	r3, r5
 800a778:	bfa8      	it	ge
 800a77a:	4643      	movge	r3, r8
 800a77c:	1ad2      	subs	r2, r2, r3
 800a77e:	9205      	str	r2, [sp, #20]
 800a780:	1aed      	subs	r5, r5, r3
 800a782:	eba8 0803 	sub.w	r8, r8, r3
 800a786:	9b07      	ldr	r3, [sp, #28]
 800a788:	b1eb      	cbz	r3, 800a7c6 <_dtoa_r+0x76e>
 800a78a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d067      	beq.n	800a860 <_dtoa_r+0x808>
 800a790:	b18f      	cbz	r7, 800a7b6 <_dtoa_r+0x75e>
 800a792:	4631      	mov	r1, r6
 800a794:	463a      	mov	r2, r7
 800a796:	4620      	mov	r0, r4
 800a798:	f000 fbc0 	bl	800af1c <__pow5mult>
 800a79c:	9a04      	ldr	r2, [sp, #16]
 800a79e:	4601      	mov	r1, r0
 800a7a0:	4606      	mov	r6, r0
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f000 fb24 	bl	800adf0 <__multiply>
 800a7a8:	9904      	ldr	r1, [sp, #16]
 800a7aa:	9008      	str	r0, [sp, #32]
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	f000 fa76 	bl	800ac9e <_Bfree>
 800a7b2:	9b08      	ldr	r3, [sp, #32]
 800a7b4:	9304      	str	r3, [sp, #16]
 800a7b6:	9b07      	ldr	r3, [sp, #28]
 800a7b8:	1bda      	subs	r2, r3, r7
 800a7ba:	d004      	beq.n	800a7c6 <_dtoa_r+0x76e>
 800a7bc:	9904      	ldr	r1, [sp, #16]
 800a7be:	4620      	mov	r0, r4
 800a7c0:	f000 fbac 	bl	800af1c <__pow5mult>
 800a7c4:	9004      	str	r0, [sp, #16]
 800a7c6:	2101      	movs	r1, #1
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	f000 fb08 	bl	800adde <__i2b>
 800a7ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7d0:	4607      	mov	r7, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	f000 81d0 	beq.w	800ab78 <_dtoa_r+0xb20>
 800a7d8:	461a      	mov	r2, r3
 800a7da:	4601      	mov	r1, r0
 800a7dc:	4620      	mov	r0, r4
 800a7de:	f000 fb9d 	bl	800af1c <__pow5mult>
 800a7e2:	9b06      	ldr	r3, [sp, #24]
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	4607      	mov	r7, r0
 800a7e8:	dc40      	bgt.n	800a86c <_dtoa_r+0x814>
 800a7ea:	9b00      	ldr	r3, [sp, #0]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d139      	bne.n	800a864 <_dtoa_r+0x80c>
 800a7f0:	9b01      	ldr	r3, [sp, #4]
 800a7f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d136      	bne.n	800a868 <_dtoa_r+0x810>
 800a7fa:	9b01      	ldr	r3, [sp, #4]
 800a7fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a800:	0d1b      	lsrs	r3, r3, #20
 800a802:	051b      	lsls	r3, r3, #20
 800a804:	b12b      	cbz	r3, 800a812 <_dtoa_r+0x7ba>
 800a806:	9b05      	ldr	r3, [sp, #20]
 800a808:	3301      	adds	r3, #1
 800a80a:	9305      	str	r3, [sp, #20]
 800a80c:	f108 0801 	add.w	r8, r8, #1
 800a810:	2301      	movs	r3, #1
 800a812:	9307      	str	r3, [sp, #28]
 800a814:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a816:	2b00      	cmp	r3, #0
 800a818:	d12a      	bne.n	800a870 <_dtoa_r+0x818>
 800a81a:	2001      	movs	r0, #1
 800a81c:	e030      	b.n	800a880 <_dtoa_r+0x828>
 800a81e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a820:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a824:	e795      	b.n	800a752 <_dtoa_r+0x6fa>
 800a826:	9b07      	ldr	r3, [sp, #28]
 800a828:	f109 37ff 	add.w	r7, r9, #4294967295
 800a82c:	42bb      	cmp	r3, r7
 800a82e:	bfbf      	itttt	lt
 800a830:	9b07      	ldrlt	r3, [sp, #28]
 800a832:	9707      	strlt	r7, [sp, #28]
 800a834:	1afa      	sublt	r2, r7, r3
 800a836:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a838:	bfbb      	ittet	lt
 800a83a:	189b      	addlt	r3, r3, r2
 800a83c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a83e:	1bdf      	subge	r7, r3, r7
 800a840:	2700      	movlt	r7, #0
 800a842:	f1b9 0f00 	cmp.w	r9, #0
 800a846:	bfb5      	itete	lt
 800a848:	9b05      	ldrlt	r3, [sp, #20]
 800a84a:	9d05      	ldrge	r5, [sp, #20]
 800a84c:	eba3 0509 	sublt.w	r5, r3, r9
 800a850:	464b      	movge	r3, r9
 800a852:	bfb8      	it	lt
 800a854:	2300      	movlt	r3, #0
 800a856:	e77e      	b.n	800a756 <_dtoa_r+0x6fe>
 800a858:	9f07      	ldr	r7, [sp, #28]
 800a85a:	9d05      	ldr	r5, [sp, #20]
 800a85c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a85e:	e783      	b.n	800a768 <_dtoa_r+0x710>
 800a860:	9a07      	ldr	r2, [sp, #28]
 800a862:	e7ab      	b.n	800a7bc <_dtoa_r+0x764>
 800a864:	2300      	movs	r3, #0
 800a866:	e7d4      	b.n	800a812 <_dtoa_r+0x7ba>
 800a868:	9b00      	ldr	r3, [sp, #0]
 800a86a:	e7d2      	b.n	800a812 <_dtoa_r+0x7ba>
 800a86c:	2300      	movs	r3, #0
 800a86e:	9307      	str	r3, [sp, #28]
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a876:	6918      	ldr	r0, [r3, #16]
 800a878:	f000 fa63 	bl	800ad42 <__hi0bits>
 800a87c:	f1c0 0020 	rsb	r0, r0, #32
 800a880:	4440      	add	r0, r8
 800a882:	f010 001f 	ands.w	r0, r0, #31
 800a886:	d047      	beq.n	800a918 <_dtoa_r+0x8c0>
 800a888:	f1c0 0320 	rsb	r3, r0, #32
 800a88c:	2b04      	cmp	r3, #4
 800a88e:	dd3b      	ble.n	800a908 <_dtoa_r+0x8b0>
 800a890:	9b05      	ldr	r3, [sp, #20]
 800a892:	f1c0 001c 	rsb	r0, r0, #28
 800a896:	4403      	add	r3, r0
 800a898:	9305      	str	r3, [sp, #20]
 800a89a:	4405      	add	r5, r0
 800a89c:	4480      	add	r8, r0
 800a89e:	9b05      	ldr	r3, [sp, #20]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	dd05      	ble.n	800a8b0 <_dtoa_r+0x858>
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	9904      	ldr	r1, [sp, #16]
 800a8a8:	4620      	mov	r0, r4
 800a8aa:	f000 fb85 	bl	800afb8 <__lshift>
 800a8ae:	9004      	str	r0, [sp, #16]
 800a8b0:	f1b8 0f00 	cmp.w	r8, #0
 800a8b4:	dd05      	ble.n	800a8c2 <_dtoa_r+0x86a>
 800a8b6:	4639      	mov	r1, r7
 800a8b8:	4642      	mov	r2, r8
 800a8ba:	4620      	mov	r0, r4
 800a8bc:	f000 fb7c 	bl	800afb8 <__lshift>
 800a8c0:	4607      	mov	r7, r0
 800a8c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8c4:	b353      	cbz	r3, 800a91c <_dtoa_r+0x8c4>
 800a8c6:	4639      	mov	r1, r7
 800a8c8:	9804      	ldr	r0, [sp, #16]
 800a8ca:	f000 fbc9 	bl	800b060 <__mcmp>
 800a8ce:	2800      	cmp	r0, #0
 800a8d0:	da24      	bge.n	800a91c <_dtoa_r+0x8c4>
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	220a      	movs	r2, #10
 800a8d6:	9904      	ldr	r1, [sp, #16]
 800a8d8:	4620      	mov	r0, r4
 800a8da:	f000 f9f7 	bl	800accc <__multadd>
 800a8de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8e0:	9004      	str	r0, [sp, #16]
 800a8e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	f000 814d 	beq.w	800ab86 <_dtoa_r+0xb2e>
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	4631      	mov	r1, r6
 800a8f0:	220a      	movs	r2, #10
 800a8f2:	4620      	mov	r0, r4
 800a8f4:	f000 f9ea 	bl	800accc <__multadd>
 800a8f8:	9b02      	ldr	r3, [sp, #8]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	4606      	mov	r6, r0
 800a8fe:	dc4f      	bgt.n	800a9a0 <_dtoa_r+0x948>
 800a900:	9b06      	ldr	r3, [sp, #24]
 800a902:	2b02      	cmp	r3, #2
 800a904:	dd4c      	ble.n	800a9a0 <_dtoa_r+0x948>
 800a906:	e011      	b.n	800a92c <_dtoa_r+0x8d4>
 800a908:	d0c9      	beq.n	800a89e <_dtoa_r+0x846>
 800a90a:	9a05      	ldr	r2, [sp, #20]
 800a90c:	331c      	adds	r3, #28
 800a90e:	441a      	add	r2, r3
 800a910:	9205      	str	r2, [sp, #20]
 800a912:	441d      	add	r5, r3
 800a914:	4498      	add	r8, r3
 800a916:	e7c2      	b.n	800a89e <_dtoa_r+0x846>
 800a918:	4603      	mov	r3, r0
 800a91a:	e7f6      	b.n	800a90a <_dtoa_r+0x8b2>
 800a91c:	f1b9 0f00 	cmp.w	r9, #0
 800a920:	dc38      	bgt.n	800a994 <_dtoa_r+0x93c>
 800a922:	9b06      	ldr	r3, [sp, #24]
 800a924:	2b02      	cmp	r3, #2
 800a926:	dd35      	ble.n	800a994 <_dtoa_r+0x93c>
 800a928:	f8cd 9008 	str.w	r9, [sp, #8]
 800a92c:	9b02      	ldr	r3, [sp, #8]
 800a92e:	b963      	cbnz	r3, 800a94a <_dtoa_r+0x8f2>
 800a930:	4639      	mov	r1, r7
 800a932:	2205      	movs	r2, #5
 800a934:	4620      	mov	r0, r4
 800a936:	f000 f9c9 	bl	800accc <__multadd>
 800a93a:	4601      	mov	r1, r0
 800a93c:	4607      	mov	r7, r0
 800a93e:	9804      	ldr	r0, [sp, #16]
 800a940:	f000 fb8e 	bl	800b060 <__mcmp>
 800a944:	2800      	cmp	r0, #0
 800a946:	f73f adcc 	bgt.w	800a4e2 <_dtoa_r+0x48a>
 800a94a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a94c:	465d      	mov	r5, fp
 800a94e:	ea6f 0a03 	mvn.w	sl, r3
 800a952:	f04f 0900 	mov.w	r9, #0
 800a956:	4639      	mov	r1, r7
 800a958:	4620      	mov	r0, r4
 800a95a:	f000 f9a0 	bl	800ac9e <_Bfree>
 800a95e:	2e00      	cmp	r6, #0
 800a960:	f43f aeb7 	beq.w	800a6d2 <_dtoa_r+0x67a>
 800a964:	f1b9 0f00 	cmp.w	r9, #0
 800a968:	d005      	beq.n	800a976 <_dtoa_r+0x91e>
 800a96a:	45b1      	cmp	r9, r6
 800a96c:	d003      	beq.n	800a976 <_dtoa_r+0x91e>
 800a96e:	4649      	mov	r1, r9
 800a970:	4620      	mov	r0, r4
 800a972:	f000 f994 	bl	800ac9e <_Bfree>
 800a976:	4631      	mov	r1, r6
 800a978:	4620      	mov	r0, r4
 800a97a:	f000 f990 	bl	800ac9e <_Bfree>
 800a97e:	e6a8      	b.n	800a6d2 <_dtoa_r+0x67a>
 800a980:	2700      	movs	r7, #0
 800a982:	463e      	mov	r6, r7
 800a984:	e7e1      	b.n	800a94a <_dtoa_r+0x8f2>
 800a986:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a98a:	463e      	mov	r6, r7
 800a98c:	e5a9      	b.n	800a4e2 <_dtoa_r+0x48a>
 800a98e:	bf00      	nop
 800a990:	40240000 	.word	0x40240000
 800a994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a996:	f8cd 9008 	str.w	r9, [sp, #8]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	f000 80fa 	beq.w	800ab94 <_dtoa_r+0xb3c>
 800a9a0:	2d00      	cmp	r5, #0
 800a9a2:	dd05      	ble.n	800a9b0 <_dtoa_r+0x958>
 800a9a4:	4631      	mov	r1, r6
 800a9a6:	462a      	mov	r2, r5
 800a9a8:	4620      	mov	r0, r4
 800a9aa:	f000 fb05 	bl	800afb8 <__lshift>
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	9b07      	ldr	r3, [sp, #28]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d04c      	beq.n	800aa50 <_dtoa_r+0x9f8>
 800a9b6:	6871      	ldr	r1, [r6, #4]
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	f000 f93c 	bl	800ac36 <_Balloc>
 800a9be:	6932      	ldr	r2, [r6, #16]
 800a9c0:	3202      	adds	r2, #2
 800a9c2:	4605      	mov	r5, r0
 800a9c4:	0092      	lsls	r2, r2, #2
 800a9c6:	f106 010c 	add.w	r1, r6, #12
 800a9ca:	300c      	adds	r0, #12
 800a9cc:	f000 f928 	bl	800ac20 <memcpy>
 800a9d0:	2201      	movs	r2, #1
 800a9d2:	4629      	mov	r1, r5
 800a9d4:	4620      	mov	r0, r4
 800a9d6:	f000 faef 	bl	800afb8 <__lshift>
 800a9da:	9b00      	ldr	r3, [sp, #0]
 800a9dc:	f8cd b014 	str.w	fp, [sp, #20]
 800a9e0:	f003 0301 	and.w	r3, r3, #1
 800a9e4:	46b1      	mov	r9, r6
 800a9e6:	9307      	str	r3, [sp, #28]
 800a9e8:	4606      	mov	r6, r0
 800a9ea:	4639      	mov	r1, r7
 800a9ec:	9804      	ldr	r0, [sp, #16]
 800a9ee:	f7ff faa5 	bl	8009f3c <quorem>
 800a9f2:	4649      	mov	r1, r9
 800a9f4:	4605      	mov	r5, r0
 800a9f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a9fa:	9804      	ldr	r0, [sp, #16]
 800a9fc:	f000 fb30 	bl	800b060 <__mcmp>
 800aa00:	4632      	mov	r2, r6
 800aa02:	9000      	str	r0, [sp, #0]
 800aa04:	4639      	mov	r1, r7
 800aa06:	4620      	mov	r0, r4
 800aa08:	f000 fb44 	bl	800b094 <__mdiff>
 800aa0c:	68c3      	ldr	r3, [r0, #12]
 800aa0e:	4602      	mov	r2, r0
 800aa10:	bb03      	cbnz	r3, 800aa54 <_dtoa_r+0x9fc>
 800aa12:	4601      	mov	r1, r0
 800aa14:	9008      	str	r0, [sp, #32]
 800aa16:	9804      	ldr	r0, [sp, #16]
 800aa18:	f000 fb22 	bl	800b060 <__mcmp>
 800aa1c:	9a08      	ldr	r2, [sp, #32]
 800aa1e:	4603      	mov	r3, r0
 800aa20:	4611      	mov	r1, r2
 800aa22:	4620      	mov	r0, r4
 800aa24:	9308      	str	r3, [sp, #32]
 800aa26:	f000 f93a 	bl	800ac9e <_Bfree>
 800aa2a:	9b08      	ldr	r3, [sp, #32]
 800aa2c:	b9a3      	cbnz	r3, 800aa58 <_dtoa_r+0xa00>
 800aa2e:	9a06      	ldr	r2, [sp, #24]
 800aa30:	b992      	cbnz	r2, 800aa58 <_dtoa_r+0xa00>
 800aa32:	9a07      	ldr	r2, [sp, #28]
 800aa34:	b982      	cbnz	r2, 800aa58 <_dtoa_r+0xa00>
 800aa36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aa3a:	d029      	beq.n	800aa90 <_dtoa_r+0xa38>
 800aa3c:	9b00      	ldr	r3, [sp, #0]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	dd01      	ble.n	800aa46 <_dtoa_r+0x9ee>
 800aa42:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800aa46:	9b05      	ldr	r3, [sp, #20]
 800aa48:	1c5d      	adds	r5, r3, #1
 800aa4a:	f883 8000 	strb.w	r8, [r3]
 800aa4e:	e782      	b.n	800a956 <_dtoa_r+0x8fe>
 800aa50:	4630      	mov	r0, r6
 800aa52:	e7c2      	b.n	800a9da <_dtoa_r+0x982>
 800aa54:	2301      	movs	r3, #1
 800aa56:	e7e3      	b.n	800aa20 <_dtoa_r+0x9c8>
 800aa58:	9a00      	ldr	r2, [sp, #0]
 800aa5a:	2a00      	cmp	r2, #0
 800aa5c:	db04      	blt.n	800aa68 <_dtoa_r+0xa10>
 800aa5e:	d125      	bne.n	800aaac <_dtoa_r+0xa54>
 800aa60:	9a06      	ldr	r2, [sp, #24]
 800aa62:	bb1a      	cbnz	r2, 800aaac <_dtoa_r+0xa54>
 800aa64:	9a07      	ldr	r2, [sp, #28]
 800aa66:	bb0a      	cbnz	r2, 800aaac <_dtoa_r+0xa54>
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	ddec      	ble.n	800aa46 <_dtoa_r+0x9ee>
 800aa6c:	2201      	movs	r2, #1
 800aa6e:	9904      	ldr	r1, [sp, #16]
 800aa70:	4620      	mov	r0, r4
 800aa72:	f000 faa1 	bl	800afb8 <__lshift>
 800aa76:	4639      	mov	r1, r7
 800aa78:	9004      	str	r0, [sp, #16]
 800aa7a:	f000 faf1 	bl	800b060 <__mcmp>
 800aa7e:	2800      	cmp	r0, #0
 800aa80:	dc03      	bgt.n	800aa8a <_dtoa_r+0xa32>
 800aa82:	d1e0      	bne.n	800aa46 <_dtoa_r+0x9ee>
 800aa84:	f018 0f01 	tst.w	r8, #1
 800aa88:	d0dd      	beq.n	800aa46 <_dtoa_r+0x9ee>
 800aa8a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aa8e:	d1d8      	bne.n	800aa42 <_dtoa_r+0x9ea>
 800aa90:	9b05      	ldr	r3, [sp, #20]
 800aa92:	9a05      	ldr	r2, [sp, #20]
 800aa94:	1c5d      	adds	r5, r3, #1
 800aa96:	2339      	movs	r3, #57	; 0x39
 800aa98:	7013      	strb	r3, [r2, #0]
 800aa9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aa9e:	2b39      	cmp	r3, #57	; 0x39
 800aaa0:	f105 32ff 	add.w	r2, r5, #4294967295
 800aaa4:	d04f      	beq.n	800ab46 <_dtoa_r+0xaee>
 800aaa6:	3301      	adds	r3, #1
 800aaa8:	7013      	strb	r3, [r2, #0]
 800aaaa:	e754      	b.n	800a956 <_dtoa_r+0x8fe>
 800aaac:	9a05      	ldr	r2, [sp, #20]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	f102 0501 	add.w	r5, r2, #1
 800aab4:	dd06      	ble.n	800aac4 <_dtoa_r+0xa6c>
 800aab6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aaba:	d0e9      	beq.n	800aa90 <_dtoa_r+0xa38>
 800aabc:	f108 0801 	add.w	r8, r8, #1
 800aac0:	9b05      	ldr	r3, [sp, #20]
 800aac2:	e7c2      	b.n	800aa4a <_dtoa_r+0x9f2>
 800aac4:	9a02      	ldr	r2, [sp, #8]
 800aac6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800aaca:	eba5 030b 	sub.w	r3, r5, fp
 800aace:	4293      	cmp	r3, r2
 800aad0:	d021      	beq.n	800ab16 <_dtoa_r+0xabe>
 800aad2:	2300      	movs	r3, #0
 800aad4:	220a      	movs	r2, #10
 800aad6:	9904      	ldr	r1, [sp, #16]
 800aad8:	4620      	mov	r0, r4
 800aada:	f000 f8f7 	bl	800accc <__multadd>
 800aade:	45b1      	cmp	r9, r6
 800aae0:	9004      	str	r0, [sp, #16]
 800aae2:	f04f 0300 	mov.w	r3, #0
 800aae6:	f04f 020a 	mov.w	r2, #10
 800aaea:	4649      	mov	r1, r9
 800aaec:	4620      	mov	r0, r4
 800aaee:	d105      	bne.n	800aafc <_dtoa_r+0xaa4>
 800aaf0:	f000 f8ec 	bl	800accc <__multadd>
 800aaf4:	4681      	mov	r9, r0
 800aaf6:	4606      	mov	r6, r0
 800aaf8:	9505      	str	r5, [sp, #20]
 800aafa:	e776      	b.n	800a9ea <_dtoa_r+0x992>
 800aafc:	f000 f8e6 	bl	800accc <__multadd>
 800ab00:	4631      	mov	r1, r6
 800ab02:	4681      	mov	r9, r0
 800ab04:	2300      	movs	r3, #0
 800ab06:	220a      	movs	r2, #10
 800ab08:	4620      	mov	r0, r4
 800ab0a:	f000 f8df 	bl	800accc <__multadd>
 800ab0e:	4606      	mov	r6, r0
 800ab10:	e7f2      	b.n	800aaf8 <_dtoa_r+0xaa0>
 800ab12:	f04f 0900 	mov.w	r9, #0
 800ab16:	2201      	movs	r2, #1
 800ab18:	9904      	ldr	r1, [sp, #16]
 800ab1a:	4620      	mov	r0, r4
 800ab1c:	f000 fa4c 	bl	800afb8 <__lshift>
 800ab20:	4639      	mov	r1, r7
 800ab22:	9004      	str	r0, [sp, #16]
 800ab24:	f000 fa9c 	bl	800b060 <__mcmp>
 800ab28:	2800      	cmp	r0, #0
 800ab2a:	dcb6      	bgt.n	800aa9a <_dtoa_r+0xa42>
 800ab2c:	d102      	bne.n	800ab34 <_dtoa_r+0xadc>
 800ab2e:	f018 0f01 	tst.w	r8, #1
 800ab32:	d1b2      	bne.n	800aa9a <_dtoa_r+0xa42>
 800ab34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ab38:	2b30      	cmp	r3, #48	; 0x30
 800ab3a:	f105 32ff 	add.w	r2, r5, #4294967295
 800ab3e:	f47f af0a 	bne.w	800a956 <_dtoa_r+0x8fe>
 800ab42:	4615      	mov	r5, r2
 800ab44:	e7f6      	b.n	800ab34 <_dtoa_r+0xadc>
 800ab46:	4593      	cmp	fp, r2
 800ab48:	d105      	bne.n	800ab56 <_dtoa_r+0xafe>
 800ab4a:	2331      	movs	r3, #49	; 0x31
 800ab4c:	f10a 0a01 	add.w	sl, sl, #1
 800ab50:	f88b 3000 	strb.w	r3, [fp]
 800ab54:	e6ff      	b.n	800a956 <_dtoa_r+0x8fe>
 800ab56:	4615      	mov	r5, r2
 800ab58:	e79f      	b.n	800aa9a <_dtoa_r+0xa42>
 800ab5a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800abc0 <_dtoa_r+0xb68>
 800ab5e:	e007      	b.n	800ab70 <_dtoa_r+0xb18>
 800ab60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab62:	f8df b060 	ldr.w	fp, [pc, #96]	; 800abc4 <_dtoa_r+0xb6c>
 800ab66:	b11b      	cbz	r3, 800ab70 <_dtoa_r+0xb18>
 800ab68:	f10b 0308 	add.w	r3, fp, #8
 800ab6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ab6e:	6013      	str	r3, [r2, #0]
 800ab70:	4658      	mov	r0, fp
 800ab72:	b017      	add	sp, #92	; 0x5c
 800ab74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab78:	9b06      	ldr	r3, [sp, #24]
 800ab7a:	2b01      	cmp	r3, #1
 800ab7c:	f77f ae35 	ble.w	800a7ea <_dtoa_r+0x792>
 800ab80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab82:	9307      	str	r3, [sp, #28]
 800ab84:	e649      	b.n	800a81a <_dtoa_r+0x7c2>
 800ab86:	9b02      	ldr	r3, [sp, #8]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	dc03      	bgt.n	800ab94 <_dtoa_r+0xb3c>
 800ab8c:	9b06      	ldr	r3, [sp, #24]
 800ab8e:	2b02      	cmp	r3, #2
 800ab90:	f73f aecc 	bgt.w	800a92c <_dtoa_r+0x8d4>
 800ab94:	465d      	mov	r5, fp
 800ab96:	4639      	mov	r1, r7
 800ab98:	9804      	ldr	r0, [sp, #16]
 800ab9a:	f7ff f9cf 	bl	8009f3c <quorem>
 800ab9e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800aba2:	f805 8b01 	strb.w	r8, [r5], #1
 800aba6:	9a02      	ldr	r2, [sp, #8]
 800aba8:	eba5 030b 	sub.w	r3, r5, fp
 800abac:	429a      	cmp	r2, r3
 800abae:	ddb0      	ble.n	800ab12 <_dtoa_r+0xaba>
 800abb0:	2300      	movs	r3, #0
 800abb2:	220a      	movs	r2, #10
 800abb4:	9904      	ldr	r1, [sp, #16]
 800abb6:	4620      	mov	r0, r4
 800abb8:	f000 f888 	bl	800accc <__multadd>
 800abbc:	9004      	str	r0, [sp, #16]
 800abbe:	e7ea      	b.n	800ab96 <_dtoa_r+0xb3e>
 800abc0:	0800b7a8 	.word	0x0800b7a8
 800abc4:	0800b7cc 	.word	0x0800b7cc

0800abc8 <__locale_ctype_ptr_l>:
 800abc8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800abcc:	4770      	bx	lr
	...

0800abd0 <_localeconv_r>:
 800abd0:	4b04      	ldr	r3, [pc, #16]	; (800abe4 <_localeconv_r+0x14>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	6a18      	ldr	r0, [r3, #32]
 800abd6:	4b04      	ldr	r3, [pc, #16]	; (800abe8 <_localeconv_r+0x18>)
 800abd8:	2800      	cmp	r0, #0
 800abda:	bf08      	it	eq
 800abdc:	4618      	moveq	r0, r3
 800abde:	30f0      	adds	r0, #240	; 0xf0
 800abe0:	4770      	bx	lr
 800abe2:	bf00      	nop
 800abe4:	20000024 	.word	0x20000024
 800abe8:	20000088 	.word	0x20000088

0800abec <malloc>:
 800abec:	4b02      	ldr	r3, [pc, #8]	; (800abf8 <malloc+0xc>)
 800abee:	4601      	mov	r1, r0
 800abf0:	6818      	ldr	r0, [r3, #0]
 800abf2:	f000 bb57 	b.w	800b2a4 <_malloc_r>
 800abf6:	bf00      	nop
 800abf8:	20000024 	.word	0x20000024

0800abfc <__ascii_mbtowc>:
 800abfc:	b082      	sub	sp, #8
 800abfe:	b901      	cbnz	r1, 800ac02 <__ascii_mbtowc+0x6>
 800ac00:	a901      	add	r1, sp, #4
 800ac02:	b142      	cbz	r2, 800ac16 <__ascii_mbtowc+0x1a>
 800ac04:	b14b      	cbz	r3, 800ac1a <__ascii_mbtowc+0x1e>
 800ac06:	7813      	ldrb	r3, [r2, #0]
 800ac08:	600b      	str	r3, [r1, #0]
 800ac0a:	7812      	ldrb	r2, [r2, #0]
 800ac0c:	1c10      	adds	r0, r2, #0
 800ac0e:	bf18      	it	ne
 800ac10:	2001      	movne	r0, #1
 800ac12:	b002      	add	sp, #8
 800ac14:	4770      	bx	lr
 800ac16:	4610      	mov	r0, r2
 800ac18:	e7fb      	b.n	800ac12 <__ascii_mbtowc+0x16>
 800ac1a:	f06f 0001 	mvn.w	r0, #1
 800ac1e:	e7f8      	b.n	800ac12 <__ascii_mbtowc+0x16>

0800ac20 <memcpy>:
 800ac20:	b510      	push	{r4, lr}
 800ac22:	1e43      	subs	r3, r0, #1
 800ac24:	440a      	add	r2, r1
 800ac26:	4291      	cmp	r1, r2
 800ac28:	d100      	bne.n	800ac2c <memcpy+0xc>
 800ac2a:	bd10      	pop	{r4, pc}
 800ac2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac30:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac34:	e7f7      	b.n	800ac26 <memcpy+0x6>

0800ac36 <_Balloc>:
 800ac36:	b570      	push	{r4, r5, r6, lr}
 800ac38:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ac3a:	4604      	mov	r4, r0
 800ac3c:	460e      	mov	r6, r1
 800ac3e:	b93d      	cbnz	r5, 800ac50 <_Balloc+0x1a>
 800ac40:	2010      	movs	r0, #16
 800ac42:	f7ff ffd3 	bl	800abec <malloc>
 800ac46:	6260      	str	r0, [r4, #36]	; 0x24
 800ac48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ac4c:	6005      	str	r5, [r0, #0]
 800ac4e:	60c5      	str	r5, [r0, #12]
 800ac50:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ac52:	68eb      	ldr	r3, [r5, #12]
 800ac54:	b183      	cbz	r3, 800ac78 <_Balloc+0x42>
 800ac56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac58:	68db      	ldr	r3, [r3, #12]
 800ac5a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ac5e:	b9b8      	cbnz	r0, 800ac90 <_Balloc+0x5a>
 800ac60:	2101      	movs	r1, #1
 800ac62:	fa01 f506 	lsl.w	r5, r1, r6
 800ac66:	1d6a      	adds	r2, r5, #5
 800ac68:	0092      	lsls	r2, r2, #2
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	f000 fabe 	bl	800b1ec <_calloc_r>
 800ac70:	b160      	cbz	r0, 800ac8c <_Balloc+0x56>
 800ac72:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ac76:	e00e      	b.n	800ac96 <_Balloc+0x60>
 800ac78:	2221      	movs	r2, #33	; 0x21
 800ac7a:	2104      	movs	r1, #4
 800ac7c:	4620      	mov	r0, r4
 800ac7e:	f000 fab5 	bl	800b1ec <_calloc_r>
 800ac82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac84:	60e8      	str	r0, [r5, #12]
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d1e4      	bne.n	800ac56 <_Balloc+0x20>
 800ac8c:	2000      	movs	r0, #0
 800ac8e:	bd70      	pop	{r4, r5, r6, pc}
 800ac90:	6802      	ldr	r2, [r0, #0]
 800ac92:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800ac96:	2300      	movs	r3, #0
 800ac98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ac9c:	e7f7      	b.n	800ac8e <_Balloc+0x58>

0800ac9e <_Bfree>:
 800ac9e:	b570      	push	{r4, r5, r6, lr}
 800aca0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800aca2:	4606      	mov	r6, r0
 800aca4:	460d      	mov	r5, r1
 800aca6:	b93c      	cbnz	r4, 800acb8 <_Bfree+0x1a>
 800aca8:	2010      	movs	r0, #16
 800acaa:	f7ff ff9f 	bl	800abec <malloc>
 800acae:	6270      	str	r0, [r6, #36]	; 0x24
 800acb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800acb4:	6004      	str	r4, [r0, #0]
 800acb6:	60c4      	str	r4, [r0, #12]
 800acb8:	b13d      	cbz	r5, 800acca <_Bfree+0x2c>
 800acba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800acbc:	686a      	ldr	r2, [r5, #4]
 800acbe:	68db      	ldr	r3, [r3, #12]
 800acc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800acc4:	6029      	str	r1, [r5, #0]
 800acc6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800acca:	bd70      	pop	{r4, r5, r6, pc}

0800accc <__multadd>:
 800accc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acd0:	690d      	ldr	r5, [r1, #16]
 800acd2:	461f      	mov	r7, r3
 800acd4:	4606      	mov	r6, r0
 800acd6:	460c      	mov	r4, r1
 800acd8:	f101 0c14 	add.w	ip, r1, #20
 800acdc:	2300      	movs	r3, #0
 800acde:	f8dc 0000 	ldr.w	r0, [ip]
 800ace2:	b281      	uxth	r1, r0
 800ace4:	fb02 7101 	mla	r1, r2, r1, r7
 800ace8:	0c0f      	lsrs	r7, r1, #16
 800acea:	0c00      	lsrs	r0, r0, #16
 800acec:	fb02 7000 	mla	r0, r2, r0, r7
 800acf0:	b289      	uxth	r1, r1
 800acf2:	3301      	adds	r3, #1
 800acf4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800acf8:	429d      	cmp	r5, r3
 800acfa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800acfe:	f84c 1b04 	str.w	r1, [ip], #4
 800ad02:	dcec      	bgt.n	800acde <__multadd+0x12>
 800ad04:	b1d7      	cbz	r7, 800ad3c <__multadd+0x70>
 800ad06:	68a3      	ldr	r3, [r4, #8]
 800ad08:	42ab      	cmp	r3, r5
 800ad0a:	dc12      	bgt.n	800ad32 <__multadd+0x66>
 800ad0c:	6861      	ldr	r1, [r4, #4]
 800ad0e:	4630      	mov	r0, r6
 800ad10:	3101      	adds	r1, #1
 800ad12:	f7ff ff90 	bl	800ac36 <_Balloc>
 800ad16:	6922      	ldr	r2, [r4, #16]
 800ad18:	3202      	adds	r2, #2
 800ad1a:	f104 010c 	add.w	r1, r4, #12
 800ad1e:	4680      	mov	r8, r0
 800ad20:	0092      	lsls	r2, r2, #2
 800ad22:	300c      	adds	r0, #12
 800ad24:	f7ff ff7c 	bl	800ac20 <memcpy>
 800ad28:	4621      	mov	r1, r4
 800ad2a:	4630      	mov	r0, r6
 800ad2c:	f7ff ffb7 	bl	800ac9e <_Bfree>
 800ad30:	4644      	mov	r4, r8
 800ad32:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad36:	3501      	adds	r5, #1
 800ad38:	615f      	str	r7, [r3, #20]
 800ad3a:	6125      	str	r5, [r4, #16]
 800ad3c:	4620      	mov	r0, r4
 800ad3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ad42 <__hi0bits>:
 800ad42:	0c02      	lsrs	r2, r0, #16
 800ad44:	0412      	lsls	r2, r2, #16
 800ad46:	4603      	mov	r3, r0
 800ad48:	b9b2      	cbnz	r2, 800ad78 <__hi0bits+0x36>
 800ad4a:	0403      	lsls	r3, r0, #16
 800ad4c:	2010      	movs	r0, #16
 800ad4e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ad52:	bf04      	itt	eq
 800ad54:	021b      	lsleq	r3, r3, #8
 800ad56:	3008      	addeq	r0, #8
 800ad58:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ad5c:	bf04      	itt	eq
 800ad5e:	011b      	lsleq	r3, r3, #4
 800ad60:	3004      	addeq	r0, #4
 800ad62:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ad66:	bf04      	itt	eq
 800ad68:	009b      	lsleq	r3, r3, #2
 800ad6a:	3002      	addeq	r0, #2
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	db06      	blt.n	800ad7e <__hi0bits+0x3c>
 800ad70:	005b      	lsls	r3, r3, #1
 800ad72:	d503      	bpl.n	800ad7c <__hi0bits+0x3a>
 800ad74:	3001      	adds	r0, #1
 800ad76:	4770      	bx	lr
 800ad78:	2000      	movs	r0, #0
 800ad7a:	e7e8      	b.n	800ad4e <__hi0bits+0xc>
 800ad7c:	2020      	movs	r0, #32
 800ad7e:	4770      	bx	lr

0800ad80 <__lo0bits>:
 800ad80:	6803      	ldr	r3, [r0, #0]
 800ad82:	f013 0207 	ands.w	r2, r3, #7
 800ad86:	4601      	mov	r1, r0
 800ad88:	d00b      	beq.n	800ada2 <__lo0bits+0x22>
 800ad8a:	07da      	lsls	r2, r3, #31
 800ad8c:	d423      	bmi.n	800add6 <__lo0bits+0x56>
 800ad8e:	0798      	lsls	r0, r3, #30
 800ad90:	bf49      	itett	mi
 800ad92:	085b      	lsrmi	r3, r3, #1
 800ad94:	089b      	lsrpl	r3, r3, #2
 800ad96:	2001      	movmi	r0, #1
 800ad98:	600b      	strmi	r3, [r1, #0]
 800ad9a:	bf5c      	itt	pl
 800ad9c:	600b      	strpl	r3, [r1, #0]
 800ad9e:	2002      	movpl	r0, #2
 800ada0:	4770      	bx	lr
 800ada2:	b298      	uxth	r0, r3
 800ada4:	b9a8      	cbnz	r0, 800add2 <__lo0bits+0x52>
 800ada6:	0c1b      	lsrs	r3, r3, #16
 800ada8:	2010      	movs	r0, #16
 800adaa:	f013 0fff 	tst.w	r3, #255	; 0xff
 800adae:	bf04      	itt	eq
 800adb0:	0a1b      	lsreq	r3, r3, #8
 800adb2:	3008      	addeq	r0, #8
 800adb4:	071a      	lsls	r2, r3, #28
 800adb6:	bf04      	itt	eq
 800adb8:	091b      	lsreq	r3, r3, #4
 800adba:	3004      	addeq	r0, #4
 800adbc:	079a      	lsls	r2, r3, #30
 800adbe:	bf04      	itt	eq
 800adc0:	089b      	lsreq	r3, r3, #2
 800adc2:	3002      	addeq	r0, #2
 800adc4:	07da      	lsls	r2, r3, #31
 800adc6:	d402      	bmi.n	800adce <__lo0bits+0x4e>
 800adc8:	085b      	lsrs	r3, r3, #1
 800adca:	d006      	beq.n	800adda <__lo0bits+0x5a>
 800adcc:	3001      	adds	r0, #1
 800adce:	600b      	str	r3, [r1, #0]
 800add0:	4770      	bx	lr
 800add2:	4610      	mov	r0, r2
 800add4:	e7e9      	b.n	800adaa <__lo0bits+0x2a>
 800add6:	2000      	movs	r0, #0
 800add8:	4770      	bx	lr
 800adda:	2020      	movs	r0, #32
 800addc:	4770      	bx	lr

0800adde <__i2b>:
 800adde:	b510      	push	{r4, lr}
 800ade0:	460c      	mov	r4, r1
 800ade2:	2101      	movs	r1, #1
 800ade4:	f7ff ff27 	bl	800ac36 <_Balloc>
 800ade8:	2201      	movs	r2, #1
 800adea:	6144      	str	r4, [r0, #20]
 800adec:	6102      	str	r2, [r0, #16]
 800adee:	bd10      	pop	{r4, pc}

0800adf0 <__multiply>:
 800adf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adf4:	4614      	mov	r4, r2
 800adf6:	690a      	ldr	r2, [r1, #16]
 800adf8:	6923      	ldr	r3, [r4, #16]
 800adfa:	429a      	cmp	r2, r3
 800adfc:	bfb8      	it	lt
 800adfe:	460b      	movlt	r3, r1
 800ae00:	4688      	mov	r8, r1
 800ae02:	bfbc      	itt	lt
 800ae04:	46a0      	movlt	r8, r4
 800ae06:	461c      	movlt	r4, r3
 800ae08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ae0c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ae10:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae14:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ae18:	eb07 0609 	add.w	r6, r7, r9
 800ae1c:	42b3      	cmp	r3, r6
 800ae1e:	bfb8      	it	lt
 800ae20:	3101      	addlt	r1, #1
 800ae22:	f7ff ff08 	bl	800ac36 <_Balloc>
 800ae26:	f100 0514 	add.w	r5, r0, #20
 800ae2a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ae2e:	462b      	mov	r3, r5
 800ae30:	2200      	movs	r2, #0
 800ae32:	4573      	cmp	r3, lr
 800ae34:	d316      	bcc.n	800ae64 <__multiply+0x74>
 800ae36:	f104 0214 	add.w	r2, r4, #20
 800ae3a:	f108 0114 	add.w	r1, r8, #20
 800ae3e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ae42:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ae46:	9300      	str	r3, [sp, #0]
 800ae48:	9b00      	ldr	r3, [sp, #0]
 800ae4a:	9201      	str	r2, [sp, #4]
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d80c      	bhi.n	800ae6a <__multiply+0x7a>
 800ae50:	2e00      	cmp	r6, #0
 800ae52:	dd03      	ble.n	800ae5c <__multiply+0x6c>
 800ae54:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d05d      	beq.n	800af18 <__multiply+0x128>
 800ae5c:	6106      	str	r6, [r0, #16]
 800ae5e:	b003      	add	sp, #12
 800ae60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae64:	f843 2b04 	str.w	r2, [r3], #4
 800ae68:	e7e3      	b.n	800ae32 <__multiply+0x42>
 800ae6a:	f8b2 b000 	ldrh.w	fp, [r2]
 800ae6e:	f1bb 0f00 	cmp.w	fp, #0
 800ae72:	d023      	beq.n	800aebc <__multiply+0xcc>
 800ae74:	4689      	mov	r9, r1
 800ae76:	46ac      	mov	ip, r5
 800ae78:	f04f 0800 	mov.w	r8, #0
 800ae7c:	f859 4b04 	ldr.w	r4, [r9], #4
 800ae80:	f8dc a000 	ldr.w	sl, [ip]
 800ae84:	b2a3      	uxth	r3, r4
 800ae86:	fa1f fa8a 	uxth.w	sl, sl
 800ae8a:	fb0b a303 	mla	r3, fp, r3, sl
 800ae8e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ae92:	f8dc 4000 	ldr.w	r4, [ip]
 800ae96:	4443      	add	r3, r8
 800ae98:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ae9c:	fb0b 840a 	mla	r4, fp, sl, r8
 800aea0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800aea4:	46e2      	mov	sl, ip
 800aea6:	b29b      	uxth	r3, r3
 800aea8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800aeac:	454f      	cmp	r7, r9
 800aeae:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800aeb2:	f84a 3b04 	str.w	r3, [sl], #4
 800aeb6:	d82b      	bhi.n	800af10 <__multiply+0x120>
 800aeb8:	f8cc 8004 	str.w	r8, [ip, #4]
 800aebc:	9b01      	ldr	r3, [sp, #4]
 800aebe:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800aec2:	3204      	adds	r2, #4
 800aec4:	f1ba 0f00 	cmp.w	sl, #0
 800aec8:	d020      	beq.n	800af0c <__multiply+0x11c>
 800aeca:	682b      	ldr	r3, [r5, #0]
 800aecc:	4689      	mov	r9, r1
 800aece:	46a8      	mov	r8, r5
 800aed0:	f04f 0b00 	mov.w	fp, #0
 800aed4:	f8b9 c000 	ldrh.w	ip, [r9]
 800aed8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800aedc:	fb0a 440c 	mla	r4, sl, ip, r4
 800aee0:	445c      	add	r4, fp
 800aee2:	46c4      	mov	ip, r8
 800aee4:	b29b      	uxth	r3, r3
 800aee6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800aeea:	f84c 3b04 	str.w	r3, [ip], #4
 800aeee:	f859 3b04 	ldr.w	r3, [r9], #4
 800aef2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800aef6:	0c1b      	lsrs	r3, r3, #16
 800aef8:	fb0a b303 	mla	r3, sl, r3, fp
 800aefc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800af00:	454f      	cmp	r7, r9
 800af02:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800af06:	d805      	bhi.n	800af14 <__multiply+0x124>
 800af08:	f8c8 3004 	str.w	r3, [r8, #4]
 800af0c:	3504      	adds	r5, #4
 800af0e:	e79b      	b.n	800ae48 <__multiply+0x58>
 800af10:	46d4      	mov	ip, sl
 800af12:	e7b3      	b.n	800ae7c <__multiply+0x8c>
 800af14:	46e0      	mov	r8, ip
 800af16:	e7dd      	b.n	800aed4 <__multiply+0xe4>
 800af18:	3e01      	subs	r6, #1
 800af1a:	e799      	b.n	800ae50 <__multiply+0x60>

0800af1c <__pow5mult>:
 800af1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af20:	4615      	mov	r5, r2
 800af22:	f012 0203 	ands.w	r2, r2, #3
 800af26:	4606      	mov	r6, r0
 800af28:	460f      	mov	r7, r1
 800af2a:	d007      	beq.n	800af3c <__pow5mult+0x20>
 800af2c:	3a01      	subs	r2, #1
 800af2e:	4c21      	ldr	r4, [pc, #132]	; (800afb4 <__pow5mult+0x98>)
 800af30:	2300      	movs	r3, #0
 800af32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800af36:	f7ff fec9 	bl	800accc <__multadd>
 800af3a:	4607      	mov	r7, r0
 800af3c:	10ad      	asrs	r5, r5, #2
 800af3e:	d035      	beq.n	800afac <__pow5mult+0x90>
 800af40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800af42:	b93c      	cbnz	r4, 800af54 <__pow5mult+0x38>
 800af44:	2010      	movs	r0, #16
 800af46:	f7ff fe51 	bl	800abec <malloc>
 800af4a:	6270      	str	r0, [r6, #36]	; 0x24
 800af4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800af50:	6004      	str	r4, [r0, #0]
 800af52:	60c4      	str	r4, [r0, #12]
 800af54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800af58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800af5c:	b94c      	cbnz	r4, 800af72 <__pow5mult+0x56>
 800af5e:	f240 2171 	movw	r1, #625	; 0x271
 800af62:	4630      	mov	r0, r6
 800af64:	f7ff ff3b 	bl	800adde <__i2b>
 800af68:	2300      	movs	r3, #0
 800af6a:	f8c8 0008 	str.w	r0, [r8, #8]
 800af6e:	4604      	mov	r4, r0
 800af70:	6003      	str	r3, [r0, #0]
 800af72:	f04f 0800 	mov.w	r8, #0
 800af76:	07eb      	lsls	r3, r5, #31
 800af78:	d50a      	bpl.n	800af90 <__pow5mult+0x74>
 800af7a:	4639      	mov	r1, r7
 800af7c:	4622      	mov	r2, r4
 800af7e:	4630      	mov	r0, r6
 800af80:	f7ff ff36 	bl	800adf0 <__multiply>
 800af84:	4639      	mov	r1, r7
 800af86:	4681      	mov	r9, r0
 800af88:	4630      	mov	r0, r6
 800af8a:	f7ff fe88 	bl	800ac9e <_Bfree>
 800af8e:	464f      	mov	r7, r9
 800af90:	106d      	asrs	r5, r5, #1
 800af92:	d00b      	beq.n	800afac <__pow5mult+0x90>
 800af94:	6820      	ldr	r0, [r4, #0]
 800af96:	b938      	cbnz	r0, 800afa8 <__pow5mult+0x8c>
 800af98:	4622      	mov	r2, r4
 800af9a:	4621      	mov	r1, r4
 800af9c:	4630      	mov	r0, r6
 800af9e:	f7ff ff27 	bl	800adf0 <__multiply>
 800afa2:	6020      	str	r0, [r4, #0]
 800afa4:	f8c0 8000 	str.w	r8, [r0]
 800afa8:	4604      	mov	r4, r0
 800afaa:	e7e4      	b.n	800af76 <__pow5mult+0x5a>
 800afac:	4638      	mov	r0, r7
 800afae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afb2:	bf00      	nop
 800afb4:	0800b8d8 	.word	0x0800b8d8

0800afb8 <__lshift>:
 800afb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afbc:	460c      	mov	r4, r1
 800afbe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800afc2:	6923      	ldr	r3, [r4, #16]
 800afc4:	6849      	ldr	r1, [r1, #4]
 800afc6:	eb0a 0903 	add.w	r9, sl, r3
 800afca:	68a3      	ldr	r3, [r4, #8]
 800afcc:	4607      	mov	r7, r0
 800afce:	4616      	mov	r6, r2
 800afd0:	f109 0501 	add.w	r5, r9, #1
 800afd4:	42ab      	cmp	r3, r5
 800afd6:	db32      	blt.n	800b03e <__lshift+0x86>
 800afd8:	4638      	mov	r0, r7
 800afda:	f7ff fe2c 	bl	800ac36 <_Balloc>
 800afde:	2300      	movs	r3, #0
 800afe0:	4680      	mov	r8, r0
 800afe2:	f100 0114 	add.w	r1, r0, #20
 800afe6:	461a      	mov	r2, r3
 800afe8:	4553      	cmp	r3, sl
 800afea:	db2b      	blt.n	800b044 <__lshift+0x8c>
 800afec:	6920      	ldr	r0, [r4, #16]
 800afee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aff2:	f104 0314 	add.w	r3, r4, #20
 800aff6:	f016 021f 	ands.w	r2, r6, #31
 800affa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800affe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b002:	d025      	beq.n	800b050 <__lshift+0x98>
 800b004:	f1c2 0e20 	rsb	lr, r2, #32
 800b008:	2000      	movs	r0, #0
 800b00a:	681e      	ldr	r6, [r3, #0]
 800b00c:	468a      	mov	sl, r1
 800b00e:	4096      	lsls	r6, r2
 800b010:	4330      	orrs	r0, r6
 800b012:	f84a 0b04 	str.w	r0, [sl], #4
 800b016:	f853 0b04 	ldr.w	r0, [r3], #4
 800b01a:	459c      	cmp	ip, r3
 800b01c:	fa20 f00e 	lsr.w	r0, r0, lr
 800b020:	d814      	bhi.n	800b04c <__lshift+0x94>
 800b022:	6048      	str	r0, [r1, #4]
 800b024:	b108      	cbz	r0, 800b02a <__lshift+0x72>
 800b026:	f109 0502 	add.w	r5, r9, #2
 800b02a:	3d01      	subs	r5, #1
 800b02c:	4638      	mov	r0, r7
 800b02e:	f8c8 5010 	str.w	r5, [r8, #16]
 800b032:	4621      	mov	r1, r4
 800b034:	f7ff fe33 	bl	800ac9e <_Bfree>
 800b038:	4640      	mov	r0, r8
 800b03a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b03e:	3101      	adds	r1, #1
 800b040:	005b      	lsls	r3, r3, #1
 800b042:	e7c7      	b.n	800afd4 <__lshift+0x1c>
 800b044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b048:	3301      	adds	r3, #1
 800b04a:	e7cd      	b.n	800afe8 <__lshift+0x30>
 800b04c:	4651      	mov	r1, sl
 800b04e:	e7dc      	b.n	800b00a <__lshift+0x52>
 800b050:	3904      	subs	r1, #4
 800b052:	f853 2b04 	ldr.w	r2, [r3], #4
 800b056:	f841 2f04 	str.w	r2, [r1, #4]!
 800b05a:	459c      	cmp	ip, r3
 800b05c:	d8f9      	bhi.n	800b052 <__lshift+0x9a>
 800b05e:	e7e4      	b.n	800b02a <__lshift+0x72>

0800b060 <__mcmp>:
 800b060:	6903      	ldr	r3, [r0, #16]
 800b062:	690a      	ldr	r2, [r1, #16]
 800b064:	1a9b      	subs	r3, r3, r2
 800b066:	b530      	push	{r4, r5, lr}
 800b068:	d10c      	bne.n	800b084 <__mcmp+0x24>
 800b06a:	0092      	lsls	r2, r2, #2
 800b06c:	3014      	adds	r0, #20
 800b06e:	3114      	adds	r1, #20
 800b070:	1884      	adds	r4, r0, r2
 800b072:	4411      	add	r1, r2
 800b074:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b078:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b07c:	4295      	cmp	r5, r2
 800b07e:	d003      	beq.n	800b088 <__mcmp+0x28>
 800b080:	d305      	bcc.n	800b08e <__mcmp+0x2e>
 800b082:	2301      	movs	r3, #1
 800b084:	4618      	mov	r0, r3
 800b086:	bd30      	pop	{r4, r5, pc}
 800b088:	42a0      	cmp	r0, r4
 800b08a:	d3f3      	bcc.n	800b074 <__mcmp+0x14>
 800b08c:	e7fa      	b.n	800b084 <__mcmp+0x24>
 800b08e:	f04f 33ff 	mov.w	r3, #4294967295
 800b092:	e7f7      	b.n	800b084 <__mcmp+0x24>

0800b094 <__mdiff>:
 800b094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b098:	460d      	mov	r5, r1
 800b09a:	4607      	mov	r7, r0
 800b09c:	4611      	mov	r1, r2
 800b09e:	4628      	mov	r0, r5
 800b0a0:	4614      	mov	r4, r2
 800b0a2:	f7ff ffdd 	bl	800b060 <__mcmp>
 800b0a6:	1e06      	subs	r6, r0, #0
 800b0a8:	d108      	bne.n	800b0bc <__mdiff+0x28>
 800b0aa:	4631      	mov	r1, r6
 800b0ac:	4638      	mov	r0, r7
 800b0ae:	f7ff fdc2 	bl	800ac36 <_Balloc>
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b0b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0bc:	bfa4      	itt	ge
 800b0be:	4623      	movge	r3, r4
 800b0c0:	462c      	movge	r4, r5
 800b0c2:	4638      	mov	r0, r7
 800b0c4:	6861      	ldr	r1, [r4, #4]
 800b0c6:	bfa6      	itte	ge
 800b0c8:	461d      	movge	r5, r3
 800b0ca:	2600      	movge	r6, #0
 800b0cc:	2601      	movlt	r6, #1
 800b0ce:	f7ff fdb2 	bl	800ac36 <_Balloc>
 800b0d2:	692b      	ldr	r3, [r5, #16]
 800b0d4:	60c6      	str	r6, [r0, #12]
 800b0d6:	6926      	ldr	r6, [r4, #16]
 800b0d8:	f105 0914 	add.w	r9, r5, #20
 800b0dc:	f104 0214 	add.w	r2, r4, #20
 800b0e0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b0e4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b0e8:	f100 0514 	add.w	r5, r0, #20
 800b0ec:	f04f 0e00 	mov.w	lr, #0
 800b0f0:	f852 ab04 	ldr.w	sl, [r2], #4
 800b0f4:	f859 4b04 	ldr.w	r4, [r9], #4
 800b0f8:	fa1e f18a 	uxtah	r1, lr, sl
 800b0fc:	b2a3      	uxth	r3, r4
 800b0fe:	1ac9      	subs	r1, r1, r3
 800b100:	0c23      	lsrs	r3, r4, #16
 800b102:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b106:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b10a:	b289      	uxth	r1, r1
 800b10c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b110:	45c8      	cmp	r8, r9
 800b112:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b116:	4694      	mov	ip, r2
 800b118:	f845 3b04 	str.w	r3, [r5], #4
 800b11c:	d8e8      	bhi.n	800b0f0 <__mdiff+0x5c>
 800b11e:	45bc      	cmp	ip, r7
 800b120:	d304      	bcc.n	800b12c <__mdiff+0x98>
 800b122:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b126:	b183      	cbz	r3, 800b14a <__mdiff+0xb6>
 800b128:	6106      	str	r6, [r0, #16]
 800b12a:	e7c5      	b.n	800b0b8 <__mdiff+0x24>
 800b12c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b130:	fa1e f381 	uxtah	r3, lr, r1
 800b134:	141a      	asrs	r2, r3, #16
 800b136:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b140:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b144:	f845 3b04 	str.w	r3, [r5], #4
 800b148:	e7e9      	b.n	800b11e <__mdiff+0x8a>
 800b14a:	3e01      	subs	r6, #1
 800b14c:	e7e9      	b.n	800b122 <__mdiff+0x8e>

0800b14e <__d2b>:
 800b14e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b152:	460e      	mov	r6, r1
 800b154:	2101      	movs	r1, #1
 800b156:	ec59 8b10 	vmov	r8, r9, d0
 800b15a:	4615      	mov	r5, r2
 800b15c:	f7ff fd6b 	bl	800ac36 <_Balloc>
 800b160:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b164:	4607      	mov	r7, r0
 800b166:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b16a:	bb34      	cbnz	r4, 800b1ba <__d2b+0x6c>
 800b16c:	9301      	str	r3, [sp, #4]
 800b16e:	f1b8 0300 	subs.w	r3, r8, #0
 800b172:	d027      	beq.n	800b1c4 <__d2b+0x76>
 800b174:	a802      	add	r0, sp, #8
 800b176:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b17a:	f7ff fe01 	bl	800ad80 <__lo0bits>
 800b17e:	9900      	ldr	r1, [sp, #0]
 800b180:	b1f0      	cbz	r0, 800b1c0 <__d2b+0x72>
 800b182:	9a01      	ldr	r2, [sp, #4]
 800b184:	f1c0 0320 	rsb	r3, r0, #32
 800b188:	fa02 f303 	lsl.w	r3, r2, r3
 800b18c:	430b      	orrs	r3, r1
 800b18e:	40c2      	lsrs	r2, r0
 800b190:	617b      	str	r3, [r7, #20]
 800b192:	9201      	str	r2, [sp, #4]
 800b194:	9b01      	ldr	r3, [sp, #4]
 800b196:	61bb      	str	r3, [r7, #24]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	bf14      	ite	ne
 800b19c:	2102      	movne	r1, #2
 800b19e:	2101      	moveq	r1, #1
 800b1a0:	6139      	str	r1, [r7, #16]
 800b1a2:	b1c4      	cbz	r4, 800b1d6 <__d2b+0x88>
 800b1a4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b1a8:	4404      	add	r4, r0
 800b1aa:	6034      	str	r4, [r6, #0]
 800b1ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b1b0:	6028      	str	r0, [r5, #0]
 800b1b2:	4638      	mov	r0, r7
 800b1b4:	b003      	add	sp, #12
 800b1b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b1be:	e7d5      	b.n	800b16c <__d2b+0x1e>
 800b1c0:	6179      	str	r1, [r7, #20]
 800b1c2:	e7e7      	b.n	800b194 <__d2b+0x46>
 800b1c4:	a801      	add	r0, sp, #4
 800b1c6:	f7ff fddb 	bl	800ad80 <__lo0bits>
 800b1ca:	9b01      	ldr	r3, [sp, #4]
 800b1cc:	617b      	str	r3, [r7, #20]
 800b1ce:	2101      	movs	r1, #1
 800b1d0:	6139      	str	r1, [r7, #16]
 800b1d2:	3020      	adds	r0, #32
 800b1d4:	e7e5      	b.n	800b1a2 <__d2b+0x54>
 800b1d6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b1da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b1de:	6030      	str	r0, [r6, #0]
 800b1e0:	6918      	ldr	r0, [r3, #16]
 800b1e2:	f7ff fdae 	bl	800ad42 <__hi0bits>
 800b1e6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b1ea:	e7e1      	b.n	800b1b0 <__d2b+0x62>

0800b1ec <_calloc_r>:
 800b1ec:	b538      	push	{r3, r4, r5, lr}
 800b1ee:	fb02 f401 	mul.w	r4, r2, r1
 800b1f2:	4621      	mov	r1, r4
 800b1f4:	f000 f856 	bl	800b2a4 <_malloc_r>
 800b1f8:	4605      	mov	r5, r0
 800b1fa:	b118      	cbz	r0, 800b204 <_calloc_r+0x18>
 800b1fc:	4622      	mov	r2, r4
 800b1fe:	2100      	movs	r1, #0
 800b200:	f7fe f985 	bl	800950e <memset>
 800b204:	4628      	mov	r0, r5
 800b206:	bd38      	pop	{r3, r4, r5, pc}

0800b208 <_free_r>:
 800b208:	b538      	push	{r3, r4, r5, lr}
 800b20a:	4605      	mov	r5, r0
 800b20c:	2900      	cmp	r1, #0
 800b20e:	d045      	beq.n	800b29c <_free_r+0x94>
 800b210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b214:	1f0c      	subs	r4, r1, #4
 800b216:	2b00      	cmp	r3, #0
 800b218:	bfb8      	it	lt
 800b21a:	18e4      	addlt	r4, r4, r3
 800b21c:	f000 fa24 	bl	800b668 <__malloc_lock>
 800b220:	4a1f      	ldr	r2, [pc, #124]	; (800b2a0 <_free_r+0x98>)
 800b222:	6813      	ldr	r3, [r2, #0]
 800b224:	4610      	mov	r0, r2
 800b226:	b933      	cbnz	r3, 800b236 <_free_r+0x2e>
 800b228:	6063      	str	r3, [r4, #4]
 800b22a:	6014      	str	r4, [r2, #0]
 800b22c:	4628      	mov	r0, r5
 800b22e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b232:	f000 ba1a 	b.w	800b66a <__malloc_unlock>
 800b236:	42a3      	cmp	r3, r4
 800b238:	d90c      	bls.n	800b254 <_free_r+0x4c>
 800b23a:	6821      	ldr	r1, [r4, #0]
 800b23c:	1862      	adds	r2, r4, r1
 800b23e:	4293      	cmp	r3, r2
 800b240:	bf04      	itt	eq
 800b242:	681a      	ldreq	r2, [r3, #0]
 800b244:	685b      	ldreq	r3, [r3, #4]
 800b246:	6063      	str	r3, [r4, #4]
 800b248:	bf04      	itt	eq
 800b24a:	1852      	addeq	r2, r2, r1
 800b24c:	6022      	streq	r2, [r4, #0]
 800b24e:	6004      	str	r4, [r0, #0]
 800b250:	e7ec      	b.n	800b22c <_free_r+0x24>
 800b252:	4613      	mov	r3, r2
 800b254:	685a      	ldr	r2, [r3, #4]
 800b256:	b10a      	cbz	r2, 800b25c <_free_r+0x54>
 800b258:	42a2      	cmp	r2, r4
 800b25a:	d9fa      	bls.n	800b252 <_free_r+0x4a>
 800b25c:	6819      	ldr	r1, [r3, #0]
 800b25e:	1858      	adds	r0, r3, r1
 800b260:	42a0      	cmp	r0, r4
 800b262:	d10b      	bne.n	800b27c <_free_r+0x74>
 800b264:	6820      	ldr	r0, [r4, #0]
 800b266:	4401      	add	r1, r0
 800b268:	1858      	adds	r0, r3, r1
 800b26a:	4282      	cmp	r2, r0
 800b26c:	6019      	str	r1, [r3, #0]
 800b26e:	d1dd      	bne.n	800b22c <_free_r+0x24>
 800b270:	6810      	ldr	r0, [r2, #0]
 800b272:	6852      	ldr	r2, [r2, #4]
 800b274:	605a      	str	r2, [r3, #4]
 800b276:	4401      	add	r1, r0
 800b278:	6019      	str	r1, [r3, #0]
 800b27a:	e7d7      	b.n	800b22c <_free_r+0x24>
 800b27c:	d902      	bls.n	800b284 <_free_r+0x7c>
 800b27e:	230c      	movs	r3, #12
 800b280:	602b      	str	r3, [r5, #0]
 800b282:	e7d3      	b.n	800b22c <_free_r+0x24>
 800b284:	6820      	ldr	r0, [r4, #0]
 800b286:	1821      	adds	r1, r4, r0
 800b288:	428a      	cmp	r2, r1
 800b28a:	bf04      	itt	eq
 800b28c:	6811      	ldreq	r1, [r2, #0]
 800b28e:	6852      	ldreq	r2, [r2, #4]
 800b290:	6062      	str	r2, [r4, #4]
 800b292:	bf04      	itt	eq
 800b294:	1809      	addeq	r1, r1, r0
 800b296:	6021      	streq	r1, [r4, #0]
 800b298:	605c      	str	r4, [r3, #4]
 800b29a:	e7c7      	b.n	800b22c <_free_r+0x24>
 800b29c:	bd38      	pop	{r3, r4, r5, pc}
 800b29e:	bf00      	nop
 800b2a0:	20000270 	.word	0x20000270

0800b2a4 <_malloc_r>:
 800b2a4:	b570      	push	{r4, r5, r6, lr}
 800b2a6:	1ccd      	adds	r5, r1, #3
 800b2a8:	f025 0503 	bic.w	r5, r5, #3
 800b2ac:	3508      	adds	r5, #8
 800b2ae:	2d0c      	cmp	r5, #12
 800b2b0:	bf38      	it	cc
 800b2b2:	250c      	movcc	r5, #12
 800b2b4:	2d00      	cmp	r5, #0
 800b2b6:	4606      	mov	r6, r0
 800b2b8:	db01      	blt.n	800b2be <_malloc_r+0x1a>
 800b2ba:	42a9      	cmp	r1, r5
 800b2bc:	d903      	bls.n	800b2c6 <_malloc_r+0x22>
 800b2be:	230c      	movs	r3, #12
 800b2c0:	6033      	str	r3, [r6, #0]
 800b2c2:	2000      	movs	r0, #0
 800b2c4:	bd70      	pop	{r4, r5, r6, pc}
 800b2c6:	f000 f9cf 	bl	800b668 <__malloc_lock>
 800b2ca:	4a21      	ldr	r2, [pc, #132]	; (800b350 <_malloc_r+0xac>)
 800b2cc:	6814      	ldr	r4, [r2, #0]
 800b2ce:	4621      	mov	r1, r4
 800b2d0:	b991      	cbnz	r1, 800b2f8 <_malloc_r+0x54>
 800b2d2:	4c20      	ldr	r4, [pc, #128]	; (800b354 <_malloc_r+0xb0>)
 800b2d4:	6823      	ldr	r3, [r4, #0]
 800b2d6:	b91b      	cbnz	r3, 800b2e0 <_malloc_r+0x3c>
 800b2d8:	4630      	mov	r0, r6
 800b2da:	f000 f98f 	bl	800b5fc <_sbrk_r>
 800b2de:	6020      	str	r0, [r4, #0]
 800b2e0:	4629      	mov	r1, r5
 800b2e2:	4630      	mov	r0, r6
 800b2e4:	f000 f98a 	bl	800b5fc <_sbrk_r>
 800b2e8:	1c43      	adds	r3, r0, #1
 800b2ea:	d124      	bne.n	800b336 <_malloc_r+0x92>
 800b2ec:	230c      	movs	r3, #12
 800b2ee:	6033      	str	r3, [r6, #0]
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	f000 f9ba 	bl	800b66a <__malloc_unlock>
 800b2f6:	e7e4      	b.n	800b2c2 <_malloc_r+0x1e>
 800b2f8:	680b      	ldr	r3, [r1, #0]
 800b2fa:	1b5b      	subs	r3, r3, r5
 800b2fc:	d418      	bmi.n	800b330 <_malloc_r+0x8c>
 800b2fe:	2b0b      	cmp	r3, #11
 800b300:	d90f      	bls.n	800b322 <_malloc_r+0x7e>
 800b302:	600b      	str	r3, [r1, #0]
 800b304:	50cd      	str	r5, [r1, r3]
 800b306:	18cc      	adds	r4, r1, r3
 800b308:	4630      	mov	r0, r6
 800b30a:	f000 f9ae 	bl	800b66a <__malloc_unlock>
 800b30e:	f104 000b 	add.w	r0, r4, #11
 800b312:	1d23      	adds	r3, r4, #4
 800b314:	f020 0007 	bic.w	r0, r0, #7
 800b318:	1ac3      	subs	r3, r0, r3
 800b31a:	d0d3      	beq.n	800b2c4 <_malloc_r+0x20>
 800b31c:	425a      	negs	r2, r3
 800b31e:	50e2      	str	r2, [r4, r3]
 800b320:	e7d0      	b.n	800b2c4 <_malloc_r+0x20>
 800b322:	428c      	cmp	r4, r1
 800b324:	684b      	ldr	r3, [r1, #4]
 800b326:	bf16      	itet	ne
 800b328:	6063      	strne	r3, [r4, #4]
 800b32a:	6013      	streq	r3, [r2, #0]
 800b32c:	460c      	movne	r4, r1
 800b32e:	e7eb      	b.n	800b308 <_malloc_r+0x64>
 800b330:	460c      	mov	r4, r1
 800b332:	6849      	ldr	r1, [r1, #4]
 800b334:	e7cc      	b.n	800b2d0 <_malloc_r+0x2c>
 800b336:	1cc4      	adds	r4, r0, #3
 800b338:	f024 0403 	bic.w	r4, r4, #3
 800b33c:	42a0      	cmp	r0, r4
 800b33e:	d005      	beq.n	800b34c <_malloc_r+0xa8>
 800b340:	1a21      	subs	r1, r4, r0
 800b342:	4630      	mov	r0, r6
 800b344:	f000 f95a 	bl	800b5fc <_sbrk_r>
 800b348:	3001      	adds	r0, #1
 800b34a:	d0cf      	beq.n	800b2ec <_malloc_r+0x48>
 800b34c:	6025      	str	r5, [r4, #0]
 800b34e:	e7db      	b.n	800b308 <_malloc_r+0x64>
 800b350:	20000270 	.word	0x20000270
 800b354:	20000274 	.word	0x20000274

0800b358 <__ssputs_r>:
 800b358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b35c:	688e      	ldr	r6, [r1, #8]
 800b35e:	429e      	cmp	r6, r3
 800b360:	4682      	mov	sl, r0
 800b362:	460c      	mov	r4, r1
 800b364:	4690      	mov	r8, r2
 800b366:	4699      	mov	r9, r3
 800b368:	d837      	bhi.n	800b3da <__ssputs_r+0x82>
 800b36a:	898a      	ldrh	r2, [r1, #12]
 800b36c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b370:	d031      	beq.n	800b3d6 <__ssputs_r+0x7e>
 800b372:	6825      	ldr	r5, [r4, #0]
 800b374:	6909      	ldr	r1, [r1, #16]
 800b376:	1a6f      	subs	r7, r5, r1
 800b378:	6965      	ldr	r5, [r4, #20]
 800b37a:	2302      	movs	r3, #2
 800b37c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b380:	fb95 f5f3 	sdiv	r5, r5, r3
 800b384:	f109 0301 	add.w	r3, r9, #1
 800b388:	443b      	add	r3, r7
 800b38a:	429d      	cmp	r5, r3
 800b38c:	bf38      	it	cc
 800b38e:	461d      	movcc	r5, r3
 800b390:	0553      	lsls	r3, r2, #21
 800b392:	d530      	bpl.n	800b3f6 <__ssputs_r+0x9e>
 800b394:	4629      	mov	r1, r5
 800b396:	f7ff ff85 	bl	800b2a4 <_malloc_r>
 800b39a:	4606      	mov	r6, r0
 800b39c:	b950      	cbnz	r0, 800b3b4 <__ssputs_r+0x5c>
 800b39e:	230c      	movs	r3, #12
 800b3a0:	f8ca 3000 	str.w	r3, [sl]
 800b3a4:	89a3      	ldrh	r3, [r4, #12]
 800b3a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3aa:	81a3      	strh	r3, [r4, #12]
 800b3ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3b4:	463a      	mov	r2, r7
 800b3b6:	6921      	ldr	r1, [r4, #16]
 800b3b8:	f7ff fc32 	bl	800ac20 <memcpy>
 800b3bc:	89a3      	ldrh	r3, [r4, #12]
 800b3be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3c6:	81a3      	strh	r3, [r4, #12]
 800b3c8:	6126      	str	r6, [r4, #16]
 800b3ca:	6165      	str	r5, [r4, #20]
 800b3cc:	443e      	add	r6, r7
 800b3ce:	1bed      	subs	r5, r5, r7
 800b3d0:	6026      	str	r6, [r4, #0]
 800b3d2:	60a5      	str	r5, [r4, #8]
 800b3d4:	464e      	mov	r6, r9
 800b3d6:	454e      	cmp	r6, r9
 800b3d8:	d900      	bls.n	800b3dc <__ssputs_r+0x84>
 800b3da:	464e      	mov	r6, r9
 800b3dc:	4632      	mov	r2, r6
 800b3de:	4641      	mov	r1, r8
 800b3e0:	6820      	ldr	r0, [r4, #0]
 800b3e2:	f000 f928 	bl	800b636 <memmove>
 800b3e6:	68a3      	ldr	r3, [r4, #8]
 800b3e8:	1b9b      	subs	r3, r3, r6
 800b3ea:	60a3      	str	r3, [r4, #8]
 800b3ec:	6823      	ldr	r3, [r4, #0]
 800b3ee:	441e      	add	r6, r3
 800b3f0:	6026      	str	r6, [r4, #0]
 800b3f2:	2000      	movs	r0, #0
 800b3f4:	e7dc      	b.n	800b3b0 <__ssputs_r+0x58>
 800b3f6:	462a      	mov	r2, r5
 800b3f8:	f000 f938 	bl	800b66c <_realloc_r>
 800b3fc:	4606      	mov	r6, r0
 800b3fe:	2800      	cmp	r0, #0
 800b400:	d1e2      	bne.n	800b3c8 <__ssputs_r+0x70>
 800b402:	6921      	ldr	r1, [r4, #16]
 800b404:	4650      	mov	r0, sl
 800b406:	f7ff feff 	bl	800b208 <_free_r>
 800b40a:	e7c8      	b.n	800b39e <__ssputs_r+0x46>

0800b40c <_svfiprintf_r>:
 800b40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b410:	461d      	mov	r5, r3
 800b412:	898b      	ldrh	r3, [r1, #12]
 800b414:	061f      	lsls	r7, r3, #24
 800b416:	b09d      	sub	sp, #116	; 0x74
 800b418:	4680      	mov	r8, r0
 800b41a:	460c      	mov	r4, r1
 800b41c:	4616      	mov	r6, r2
 800b41e:	d50f      	bpl.n	800b440 <_svfiprintf_r+0x34>
 800b420:	690b      	ldr	r3, [r1, #16]
 800b422:	b96b      	cbnz	r3, 800b440 <_svfiprintf_r+0x34>
 800b424:	2140      	movs	r1, #64	; 0x40
 800b426:	f7ff ff3d 	bl	800b2a4 <_malloc_r>
 800b42a:	6020      	str	r0, [r4, #0]
 800b42c:	6120      	str	r0, [r4, #16]
 800b42e:	b928      	cbnz	r0, 800b43c <_svfiprintf_r+0x30>
 800b430:	230c      	movs	r3, #12
 800b432:	f8c8 3000 	str.w	r3, [r8]
 800b436:	f04f 30ff 	mov.w	r0, #4294967295
 800b43a:	e0c8      	b.n	800b5ce <_svfiprintf_r+0x1c2>
 800b43c:	2340      	movs	r3, #64	; 0x40
 800b43e:	6163      	str	r3, [r4, #20]
 800b440:	2300      	movs	r3, #0
 800b442:	9309      	str	r3, [sp, #36]	; 0x24
 800b444:	2320      	movs	r3, #32
 800b446:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b44a:	2330      	movs	r3, #48	; 0x30
 800b44c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b450:	9503      	str	r5, [sp, #12]
 800b452:	f04f 0b01 	mov.w	fp, #1
 800b456:	4637      	mov	r7, r6
 800b458:	463d      	mov	r5, r7
 800b45a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b45e:	b10b      	cbz	r3, 800b464 <_svfiprintf_r+0x58>
 800b460:	2b25      	cmp	r3, #37	; 0x25
 800b462:	d13e      	bne.n	800b4e2 <_svfiprintf_r+0xd6>
 800b464:	ebb7 0a06 	subs.w	sl, r7, r6
 800b468:	d00b      	beq.n	800b482 <_svfiprintf_r+0x76>
 800b46a:	4653      	mov	r3, sl
 800b46c:	4632      	mov	r2, r6
 800b46e:	4621      	mov	r1, r4
 800b470:	4640      	mov	r0, r8
 800b472:	f7ff ff71 	bl	800b358 <__ssputs_r>
 800b476:	3001      	adds	r0, #1
 800b478:	f000 80a4 	beq.w	800b5c4 <_svfiprintf_r+0x1b8>
 800b47c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b47e:	4453      	add	r3, sl
 800b480:	9309      	str	r3, [sp, #36]	; 0x24
 800b482:	783b      	ldrb	r3, [r7, #0]
 800b484:	2b00      	cmp	r3, #0
 800b486:	f000 809d 	beq.w	800b5c4 <_svfiprintf_r+0x1b8>
 800b48a:	2300      	movs	r3, #0
 800b48c:	f04f 32ff 	mov.w	r2, #4294967295
 800b490:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b494:	9304      	str	r3, [sp, #16]
 800b496:	9307      	str	r3, [sp, #28]
 800b498:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b49c:	931a      	str	r3, [sp, #104]	; 0x68
 800b49e:	462f      	mov	r7, r5
 800b4a0:	2205      	movs	r2, #5
 800b4a2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b4a6:	4850      	ldr	r0, [pc, #320]	; (800b5e8 <_svfiprintf_r+0x1dc>)
 800b4a8:	f7f4 fe9a 	bl	80001e0 <memchr>
 800b4ac:	9b04      	ldr	r3, [sp, #16]
 800b4ae:	b9d0      	cbnz	r0, 800b4e6 <_svfiprintf_r+0xda>
 800b4b0:	06d9      	lsls	r1, r3, #27
 800b4b2:	bf44      	itt	mi
 800b4b4:	2220      	movmi	r2, #32
 800b4b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b4ba:	071a      	lsls	r2, r3, #28
 800b4bc:	bf44      	itt	mi
 800b4be:	222b      	movmi	r2, #43	; 0x2b
 800b4c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b4c4:	782a      	ldrb	r2, [r5, #0]
 800b4c6:	2a2a      	cmp	r2, #42	; 0x2a
 800b4c8:	d015      	beq.n	800b4f6 <_svfiprintf_r+0xea>
 800b4ca:	9a07      	ldr	r2, [sp, #28]
 800b4cc:	462f      	mov	r7, r5
 800b4ce:	2000      	movs	r0, #0
 800b4d0:	250a      	movs	r5, #10
 800b4d2:	4639      	mov	r1, r7
 800b4d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4d8:	3b30      	subs	r3, #48	; 0x30
 800b4da:	2b09      	cmp	r3, #9
 800b4dc:	d94d      	bls.n	800b57a <_svfiprintf_r+0x16e>
 800b4de:	b1b8      	cbz	r0, 800b510 <_svfiprintf_r+0x104>
 800b4e0:	e00f      	b.n	800b502 <_svfiprintf_r+0xf6>
 800b4e2:	462f      	mov	r7, r5
 800b4e4:	e7b8      	b.n	800b458 <_svfiprintf_r+0x4c>
 800b4e6:	4a40      	ldr	r2, [pc, #256]	; (800b5e8 <_svfiprintf_r+0x1dc>)
 800b4e8:	1a80      	subs	r0, r0, r2
 800b4ea:	fa0b f000 	lsl.w	r0, fp, r0
 800b4ee:	4318      	orrs	r0, r3
 800b4f0:	9004      	str	r0, [sp, #16]
 800b4f2:	463d      	mov	r5, r7
 800b4f4:	e7d3      	b.n	800b49e <_svfiprintf_r+0x92>
 800b4f6:	9a03      	ldr	r2, [sp, #12]
 800b4f8:	1d11      	adds	r1, r2, #4
 800b4fa:	6812      	ldr	r2, [r2, #0]
 800b4fc:	9103      	str	r1, [sp, #12]
 800b4fe:	2a00      	cmp	r2, #0
 800b500:	db01      	blt.n	800b506 <_svfiprintf_r+0xfa>
 800b502:	9207      	str	r2, [sp, #28]
 800b504:	e004      	b.n	800b510 <_svfiprintf_r+0x104>
 800b506:	4252      	negs	r2, r2
 800b508:	f043 0302 	orr.w	r3, r3, #2
 800b50c:	9207      	str	r2, [sp, #28]
 800b50e:	9304      	str	r3, [sp, #16]
 800b510:	783b      	ldrb	r3, [r7, #0]
 800b512:	2b2e      	cmp	r3, #46	; 0x2e
 800b514:	d10c      	bne.n	800b530 <_svfiprintf_r+0x124>
 800b516:	787b      	ldrb	r3, [r7, #1]
 800b518:	2b2a      	cmp	r3, #42	; 0x2a
 800b51a:	d133      	bne.n	800b584 <_svfiprintf_r+0x178>
 800b51c:	9b03      	ldr	r3, [sp, #12]
 800b51e:	1d1a      	adds	r2, r3, #4
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	9203      	str	r2, [sp, #12]
 800b524:	2b00      	cmp	r3, #0
 800b526:	bfb8      	it	lt
 800b528:	f04f 33ff 	movlt.w	r3, #4294967295
 800b52c:	3702      	adds	r7, #2
 800b52e:	9305      	str	r3, [sp, #20]
 800b530:	4d2e      	ldr	r5, [pc, #184]	; (800b5ec <_svfiprintf_r+0x1e0>)
 800b532:	7839      	ldrb	r1, [r7, #0]
 800b534:	2203      	movs	r2, #3
 800b536:	4628      	mov	r0, r5
 800b538:	f7f4 fe52 	bl	80001e0 <memchr>
 800b53c:	b138      	cbz	r0, 800b54e <_svfiprintf_r+0x142>
 800b53e:	2340      	movs	r3, #64	; 0x40
 800b540:	1b40      	subs	r0, r0, r5
 800b542:	fa03 f000 	lsl.w	r0, r3, r0
 800b546:	9b04      	ldr	r3, [sp, #16]
 800b548:	4303      	orrs	r3, r0
 800b54a:	3701      	adds	r7, #1
 800b54c:	9304      	str	r3, [sp, #16]
 800b54e:	7839      	ldrb	r1, [r7, #0]
 800b550:	4827      	ldr	r0, [pc, #156]	; (800b5f0 <_svfiprintf_r+0x1e4>)
 800b552:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b556:	2206      	movs	r2, #6
 800b558:	1c7e      	adds	r6, r7, #1
 800b55a:	f7f4 fe41 	bl	80001e0 <memchr>
 800b55e:	2800      	cmp	r0, #0
 800b560:	d038      	beq.n	800b5d4 <_svfiprintf_r+0x1c8>
 800b562:	4b24      	ldr	r3, [pc, #144]	; (800b5f4 <_svfiprintf_r+0x1e8>)
 800b564:	bb13      	cbnz	r3, 800b5ac <_svfiprintf_r+0x1a0>
 800b566:	9b03      	ldr	r3, [sp, #12]
 800b568:	3307      	adds	r3, #7
 800b56a:	f023 0307 	bic.w	r3, r3, #7
 800b56e:	3308      	adds	r3, #8
 800b570:	9303      	str	r3, [sp, #12]
 800b572:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b574:	444b      	add	r3, r9
 800b576:	9309      	str	r3, [sp, #36]	; 0x24
 800b578:	e76d      	b.n	800b456 <_svfiprintf_r+0x4a>
 800b57a:	fb05 3202 	mla	r2, r5, r2, r3
 800b57e:	2001      	movs	r0, #1
 800b580:	460f      	mov	r7, r1
 800b582:	e7a6      	b.n	800b4d2 <_svfiprintf_r+0xc6>
 800b584:	2300      	movs	r3, #0
 800b586:	3701      	adds	r7, #1
 800b588:	9305      	str	r3, [sp, #20]
 800b58a:	4619      	mov	r1, r3
 800b58c:	250a      	movs	r5, #10
 800b58e:	4638      	mov	r0, r7
 800b590:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b594:	3a30      	subs	r2, #48	; 0x30
 800b596:	2a09      	cmp	r2, #9
 800b598:	d903      	bls.n	800b5a2 <_svfiprintf_r+0x196>
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d0c8      	beq.n	800b530 <_svfiprintf_r+0x124>
 800b59e:	9105      	str	r1, [sp, #20]
 800b5a0:	e7c6      	b.n	800b530 <_svfiprintf_r+0x124>
 800b5a2:	fb05 2101 	mla	r1, r5, r1, r2
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	4607      	mov	r7, r0
 800b5aa:	e7f0      	b.n	800b58e <_svfiprintf_r+0x182>
 800b5ac:	ab03      	add	r3, sp, #12
 800b5ae:	9300      	str	r3, [sp, #0]
 800b5b0:	4622      	mov	r2, r4
 800b5b2:	4b11      	ldr	r3, [pc, #68]	; (800b5f8 <_svfiprintf_r+0x1ec>)
 800b5b4:	a904      	add	r1, sp, #16
 800b5b6:	4640      	mov	r0, r8
 800b5b8:	f7fe f846 	bl	8009648 <_printf_float>
 800b5bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b5c0:	4681      	mov	r9, r0
 800b5c2:	d1d6      	bne.n	800b572 <_svfiprintf_r+0x166>
 800b5c4:	89a3      	ldrh	r3, [r4, #12]
 800b5c6:	065b      	lsls	r3, r3, #25
 800b5c8:	f53f af35 	bmi.w	800b436 <_svfiprintf_r+0x2a>
 800b5cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b5ce:	b01d      	add	sp, #116	; 0x74
 800b5d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5d4:	ab03      	add	r3, sp, #12
 800b5d6:	9300      	str	r3, [sp, #0]
 800b5d8:	4622      	mov	r2, r4
 800b5da:	4b07      	ldr	r3, [pc, #28]	; (800b5f8 <_svfiprintf_r+0x1ec>)
 800b5dc:	a904      	add	r1, sp, #16
 800b5de:	4640      	mov	r0, r8
 800b5e0:	f7fe fae8 	bl	8009bb4 <_printf_i>
 800b5e4:	e7ea      	b.n	800b5bc <_svfiprintf_r+0x1b0>
 800b5e6:	bf00      	nop
 800b5e8:	0800b8e4 	.word	0x0800b8e4
 800b5ec:	0800b8ea 	.word	0x0800b8ea
 800b5f0:	0800b8ee 	.word	0x0800b8ee
 800b5f4:	08009649 	.word	0x08009649
 800b5f8:	0800b359 	.word	0x0800b359

0800b5fc <_sbrk_r>:
 800b5fc:	b538      	push	{r3, r4, r5, lr}
 800b5fe:	4c06      	ldr	r4, [pc, #24]	; (800b618 <_sbrk_r+0x1c>)
 800b600:	2300      	movs	r3, #0
 800b602:	4605      	mov	r5, r0
 800b604:	4608      	mov	r0, r1
 800b606:	6023      	str	r3, [r4, #0]
 800b608:	f7f7 f9ae 	bl	8002968 <_sbrk>
 800b60c:	1c43      	adds	r3, r0, #1
 800b60e:	d102      	bne.n	800b616 <_sbrk_r+0x1a>
 800b610:	6823      	ldr	r3, [r4, #0]
 800b612:	b103      	cbz	r3, 800b616 <_sbrk_r+0x1a>
 800b614:	602b      	str	r3, [r5, #0]
 800b616:	bd38      	pop	{r3, r4, r5, pc}
 800b618:	200007c4 	.word	0x200007c4

0800b61c <__ascii_wctomb>:
 800b61c:	b149      	cbz	r1, 800b632 <__ascii_wctomb+0x16>
 800b61e:	2aff      	cmp	r2, #255	; 0xff
 800b620:	bf85      	ittet	hi
 800b622:	238a      	movhi	r3, #138	; 0x8a
 800b624:	6003      	strhi	r3, [r0, #0]
 800b626:	700a      	strbls	r2, [r1, #0]
 800b628:	f04f 30ff 	movhi.w	r0, #4294967295
 800b62c:	bf98      	it	ls
 800b62e:	2001      	movls	r0, #1
 800b630:	4770      	bx	lr
 800b632:	4608      	mov	r0, r1
 800b634:	4770      	bx	lr

0800b636 <memmove>:
 800b636:	4288      	cmp	r0, r1
 800b638:	b510      	push	{r4, lr}
 800b63a:	eb01 0302 	add.w	r3, r1, r2
 800b63e:	d807      	bhi.n	800b650 <memmove+0x1a>
 800b640:	1e42      	subs	r2, r0, #1
 800b642:	4299      	cmp	r1, r3
 800b644:	d00a      	beq.n	800b65c <memmove+0x26>
 800b646:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b64a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b64e:	e7f8      	b.n	800b642 <memmove+0xc>
 800b650:	4283      	cmp	r3, r0
 800b652:	d9f5      	bls.n	800b640 <memmove+0xa>
 800b654:	1881      	adds	r1, r0, r2
 800b656:	1ad2      	subs	r2, r2, r3
 800b658:	42d3      	cmn	r3, r2
 800b65a:	d100      	bne.n	800b65e <memmove+0x28>
 800b65c:	bd10      	pop	{r4, pc}
 800b65e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b662:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b666:	e7f7      	b.n	800b658 <memmove+0x22>

0800b668 <__malloc_lock>:
 800b668:	4770      	bx	lr

0800b66a <__malloc_unlock>:
 800b66a:	4770      	bx	lr

0800b66c <_realloc_r>:
 800b66c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b66e:	4607      	mov	r7, r0
 800b670:	4614      	mov	r4, r2
 800b672:	460e      	mov	r6, r1
 800b674:	b921      	cbnz	r1, 800b680 <_realloc_r+0x14>
 800b676:	4611      	mov	r1, r2
 800b678:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b67c:	f7ff be12 	b.w	800b2a4 <_malloc_r>
 800b680:	b922      	cbnz	r2, 800b68c <_realloc_r+0x20>
 800b682:	f7ff fdc1 	bl	800b208 <_free_r>
 800b686:	4625      	mov	r5, r4
 800b688:	4628      	mov	r0, r5
 800b68a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b68c:	f000 f814 	bl	800b6b8 <_malloc_usable_size_r>
 800b690:	42a0      	cmp	r0, r4
 800b692:	d20f      	bcs.n	800b6b4 <_realloc_r+0x48>
 800b694:	4621      	mov	r1, r4
 800b696:	4638      	mov	r0, r7
 800b698:	f7ff fe04 	bl	800b2a4 <_malloc_r>
 800b69c:	4605      	mov	r5, r0
 800b69e:	2800      	cmp	r0, #0
 800b6a0:	d0f2      	beq.n	800b688 <_realloc_r+0x1c>
 800b6a2:	4631      	mov	r1, r6
 800b6a4:	4622      	mov	r2, r4
 800b6a6:	f7ff fabb 	bl	800ac20 <memcpy>
 800b6aa:	4631      	mov	r1, r6
 800b6ac:	4638      	mov	r0, r7
 800b6ae:	f7ff fdab 	bl	800b208 <_free_r>
 800b6b2:	e7e9      	b.n	800b688 <_realloc_r+0x1c>
 800b6b4:	4635      	mov	r5, r6
 800b6b6:	e7e7      	b.n	800b688 <_realloc_r+0x1c>

0800b6b8 <_malloc_usable_size_r>:
 800b6b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6bc:	1f18      	subs	r0, r3, #4
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	bfbc      	itt	lt
 800b6c2:	580b      	ldrlt	r3, [r1, r0]
 800b6c4:	18c0      	addlt	r0, r0, r3
 800b6c6:	4770      	bx	lr

0800b6c8 <_init>:
 800b6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ca:	bf00      	nop
 800b6cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6ce:	bc08      	pop	{r3}
 800b6d0:	469e      	mov	lr, r3
 800b6d2:	4770      	bx	lr

0800b6d4 <_fini>:
 800b6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6d6:	bf00      	nop
 800b6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6da:	bc08      	pop	{r3}
 800b6dc:	469e      	mov	lr, r3
 800b6de:	4770      	bx	lr
