<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1348</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1348-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1348.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-68&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:343px;left:68px;white-space:nowrap" class="ft02">35.4&#160;</p>
<p style="position:absolute;top:343px;left:147px;white-space:nowrap" class="ft02">MSRS IN INTEL PROCESSORS BASED ON SILVERMONT&#160;</p>
<p style="position:absolute;top:369px;left:146px;white-space:nowrap" class="ft02">MICROARCHITECTURE</p>
<p style="position:absolute;top:405px;left:68px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-1348.html">Table&#160;35-6&#160;lists&#160;</a>model-specific&#160;registers (MSRs)&#160;common to&#160;Intel processors based&#160;on&#160;the Silvermont&#160;microarchi-<br/>tecture.&#160;These processors have&#160;a CPUID&#160;signature with&#160;DisplayFamily_DisplayModel of 06_37H,&#160;06_4AH,&#160;06_4DH,&#160;<br/>06_5AH, and&#160;06_5DH; see<a href="o_fe12b1e2a880e0ce-1281.html">&#160;Table 35-1.</a>&#160;The MSRs listed&#160;in&#160;<a href="o_fe12b1e2a880e0ce-1348.html">Table 35-6 are&#160;</a>also common to processors based on&#160;the&#160;<br/>Airmont&#160;microarchitecture and&#160;newer microarchitectures&#160;for&#160;next generation&#160;Intel Atom&#160;processors.<br/><a href="o_fe12b1e2a880e0ce-1356.html">Table&#160;35-7&#160;lists&#160;</a>MSRs&#160;common&#160;to processors based&#160;on&#160;the Silvermont and Airmont microarchitectures,&#160;but not&#160;<br/>newer microarchitectures.<br/><a href="o_fe12b1e2a880e0ce-1360.html">Table 35-8,</a><a href="o_fe12b1e2a880e0ce-1362.html">&#160;Table&#160;35-9,</a>&#160;<a href="o_fe12b1e2a880e0ce-1362.html">and Table 35-10</a>&#160;lists MSRs&#160;that are model-specific&#160;across processors based&#160;on&#160;the Silver-<br/>mont&#160;microarchitecture.<br/>In the Silvermont microarchitecture,&#160;the scope column&#160;indicates the following: “Core” means each processor core&#160;<br/>has a&#160;separate&#160;MSR,&#160;or a bit field&#160;not shared with&#160;another processor core. “Module”&#160;means&#160;the MSR or the&#160;bit field&#160;<br/>is shared&#160;by a pair of processor&#160;cores&#160;in the&#160;physical package. “Package” means&#160;all&#160;processor&#160;cores&#160;in the physical&#160;<br/>package&#160;share&#160;the&#160;same&#160;MSR&#160;or bit interface.</p>
<p style="position:absolute;top:189px;left:80px;white-space:nowrap" class="ft03">3FAH</p>
<p style="position:absolute;top:189px;left:135px;white-space:nowrap" class="ft03">1018</p>
<p style="position:absolute;top:189px;left:185px;white-space:nowrap" class="ft03">MSR_PKG_C6_RESIDENCY</p>
<p style="position:absolute;top:189px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:189px;left:448px;white-space:nowrap" class="ft07">Package&#160;C6&#160;Residency<br/>Note: C-state values are processor specific&#160;C-state code&#160;names,&#160;</p>
<p style="position:absolute;top:226px;left:448px;white-space:nowrap" class="ft03">unrelated&#160;to&#160;MWAIT extension&#160;C-state&#160;parameters or&#160;ACPI&#160;C-States</p>
<p style="position:absolute;top:250px;left:185px;white-space:nowrap" class="ft03">63:0</p>
<p style="position:absolute;top:250px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:250px;left:448px;white-space:nowrap" class="ft08">Package&#160;C6&#160;Residency Counter.&#160;(R/O)<br/>Time&#160;that&#160;this package is&#160;in&#160;processor-specific C6&#160;states&#160;since last&#160;</p>
<p style="position:absolute;top:288px;left:448px;white-space:nowrap" class="ft03">reset. Counts at&#160;1&#160;Mhz frequency.</p>
<p style="position:absolute;top:650px;left:86px;white-space:nowrap" class="ft04">Table 35-6. &#160;&#160;MSRs&#160;Common to&#160;the Silvermont&#160;Microarchitecture and&#160;Newer Microarchitectures for Intel Atom&#160;</p>
<p style="position:absolute;top:668px;left:414px;white-space:nowrap" class="ft04">Processors</p>
<p style="position:absolute;top:693px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:709px;left:220px;white-space:nowrap" class="ft03">Register&#160;Name</p>
<p style="position:absolute;top:693px;left:378px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:709px;left:594px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:717px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:717px;left:140px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:741px;left:87px;white-space:nowrap" class="ft03">0H</p>
<p style="position:absolute;top:741px;left:147px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:741px;left:185px;white-space:nowrap" class="ft03">IA32_P5_MC_ADDR</p>
<p style="position:absolute;top:741px;left:357px;white-space:nowrap" class="ft03">Module</p>
<p style="position:absolute;top:741px;left:448px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-1608.html">Section&#160;35.22, “MSRs in&#160;Pentium Processors.”</a></p>
<p style="position:absolute;top:765px;left:87px;white-space:nowrap" class="ft03">1H</p>
<p style="position:absolute;top:765px;left:147px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:765px;left:185px;white-space:nowrap" class="ft03">IA32_P5_MC_TYPE</p>
<p style="position:absolute;top:765px;left:357px;white-space:nowrap" class="ft03">Module</p>
<p style="position:absolute;top:765px;left:448px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-1608.html">Section&#160;35.22, “MSRs in&#160;Pentium Processors.”</a></p>
<p style="position:absolute;top:789px;left:87px;white-space:nowrap" class="ft03">6H</p>
<p style="position:absolute;top:789px;left:147px;white-space:nowrap" class="ft03">6</p>
<p style="position:absolute;top:789px;left:185px;white-space:nowrap" class="ft03">IA32_MONITOR_FILTER_</p>
<p style="position:absolute;top:805px;left:185px;white-space:nowrap" class="ft03">SIZE</p>
<p style="position:absolute;top:789px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:789px;left:448px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-304.html">e Section 8.10.5, “Monitor/Mwait&#160;Address&#160;Range&#160;Determination.”&#160;</a></p>
<p style="position:absolute;top:805px;left:448px;white-space:nowrap" class="ft03">an<a href="o_fe12b1e2a880e0ce-1283.html">dTable&#160;35-2</a></p>
<p style="position:absolute;top:829px;left:83px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:829px;left:143px;white-space:nowrap" class="ft03">16</p>
<p style="position:absolute;top:829px;left:185px;white-space:nowrap" class="ft03">IA32_TIME_STAMP_</p>
<p style="position:absolute;top:846px;left:185px;white-space:nowrap" class="ft03">COUNTER</p>
<p style="position:absolute;top:829px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:829px;left:448px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-614.html">Section&#160;17.15, “Time-Stamp Counter,” a</a>nd&#160;see<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:870px;left:83px;white-space:nowrap" class="ft03">1BH</p>
<p style="position:absolute;top:870px;left:143px;white-space:nowrap" class="ft03">27</p>
<p style="position:absolute;top:870px;left:185px;white-space:nowrap" class="ft03">IA32_APIC_BASE</p>
<p style="position:absolute;top:870px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:870px;left:448px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-370.html">Section&#160;10.4.4, “Local APIC Status and&#160;Location,”</a>&#160;and&#160;</p>
<p style="position:absolute;top:886px;left:448px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a></p>
<p style="position:absolute;top:910px;left:83px;white-space:nowrap" class="ft03">2AH</p>
<p style="position:absolute;top:910px;left:143px;white-space:nowrap" class="ft03">42</p>
<p style="position:absolute;top:910px;left:185px;white-space:nowrap" class="ft03">MSR_EBL_CR_POWERON</p>
<p style="position:absolute;top:910px;left:357px;white-space:nowrap" class="ft03">Module</p>
<p style="position:absolute;top:910px;left:448px;white-space:nowrap" class="ft03">Processor&#160;Hard&#160;Power-On&#160;Configuration (R/W)&#160;Writes&#160;ignored.</p>
<p style="position:absolute;top:934px;left:185px;white-space:nowrap" class="ft03">63:0</p>
<p style="position:absolute;top:934px;left:448px;white-space:nowrap" class="ft03">Reserved&#160;(R/O)</p>
<p style="position:absolute;top:958px;left:83px;white-space:nowrap" class="ft03">34H</p>
<p style="position:absolute;top:958px;left:143px;white-space:nowrap" class="ft03">52</p>
<p style="position:absolute;top:958px;left:185px;white-space:nowrap" class="ft03">MSR_SMI_COUNT</p>
<p style="position:absolute;top:958px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:958px;left:448px;white-space:nowrap" class="ft03">SMI Counter&#160;(R/O)</p>
<p style="position:absolute;top:1003px;left:185px;white-space:nowrap" class="ft03">31:0</p>
<p style="position:absolute;top:1003px;left:448px;white-space:nowrap" class="ft08">SMI Count&#160;(R/O)&#160;<br/>Running&#160;count of&#160;SMI events since last&#160;RESET.</p>
<p style="position:absolute;top:1048px;left:185px;white-space:nowrap" class="ft03">63:32</p>
<p style="position:absolute;top:1048px;left:448px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:100px;left:130px;white-space:nowrap" class="ft04">Table&#160;35-5.&#160;&#160;MSRs&#160;Supported&#160;by&#160;Intel®&#160;Atom™&#160;Processors &#160;(Contd.)with&#160;CPUID Signature&#160;06_27H</p>
<p style="position:absolute;top:124px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:141px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:141px;left:220px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:124px;left:378px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:141px;left:594px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:164px;left:140px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
