;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	ADD 3, @220
	CMP #300, 90
	SUB -100, -600
	SUB #72, @200
	SUB @127, 100
	SPL 0, <-902
	CMP #300, 90
	JMN 0, <-902
	SUB -7, <-420
	SUB @121, 106
	JMP -1, @-20
	SUB 12, @10
	CMP 100, -100
	CMP 100, -100
	CMP #300, 90
	CMP -7, <-420
	SUB @127, 100
	MOV -1, <-20
	SUB @127, 100
	ADD -130, 9
	ADD -130, 9
	ADD -130, 9
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	SPL 0, <-902
	SUB @121, 106
	SUB @121, 106
	JMP -1, @-20
	MOV -1, <-20
	SUB -7, <-420
	SUB -7, <-420
	SUB @127, 100
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP @121, 146
	CMP @121, 146
	ADD 270, 1
	CMP -7, <-420
	CMP -7, <-420
	MOV -1, <-20
	MOV -1, <-20
	ADD 11, 90
	SUB #72, @200
