// Seed: 2731743200
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output uwire id_2;
  output wire id_1;
  supply1 [-1 : -1] id_5 = -1;
  logic id_6;
  assign id_2 = id_3 + -1;
  assign id_1 = id_6;
  tri1 id_7 = 1 === -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd44
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic [id_2 : id_2] id_5;
endmodule
