// Seed: 2288602592
`define pp_8 0
`define pp_9 0
module module_0 (
    id_1
);
  inout id_1;
  always id_1 = 1;
  assign id_1 = id_1;
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_1 (
    output id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output id_7
);
  assign id_3 = id_1;
  logic id_8 = id_6;
endmodule
`define pp_10 0
