// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "05/14/2025 01:02:04"

// 
// Device: Altera EP4CE55F23A7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	done,
	SRAM_A_L0,
	SRAM_D_L0,
	SRAM_Q_L0,
	SRAM_ceb_L0,
	SRAM_web_L0,
	SRAM_A_L1,
	SRAM_D_L1,
	SRAM_Q_L1,
	SRAM_ceb_L1,
	SRAM_web_L1,
	ROM_A_IMG,
	ROM_rd_IMG,
	ROM_Q_IMG);
input 	clk;
input 	rst;
output 	done;
output 	[11:0] SRAM_A_L0;
output 	[15:0] SRAM_D_L0;
input 	[15:0] SRAM_Q_L0;
output 	SRAM_ceb_L0;
output 	SRAM_web_L0;
output 	[11:0] SRAM_A_L1;
output 	[15:0] SRAM_D_L1;
input 	[15:0] SRAM_Q_L1;
output 	SRAM_ceb_L1;
output 	SRAM_web_L1;
output 	[11:0] ROM_A_IMG;
output 	ROM_rd_IMG;
input 	[15:0] ROM_Q_IMG;

// Design Ports Information
// done	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[0]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[1]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[3]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[5]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[6]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[7]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[8]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[9]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[10]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[11]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[2]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[6]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[7]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[8]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[9]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[10]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[11]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[12]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[14]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[15]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L0	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L0	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[0]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[2]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[4]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[5]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[6]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[8]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[9]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[10]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[11]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[2]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[4]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[5]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[6]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[9]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[10]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[11]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[12]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[13]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[14]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[15]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L1	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L1	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[2]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[3]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[5]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[6]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[8]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[9]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[10]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[11]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_rd_IMG	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[0]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[1]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[3]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[4]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[5]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[6]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[8]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[9]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[10]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[11]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[12]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[13]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[14]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[15]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[4]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[4]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[15]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[15]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[14]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[14]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[13]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[13]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[12]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[12]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[11]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[10]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[10]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[9]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[8]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[8]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[7]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[6]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[5]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[5]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \SRAM_Q_L1[0]~input_o ;
wire \SRAM_Q_L1[1]~input_o ;
wire \SRAM_Q_L1[2]~input_o ;
wire \SRAM_Q_L1[3]~input_o ;
wire \SRAM_Q_L1[4]~input_o ;
wire \SRAM_Q_L1[5]~input_o ;
wire \SRAM_Q_L1[6]~input_o ;
wire \SRAM_Q_L1[7]~input_o ;
wire \SRAM_Q_L1[8]~input_o ;
wire \SRAM_Q_L1[9]~input_o ;
wire \SRAM_Q_L1[10]~input_o ;
wire \SRAM_Q_L1[11]~input_o ;
wire \SRAM_Q_L1[12]~input_o ;
wire \SRAM_Q_L1[13]~input_o ;
wire \SRAM_Q_L1[14]~input_o ;
wire \SRAM_Q_L1[15]~input_o ;
wire \done~output_o ;
wire \SRAM_A_L0[0]~output_o ;
wire \SRAM_A_L0[1]~output_o ;
wire \SRAM_A_L0[2]~output_o ;
wire \SRAM_A_L0[3]~output_o ;
wire \SRAM_A_L0[4]~output_o ;
wire \SRAM_A_L0[5]~output_o ;
wire \SRAM_A_L0[6]~output_o ;
wire \SRAM_A_L0[7]~output_o ;
wire \SRAM_A_L0[8]~output_o ;
wire \SRAM_A_L0[9]~output_o ;
wire \SRAM_A_L0[10]~output_o ;
wire \SRAM_A_L0[11]~output_o ;
wire \SRAM_D_L0[0]~output_o ;
wire \SRAM_D_L0[1]~output_o ;
wire \SRAM_D_L0[2]~output_o ;
wire \SRAM_D_L0[3]~output_o ;
wire \SRAM_D_L0[4]~output_o ;
wire \SRAM_D_L0[5]~output_o ;
wire \SRAM_D_L0[6]~output_o ;
wire \SRAM_D_L0[7]~output_o ;
wire \SRAM_D_L0[8]~output_o ;
wire \SRAM_D_L0[9]~output_o ;
wire \SRAM_D_L0[10]~output_o ;
wire \SRAM_D_L0[11]~output_o ;
wire \SRAM_D_L0[12]~output_o ;
wire \SRAM_D_L0[13]~output_o ;
wire \SRAM_D_L0[14]~output_o ;
wire \SRAM_D_L0[15]~output_o ;
wire \SRAM_ceb_L0~output_o ;
wire \SRAM_web_L0~output_o ;
wire \SRAM_A_L1[0]~output_o ;
wire \SRAM_A_L1[1]~output_o ;
wire \SRAM_A_L1[2]~output_o ;
wire \SRAM_A_L1[3]~output_o ;
wire \SRAM_A_L1[4]~output_o ;
wire \SRAM_A_L1[5]~output_o ;
wire \SRAM_A_L1[6]~output_o ;
wire \SRAM_A_L1[7]~output_o ;
wire \SRAM_A_L1[8]~output_o ;
wire \SRAM_A_L1[9]~output_o ;
wire \SRAM_A_L1[10]~output_o ;
wire \SRAM_A_L1[11]~output_o ;
wire \SRAM_D_L1[0]~output_o ;
wire \SRAM_D_L1[1]~output_o ;
wire \SRAM_D_L1[2]~output_o ;
wire \SRAM_D_L1[3]~output_o ;
wire \SRAM_D_L1[4]~output_o ;
wire \SRAM_D_L1[5]~output_o ;
wire \SRAM_D_L1[6]~output_o ;
wire \SRAM_D_L1[7]~output_o ;
wire \SRAM_D_L1[8]~output_o ;
wire \SRAM_D_L1[9]~output_o ;
wire \SRAM_D_L1[10]~output_o ;
wire \SRAM_D_L1[11]~output_o ;
wire \SRAM_D_L1[12]~output_o ;
wire \SRAM_D_L1[13]~output_o ;
wire \SRAM_D_L1[14]~output_o ;
wire \SRAM_D_L1[15]~output_o ;
wire \SRAM_ceb_L1~output_o ;
wire \SRAM_web_L1~output_o ;
wire \ROM_A_IMG[0]~output_o ;
wire \ROM_A_IMG[1]~output_o ;
wire \ROM_A_IMG[2]~output_o ;
wire \ROM_A_IMG[3]~output_o ;
wire \ROM_A_IMG[4]~output_o ;
wire \ROM_A_IMG[5]~output_o ;
wire \ROM_A_IMG[6]~output_o ;
wire \ROM_A_IMG[7]~output_o ;
wire \ROM_A_IMG[8]~output_o ;
wire \ROM_A_IMG[9]~output_o ;
wire \ROM_A_IMG[10]~output_o ;
wire \ROM_A_IMG[11]~output_o ;
wire \ROM_rd_IMG~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Master_0|state.IDLE~feeder_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \Master_0|state.IDLE~q ;
wire \u_BUS|Equal1~0_combout ;
wire \Slave_1|WREADY_S~0_combout ;
wire \Slave_1|Selector21~0_combout ;
wire \Slave_1|WREADY_S~q ;
wire \Master_0|next_state.SAVE_TO_LAYER0~0_combout ;
wire \Master_0|state.SAVE_TO_LAYER0~q ;
wire \Master_0|kernel_center[0]~12_combout ;
wire \Master_0|kernel_center[1]~13_combout ;
wire \Master_0|kernel_center[1]~14 ;
wire \Master_0|kernel_center[2]~15_combout ;
wire \Master_0|kernel_center[2]~16 ;
wire \Master_0|kernel_center[3]~17_combout ;
wire \Master_0|kernel_center[3]~18 ;
wire \Master_0|kernel_center[4]~19_combout ;
wire \Master_0|kernel_center[4]~20 ;
wire \Master_0|kernel_center[5]~21_combout ;
wire \Master_0|kernel_center[5]~22 ;
wire \Master_0|kernel_center[6]~23_combout ;
wire \Master_0|kernel_center[6]~24 ;
wire \Master_0|kernel_center[7]~25_combout ;
wire \Master_0|Equal2~1_combout ;
wire \Master_0|Equal2~0_combout ;
wire \Master_0|kernel_center[7]~26 ;
wire \Master_0|kernel_center[8]~27_combout ;
wire \Master_0|kernel_center[8]~28 ;
wire \Master_0|kernel_center[9]~29_combout ;
wire \Master_0|kernel_center[9]~30 ;
wire \Master_0|kernel_center[10]~31_combout ;
wire \Master_0|kernel_center[10]~32 ;
wire \Master_0|kernel_center[11]~33_combout ;
wire \Master_0|Equal2~2_combout ;
wire \Master_0|kernel_center[11]~34 ;
wire \Master_0|kernel_center[12]~35_combout ;
wire \Master_0|Equal2~3_combout ;
wire \Master_0|pool_read_cnt~3_combout ;
wire \Master_0|pool_read_cnt[1]~1_combout ;
wire \Master_0|WideOr1~0_combout ;
wire \Master_0|pool_read_cnt[1]~2_combout ;
wire \Master_0|Selector16~1_combout ;
wire \Slave_0|RREADY_S~0_combout ;
wire \Master_0|RVALID_M~combout ;
wire \Slave_0|RREADY_S~1_combout ;
wire \Slave_0|RREADY_S~2_combout ;
wire \Slave_0|RREADY_S~q ;
wire \Master_0|next_state~0_combout ;
wire \Master_0|layer1_wrt_addr[0]~11_combout ;
wire \Master_0|layer1_wrt_addr[1]~12_combout ;
wire \Master_0|layer1_wrt_addr[1]~13 ;
wire \Master_0|layer1_wrt_addr[2]~14_combout ;
wire \Master_0|layer1_wrt_addr[2]~15 ;
wire \Master_0|layer1_wrt_addr[3]~16_combout ;
wire \Master_0|layer1_wrt_addr[3]~17 ;
wire \Master_0|layer1_wrt_addr[4]~18_combout ;
wire \Master_0|layer1_wrt_addr[4]~19 ;
wire \Master_0|layer1_wrt_addr[5]~20_combout ;
wire \Master_0|layer1_wrt_addr[5]~21 ;
wire \Master_0|layer1_wrt_addr[6]~22_combout ;
wire \Master_0|layer1_wrt_addr[6]~23 ;
wire \Master_0|layer1_wrt_addr[7]~24_combout ;
wire \Master_0|Equal4~1_combout ;
wire \Master_0|Equal4~0_combout ;
wire \Master_0|layer1_wrt_addr[7]~25 ;
wire \Master_0|layer1_wrt_addr[8]~26_combout ;
wire \Master_0|layer1_wrt_addr[8]~feeder_combout ;
wire \Master_0|layer1_wrt_addr[8]~27 ;
wire \Master_0|layer1_wrt_addr[9]~28_combout ;
wire \Master_0|layer1_wrt_addr[9]~29 ;
wire \Master_0|layer1_wrt_addr[10]~30_combout ;
wire \Master_0|layer1_wrt_addr[10]~31 ;
wire \Master_0|layer1_wrt_addr[11]~32_combout ;
wire \Master_0|Equal4~2_combout ;
wire \Master_0|Equal4~3_combout ;
wire \Master_0|Selector16~0_combout ;
wire \Master_0|Selector16~2_combout ;
wire \Master_0|state.WAIT_LAYER0_READ_READY~q ;
wire \u_BUS|RVALID_S1~2_combout ;
wire \Slave_1|beat_cnt[1]~2_combout ;
wire \Slave_1|Add1~1_combout ;
wire \Slave_1|beat_cnt[2]~1_combout ;
wire \Slave_1|beat_cnt~3_combout ;
wire \Slave_1|Add1~0_combout ;
wire \Slave_1|beat_cnt[3]~0_combout ;
wire \Slave_1|Equal0~0_combout ;
wire \Slave_1|Selector1~0_combout ;
wire \Slave_1|state.READ~q ;
wire \Master_0|WideNor0~0_combout ;
wire \u_BUS|WLAST_S1~0_combout ;
wire \u_BUS|WLAST_S1~1_combout ;
wire \Slave_1|Selector0~0_combout ;
wire \Slave_1|Selector0~1_combout ;
wire \Slave_1|state.IDLE~q ;
wire \Slave_1|Selector8~0_combout ;
wire \Slave_1|Selector2~0_combout ;
wire \Slave_1|state.WRITE~q ;
wire \Slave_1|Selector8~1_combout ;
wire \Slave_1|RREADY_S~q ;
wire \Master_0|next_state.LOAD_FROM_LAYER0~0_combout ;
wire \Master_0|state.LOAD_FROM_LAYER0~q ;
wire \Master_0|pool_read_cnt~0_combout ;
wire \Master_0|next_state.MAXPOOLING~0_combout ;
wire \Master_0|state.MAXPOOLING~q ;
wire \Master_0|WideOr0~1_combout ;
wire \Master_0|WideOr0~combout ;
wire \Master_0|kernel_cnt~0_combout ;
wire \Master_0|kernel_cnt[0]~feeder_combout ;
wire \Master_0|kernel_cnt[3]~1_combout ;
wire \Master_0|Add20~0_combout ;
wire \Master_0|Add20~1_combout ;
wire \Master_0|Add20~2_combout ;
wire \Master_0|Equal1~0_combout ;
wire \Master_0|Selector13~0_combout ;
wire \Master_0|Selector13~1_combout ;
wire \Master_0|Selector13~2_combout ;
wire \Master_0|state.WAIT_ROM_READ_READY~q ;
wire \Master_0|WideOr1~combout ;
wire \Slave_0|next_state.READ~0_combout ;
wire \Slave_0|state.READ~feeder_combout ;
wire \Slave_0|state.READ~q ;
wire \Slave_0|beat_cnt[0]~3_combout ;
wire \Slave_0|beat_cnt[1]~2_combout ;
wire \Slave_0|Add1~1_combout ;
wire \Slave_0|beat_cnt[2]~1_combout ;
wire \Slave_0|Add1~0_combout ;
wire \Slave_0|beat_cnt[3]~0_combout ;
wire \Slave_0|Equal0~0_combout ;
wire \Slave_0|RLAST_S~0_combout ;
wire \Slave_0|RLAST_S~q ;
wire \Master_0|Selector14~0_combout ;
wire \Master_0|state.LOAD_FROM_ROM~feeder_combout ;
wire \Master_0|state.LOAD_FROM_ROM~q ;
wire \Master_0|next_state.PROCESS~0_combout ;
wire \Master_0|state.PROCESS~q ;
wire \Master_0|Selector15~0_combout ;
wire \Master_0|state.WAIT_LAYER0_WRITE_READY~feeder_combout ;
wire \Master_0|state.WAIT_LAYER0_WRITE_READY~q ;
wire \u_BUS|Equal2~0_combout ;
wire \u_BUS|Equal2~1_combout ;
wire \u_BUS|Equal2~2_combout ;
wire \Slave_2|WREADY_S~2_combout ;
wire \Slave_2|WREADY_S~3_combout ;
wire \u_BUS|WLAST_S2~0_combout ;
wire \Slave_2|Selector2~0_combout ;
wire \Slave_2|state.WRITE~q ;
wire \Slave_2|Selector0~0_combout ;
wire \Slave_2|state.IDLE~q ;
wire \Slave_2|WREADY_S~q ;
wire \Master_0|Selector17~0_combout ;
wire \Master_0|state.WAIT_LAYER1_WRITE_READY~q ;
wire \Master_0|next_state.SAVE_TO_LAYER1~0_combout ;
wire \Master_0|state.SAVE_TO_LAYER1~q ;
wire \Master_0|state.DONE~0_combout ;
wire \Master_0|state.DONE~q ;
wire \Slave_1|SRAM_A[0]~12_combout ;
wire \Master_0|WideOr0~0_combout ;
wire \Master_0|WideOr13~0_combout ;
wire \Master_0|WideOr14~0_combout ;
wire \Master_0|offset_col[1]~1 ;
wire \Master_0|offset_col[2]~3 ;
wire \Master_0|offset_col[3]~5 ;
wire \Master_0|offset_col[4]~7 ;
wire \Master_0|offset_col[5]~9 ;
wire \Master_0|offset_col[6]~11 ;
wire \Master_0|offset_col[7]~12_combout ;
wire \Master_0|offset_col[6]~10_combout ;
wire \Master_0|Selector11~0_combout ;
wire \Master_0|Selector6~0_combout ;
wire \Master_0|Selector11~1_combout ;
wire \Master_0|Selector11~2_combout ;
wire \Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ;
wire \Master_0|Selector11~3_combout ;
wire \Slave_1|SRAM_A[11]~14_combout ;
wire \Slave_1|SRAM_A[11]~15_combout ;
wire \Slave_1|SRAM_A[0]~13 ;
wire \Slave_1|SRAM_A[1]~16_combout ;
wire \Master_0|Selector10~1_combout ;
wire \Master_0|offset_col[1]~0_combout ;
wire \Master_0|Selector10~0_combout ;
wire \Master_0|Selector10~2_combout ;
wire \Slave_1|SRAM_A[1]~17 ;
wire \Slave_1|SRAM_A[2]~18_combout ;
wire \Master_0|offset_col[2]~2_combout ;
wire \Master_0|Selector9~0_combout ;
wire \Master_0|Selector9~1_combout ;
wire \Master_0|Selector9~2_combout ;
wire \Slave_1|SRAM_A[2]~19 ;
wire \Slave_1|SRAM_A[3]~20_combout ;
wire \Master_0|Selector8~1_combout ;
wire \Master_0|offset_col[3]~4_combout ;
wire \Master_0|Selector8~0_combout ;
wire \Master_0|Selector8~2_combout ;
wire \Slave_1|SRAM_A[3]~21 ;
wire \Slave_1|SRAM_A[4]~22_combout ;
wire \Master_0|Selector7~1_combout ;
wire \Master_0|offset_col[4]~6_combout ;
wire \Master_0|Selector7~0_combout ;
wire \Master_0|Selector7~2_combout ;
wire \Slave_1|SRAM_A[4]~23 ;
wire \Slave_1|SRAM_A[5]~24_combout ;
wire \Master_0|Selector6~2_combout ;
wire \Master_0|offset_col[5]~8_combout ;
wire \Master_0|Selector6~1_combout ;
wire \Master_0|Selector6~3_combout ;
wire \Slave_1|SRAM_A[5]~25 ;
wire \Slave_1|SRAM_A[6]~26_combout ;
wire \Master_0|Selector5~2_combout ;
wire \Master_0|WideOr11~0_combout ;
wire \Master_0|WideOr12~0_combout ;
wire \Master_0|offset_row[1]~1 ;
wire \Master_0|offset_row[2]~3 ;
wire \Master_0|offset_row[3]~5 ;
wire \Master_0|offset_row[4]~7 ;
wire \Master_0|offset_row[5]~9 ;
wire \Master_0|offset_row[6]~10_combout ;
wire \Master_0|offset_row[6]~11 ;
wire \Master_0|offset_row[7]~12_combout ;
wire \Master_0|Selector0~0_combout ;
wire \Master_0|Selector5~0_combout ;
wire \Master_0|Selector5~1_combout ;
wire \Master_0|Selector5~3_combout ;
wire \Slave_1|SRAM_A[6]~27 ;
wire \Slave_1|SRAM_A[7]~28_combout ;
wire \Master_0|Selector4~1_combout ;
wire \Master_0|offset_row[1]~0_combout ;
wire \Master_0|Selector4~0_combout ;
wire \Master_0|Selector4~2_combout ;
wire \Slave_1|SRAM_A[7]~29 ;
wire \Slave_1|SRAM_A[8]~30_combout ;
wire \Master_0|Selector3~1_combout ;
wire \Master_0|offset_row[2]~2_combout ;
wire \Master_0|Selector3~0_combout ;
wire \Master_0|Selector3~2_combout ;
wire \Slave_1|SRAM_A[8]~31 ;
wire \Slave_1|SRAM_A[9]~32_combout ;
wire \Master_0|Selector2~1_combout ;
wire \Master_0|offset_row[3]~4_combout ;
wire \Master_0|Selector2~0_combout ;
wire \Master_0|Selector2~2_combout ;
wire \Slave_1|SRAM_A[9]~33 ;
wire \Slave_1|SRAM_A[10]~34_combout ;
wire \Master_0|offset_row[4]~6_combout ;
wire \Master_0|Selector1~0_combout ;
wire \Master_0|Selector1~1_combout ;
wire \Master_0|Selector1~2_combout ;
wire \Slave_1|SRAM_A[10]~35 ;
wire \Slave_1|SRAM_A[11]~36_combout ;
wire \Master_0|offset_row[5]~8_combout ;
wire \Master_0|Selector0~1_combout ;
wire \Master_0|Selector0~2_combout ;
wire \Master_0|Selector0~3_combout ;
wire \SRAM_Q_L0[2]~input_o ;
wire \ROM_Q_IMG[2]~input_o ;
wire \Slave_0|RDATA_S[2]~feeder_combout ;
wire \u_BUS|Mux13~0_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_1~0_combout ;
wire \Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0_combout ;
wire \Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_1~1 ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_1~3 ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_1~5_cout ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_1~2_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~1_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~0_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_2~1 ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_2~3 ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_2~5_cout ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_2~2_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ;
wire \Master_0|kernel[0][0][0]~0_combout ;
wire \Master_0|Div0|auto_generated|divider|divider|op_1~1 ;
wire \Master_0|Div0|auto_generated|divider|divider|op_1~3 ;
wire \Master_0|Div0|auto_generated|divider|divider|op_1~5_cout ;
wire \Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ;
wire \Master_0|kernel[0][0][0]~1_combout ;
wire \Master_0|Div0|auto_generated|divider|divider|op_1~2_combout ;
wire \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~3_combout ;
wire \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~2_combout ;
wire \Master_0|Div0|auto_generated|divider|divider|op_1~0_combout ;
wire \Master_0|Div0|auto_generated|divider|divider|StageOut[6]~4_combout ;
wire \Master_0|Div0|auto_generated|divider|divider|op_2~1_cout ;
wire \Master_0|Div0|auto_generated|divider|divider|op_2~3_cout ;
wire \Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|op_2~0_combout ;
wire \Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ;
wire \Master_0|kernel[1][0][0]~0_combout ;
wire \Master_0|kernel[1][0][2]~q ;
wire \SRAM_Q_L0[0]~input_o ;
wire \ROM_Q_IMG[0]~input_o ;
wire \Slave_0|RDATA_S[0]~feeder_combout ;
wire \u_BUS|Mux15~0_combout ;
wire \Master_0|kernel[1][0][0]~q ;
wire \SRAM_Q_L0[1]~input_o ;
wire \ROM_Q_IMG[1]~input_o ;
wire \Slave_0|RDATA_S[1]~feeder_combout ;
wire \u_BUS|Mux14~0_combout ;
wire \Master_0|kernel[1][0][1]~q ;
wire \Master_0|Add3~1_cout ;
wire \Master_0|Add3~2_combout ;
wire \SRAM_Q_L0[3]~input_o ;
wire \ROM_Q_IMG[3]~input_o ;
wire \Slave_0|RDATA_S[3]~feeder_combout ;
wire \u_BUS|Mux12~0_combout ;
wire \Master_0|kernel[0][1][0]~0_combout ;
wire \Master_0|kernel[0][1][3]~q ;
wire \Master_0|kernel[0][1][2]~q ;
wire \Master_0|kernel[0][1][0]~q ;
wire \Master_0|kernel[0][1][1]~q ;
wire \Master_0|Add1~1_cout ;
wire \Master_0|Add1~3_cout ;
wire \Master_0|Add1~4_combout ;
wire \SRAM_Q_L0[4]~input_o ;
wire \ROM_Q_IMG[4]~input_o ;
wire \Slave_0|RDATA_S[4]~feeder_combout ;
wire \u_BUS|Mux11~0_combout ;
wire \Master_0|kernel[0][0][0]~2_combout ;
wire \Master_0|kernel[0][0][4]~q ;
wire \Master_0|kernel[0][0][3]~q ;
wire \Master_0|kernel[0][0][2]~q ;
wire \Master_0|kernel[0][0][0]~q ;
wire \Master_0|kernel[0][0][1]~q ;
wire \Master_0|Add0~1_cout ;
wire \Master_0|Add0~3_cout ;
wire \Master_0|Add0~5_cout ;
wire \Master_0|Add0~6_combout ;
wire \Master_0|Add8~0_combout ;
wire \Master_0|kernel[0][2][0]~0_combout ;
wire \Master_0|kernel[0][2][4]~q ;
wire \Master_0|kernel[0][2][3]~q ;
wire \Master_0|kernel[0][2][2]~q ;
wire \Master_0|kernel[0][2][0]~q ;
wire \Master_0|kernel[0][2][1]~q ;
wire \Master_0|Add2~1_cout ;
wire \Master_0|Add2~3_cout ;
wire \Master_0|Add2~5_cout ;
wire \Master_0|Add2~6_combout ;
wire \Master_0|Add9~0_combout ;
wire \Master_0|Add10~0_combout ;
wire \Master_0|kernel[1][1][0]~0_combout ;
wire \Master_0|kernel[1][1][0]~q ;
wire \Master_0|Add11~0_combout ;
wire \Master_0|kernel[1][2][0]~0_combout ;
wire \Master_0|kernel[1][2][2]~q ;
wire \Master_0|kernel[1][2][0]~q ;
wire \Master_0|kernel[1][2][1]~q ;
wire \Master_0|Add4~1_cout ;
wire \Master_0|Add4~2_combout ;
wire \Master_0|Add12~0_combout ;
wire \Master_0|kernel[2][0][0]~2_combout ;
wire \Master_0|kernel[2][0][0]~3_combout ;
wire \Master_0|kernel[2][0][0]~6_combout ;
wire \Master_0|kernel[2][0][0]~4_combout ;
wire \Master_0|kernel[2][0][4]~q ;
wire \Master_0|kernel[2][0][3]~q ;
wire \Master_0|kernel[2][0][2]~q ;
wire \Master_0|kernel[2][0][0]~q ;
wire \Master_0|kernel[2][0][1]~q ;
wire \Master_0|Add5~1_cout ;
wire \Master_0|Add5~3_cout ;
wire \Master_0|Add5~5_cout ;
wire \Master_0|Add5~6_combout ;
wire \Master_0|Add13~0_combout ;
wire \Master_0|kernel[2][0][0]~5_combout ;
wire \Master_0|kernel[2][1][0]~0_combout ;
wire \Master_0|kernel[2][1][3]~q ;
wire \Master_0|kernel[2][1][2]~q ;
wire \Master_0|kernel[2][1][0]~q ;
wire \Master_0|kernel[2][1][1]~q ;
wire \Master_0|Add6~1_cout ;
wire \Master_0|Add6~3_cout ;
wire \Master_0|Add6~4_combout ;
wire \Master_0|Add14~0_combout ;
wire \Master_0|kernel[2][2][0]~0_combout ;
wire \Master_0|kernel[2][2][4]~q ;
wire \Master_0|kernel[2][2][3]~q ;
wire \Master_0|kernel[2][2][2]~q ;
wire \Master_0|kernel[2][2][0]~q ;
wire \Master_0|kernel[2][2][1]~q ;
wire \Master_0|Add7~1_cout ;
wire \Master_0|Add7~3_cout ;
wire \Master_0|Add7~5_cout ;
wire \Master_0|Add7~6_combout ;
wire \Master_0|Add15~0_combout ;
wire \SRAM_Q_L0[15]~input_o ;
wire \ROM_Q_IMG[15]~input_o ;
wire \Slave_0|RDATA_S[15]~feeder_combout ;
wire \u_BUS|Mux0~0_combout ;
wire \Master_0|kernel[2][2][15]~q ;
wire \SRAM_Q_L0[14]~input_o ;
wire \ROM_Q_IMG[14]~input_o ;
wire \Slave_0|RDATA_S[14]~feeder_combout ;
wire \u_BUS|Mux1~0_combout ;
wire \Master_0|kernel[2][2][14]~q ;
wire \SRAM_Q_L0[13]~input_o ;
wire \ROM_Q_IMG[13]~input_o ;
wire \Slave_0|RDATA_S[13]~feeder_combout ;
wire \u_BUS|Mux2~0_combout ;
wire \Master_0|kernel[2][2][13]~q ;
wire \ROM_Q_IMG[12]~input_o ;
wire \SRAM_Q_L0[12]~input_o ;
wire \u_BUS|Mux3~0_combout ;
wire \Master_0|kernel[2][2][12]~q ;
wire \SRAM_Q_L0[11]~input_o ;
wire \ROM_Q_IMG[11]~input_o ;
wire \Slave_0|RDATA_S[11]~feeder_combout ;
wire \u_BUS|Mux4~0_combout ;
wire \Master_0|kernel[2][2][11]~q ;
wire \SRAM_Q_L0[10]~input_o ;
wire \ROM_Q_IMG[10]~input_o ;
wire \Slave_0|RDATA_S[10]~feeder_combout ;
wire \u_BUS|Mux5~0_combout ;
wire \Master_0|kernel[2][2][10]~q ;
wire \SRAM_Q_L0[9]~input_o ;
wire \ROM_Q_IMG[9]~input_o ;
wire \Slave_0|RDATA_S[9]~feeder_combout ;
wire \u_BUS|Mux6~0_combout ;
wire \Master_0|kernel[2][2][9]~q ;
wire \SRAM_Q_L0[8]~input_o ;
wire \ROM_Q_IMG[8]~input_o ;
wire \Slave_0|RDATA_S[8]~feeder_combout ;
wire \u_BUS|Mux7~0_combout ;
wire \Master_0|kernel[2][2][8]~q ;
wire \SRAM_Q_L0[7]~input_o ;
wire \ROM_Q_IMG[7]~input_o ;
wire \u_BUS|Mux8~0_combout ;
wire \Master_0|kernel[2][2][7]~q ;
wire \SRAM_Q_L0[6]~input_o ;
wire \ROM_Q_IMG[6]~input_o ;
wire \Slave_0|RDATA_S[6]~feeder_combout ;
wire \u_BUS|Mux9~0_combout ;
wire \Master_0|kernel[2][2][6]~q ;
wire \ROM_Q_IMG[5]~input_o ;
wire \SRAM_Q_L0[5]~input_o ;
wire \u_BUS|Mux10~0_combout ;
wire \Master_0|kernel[2][2][5]~q ;
wire \Master_0|Add7~7 ;
wire \Master_0|Add7~9 ;
wire \Master_0|Add7~11 ;
wire \Master_0|Add7~13 ;
wire \Master_0|Add7~15 ;
wire \Master_0|Add7~17 ;
wire \Master_0|Add7~19 ;
wire \Master_0|Add7~21 ;
wire \Master_0|Add7~23 ;
wire \Master_0|Add7~25 ;
wire \Master_0|Add7~27 ;
wire \Master_0|Add7~29 ;
wire \Master_0|Add7~30_combout ;
wire \Master_0|kernel[2][1][15]~q ;
wire \Master_0|kernel[2][1][14]~q ;
wire \Master_0|kernel[2][1][13]~q ;
wire \Master_0|kernel[2][1][12]~q ;
wire \Master_0|kernel[2][1][11]~q ;
wire \Master_0|kernel[2][1][10]~q ;
wire \Master_0|kernel[2][1][9]~feeder_combout ;
wire \Master_0|kernel[2][1][9]~q ;
wire \Master_0|kernel[2][1][8]~q ;
wire \Master_0|kernel[2][1][7]~q ;
wire \Master_0|kernel[2][1][6]~q ;
wire \Master_0|kernel[2][1][5]~q ;
wire \Master_0|kernel[2][1][4]~q ;
wire \Master_0|Add6~5 ;
wire \Master_0|Add6~7 ;
wire \Master_0|Add6~9 ;
wire \Master_0|Add6~11 ;
wire \Master_0|Add6~13 ;
wire \Master_0|Add6~15 ;
wire \Master_0|Add6~17 ;
wire \Master_0|Add6~19 ;
wire \Master_0|Add6~21 ;
wire \Master_0|Add6~23 ;
wire \Master_0|Add6~25 ;
wire \Master_0|Add6~27 ;
wire \Master_0|Add6~29 ;
wire \Master_0|Add6~30_combout ;
wire \Master_0|kernel[0][2][15]~q ;
wire \Master_0|kernel[0][2][14]~q ;
wire \Master_0|kernel[0][2][13]~q ;
wire \Master_0|kernel[0][2][12]~q ;
wire \Master_0|kernel[0][2][11]~q ;
wire \Master_0|kernel[0][2][10]~q ;
wire \Master_0|kernel[0][2][9]~q ;
wire \Master_0|kernel[0][2][8]~q ;
wire \Master_0|kernel[0][2][7]~q ;
wire \Master_0|kernel[0][2][6]~q ;
wire \Master_0|kernel[0][2][5]~q ;
wire \Master_0|Add2~7 ;
wire \Master_0|Add2~9 ;
wire \Master_0|Add2~11 ;
wire \Master_0|Add2~13 ;
wire \Master_0|Add2~15 ;
wire \Master_0|Add2~17 ;
wire \Master_0|Add2~19 ;
wire \Master_0|Add2~21 ;
wire \Master_0|Add2~23 ;
wire \Master_0|Add2~25 ;
wire \Master_0|Add2~27 ;
wire \Master_0|Add2~29 ;
wire \Master_0|Add2~30_combout ;
wire \Master_0|kernel[0][0][15]~q ;
wire \Master_0|kernel[0][0][14]~q ;
wire \Master_0|kernel[0][0][13]~q ;
wire \Master_0|kernel[0][0][12]~q ;
wire \Master_0|kernel[0][0][11]~q ;
wire \Master_0|kernel[0][0][10]~q ;
wire \Master_0|kernel[0][0][9]~q ;
wire \Master_0|kernel[0][0][8]~q ;
wire \Master_0|kernel[0][0][7]~q ;
wire \Master_0|kernel[0][0][6]~q ;
wire \Master_0|kernel[0][0][5]~q ;
wire \Master_0|Add0~7 ;
wire \Master_0|Add0~9 ;
wire \Master_0|Add0~11 ;
wire \Master_0|Add0~13 ;
wire \Master_0|Add0~15 ;
wire \Master_0|Add0~17 ;
wire \Master_0|Add0~19 ;
wire \Master_0|Add0~21 ;
wire \Master_0|Add0~23 ;
wire \Master_0|Add0~25 ;
wire \Master_0|Add0~27 ;
wire \Master_0|Add0~29 ;
wire \Master_0|Add0~30_combout ;
wire \Master_0|kernel[0][1][15]~q ;
wire \Master_0|kernel[0][1][14]~q ;
wire \Master_0|kernel[0][1][13]~q ;
wire \Master_0|kernel[0][1][12]~q ;
wire \Master_0|kernel[0][1][11]~q ;
wire \Master_0|kernel[0][1][10]~q ;
wire \Master_0|kernel[0][1][9]~q ;
wire \Master_0|kernel[0][1][8]~q ;
wire \Master_0|kernel[0][1][7]~q ;
wire \Master_0|kernel[0][1][6]~q ;
wire \Master_0|kernel[0][1][5]~q ;
wire \Master_0|kernel[0][1][4]~q ;
wire \Master_0|Add1~5 ;
wire \Master_0|Add1~7 ;
wire \Master_0|Add1~9 ;
wire \Master_0|Add1~11 ;
wire \Master_0|Add1~13 ;
wire \Master_0|Add1~15 ;
wire \Master_0|Add1~17 ;
wire \Master_0|Add1~19 ;
wire \Master_0|Add1~21 ;
wire \Master_0|Add1~23 ;
wire \Master_0|Add1~25 ;
wire \Master_0|Add1~27 ;
wire \Master_0|Add1~29 ;
wire \Master_0|Add1~30_combout ;
wire \Master_0|Add1~28_combout ;
wire \Master_0|Add0~28_combout ;
wire \Master_0|Add1~26_combout ;
wire \Master_0|Add0~26_combout ;
wire \Master_0|Add1~24_combout ;
wire \Master_0|Add0~24_combout ;
wire \Master_0|Add1~22_combout ;
wire \Master_0|Add0~22_combout ;
wire \Master_0|Add1~20_combout ;
wire \Master_0|Add0~20_combout ;
wire \Master_0|Add1~18_combout ;
wire \Master_0|Add0~18_combout ;
wire \Master_0|Add1~16_combout ;
wire \Master_0|Add1~14_combout ;
wire \Master_0|Add0~16_combout ;
wire \Master_0|Add0~14_combout ;
wire \Master_0|Add1~12_combout ;
wire \Master_0|Add1~10_combout ;
wire \Master_0|Add0~12_combout ;
wire \Master_0|Add0~10_combout ;
wire \Master_0|Add1~8_combout ;
wire \Master_0|Add0~8_combout ;
wire \Master_0|Add1~6_combout ;
wire \Master_0|Add8~1 ;
wire \Master_0|Add8~3 ;
wire \Master_0|Add8~5 ;
wire \Master_0|Add8~7 ;
wire \Master_0|Add8~9 ;
wire \Master_0|Add8~11 ;
wire \Master_0|Add8~13 ;
wire \Master_0|Add8~15 ;
wire \Master_0|Add8~17 ;
wire \Master_0|Add8~19 ;
wire \Master_0|Add8~21 ;
wire \Master_0|Add8~23 ;
wire \Master_0|Add8~25 ;
wire \Master_0|Add8~27 ;
wire \Master_0|Add8~29 ;
wire \Master_0|Add8~30_combout ;
wire \Master_0|Add8~28_combout ;
wire \Master_0|Add8~26_combout ;
wire \Master_0|Add8~24_combout ;
wire \Master_0|Add2~28_combout ;
wire \Master_0|Add8~22_combout ;
wire \Master_0|Add2~26_combout ;
wire \Master_0|Add8~20_combout ;
wire \Master_0|Add2~24_combout ;
wire \Master_0|Add8~18_combout ;
wire \Master_0|Add8~16_combout ;
wire \Master_0|Add2~22_combout ;
wire \Master_0|Add8~14_combout ;
wire \Master_0|Add2~20_combout ;
wire \Master_0|Add8~12_combout ;
wire \Master_0|Add2~18_combout ;
wire \Master_0|Add8~10_combout ;
wire \Master_0|Add2~16_combout ;
wire \Master_0|Add8~8_combout ;
wire \Master_0|Add2~14_combout ;
wire \Master_0|Add2~12_combout ;
wire \Master_0|Add8~6_combout ;
wire \Master_0|Add2~10_combout ;
wire \Master_0|Add8~4_combout ;
wire \Master_0|Add8~2_combout ;
wire \Master_0|Add2~8_combout ;
wire \Master_0|Add9~1 ;
wire \Master_0|Add9~3 ;
wire \Master_0|Add9~5 ;
wire \Master_0|Add9~7 ;
wire \Master_0|Add9~9 ;
wire \Master_0|Add9~11 ;
wire \Master_0|Add9~13 ;
wire \Master_0|Add9~15 ;
wire \Master_0|Add9~17 ;
wire \Master_0|Add9~19 ;
wire \Master_0|Add9~21 ;
wire \Master_0|Add9~23 ;
wire \Master_0|Add9~25 ;
wire \Master_0|Add9~27 ;
wire \Master_0|Add9~29 ;
wire \Master_0|Add9~30_combout ;
wire \Master_0|kernel[1][0][15]~q ;
wire \Master_0|kernel[1][0][14]~q ;
wire \Master_0|kernel[1][0][13]~q ;
wire \Master_0|kernel[1][0][12]~q ;
wire \Master_0|kernel[1][0][11]~q ;
wire \Master_0|kernel[1][0][10]~q ;
wire \Master_0|kernel[1][0][9]~q ;
wire \Master_0|kernel[1][0][8]~q ;
wire \Master_0|kernel[1][0][7]~q ;
wire \Master_0|kernel[1][0][6]~q ;
wire \Master_0|kernel[1][0][5]~q ;
wire \Master_0|kernel[1][0][4]~q ;
wire \Master_0|kernel[1][0][3]~q ;
wire \Master_0|Add3~3 ;
wire \Master_0|Add3~5 ;
wire \Master_0|Add3~7 ;
wire \Master_0|Add3~9 ;
wire \Master_0|Add3~11 ;
wire \Master_0|Add3~13 ;
wire \Master_0|Add3~15 ;
wire \Master_0|Add3~17 ;
wire \Master_0|Add3~19 ;
wire \Master_0|Add3~21 ;
wire \Master_0|Add3~23 ;
wire \Master_0|Add3~25 ;
wire \Master_0|Add3~27 ;
wire \Master_0|Add3~29 ;
wire \Master_0|Add3~30_combout ;
wire \Master_0|Add9~28_combout ;
wire \Master_0|Add3~28_combout ;
wire \Master_0|Add9~26_combout ;
wire \Master_0|Add9~24_combout ;
wire \Master_0|Add3~26_combout ;
wire \Master_0|Add9~22_combout ;
wire \Master_0|Add3~24_combout ;
wire \Master_0|Add3~22_combout ;
wire \Master_0|Add9~20_combout ;
wire \Master_0|Add9~18_combout ;
wire \Master_0|Add3~20_combout ;
wire \Master_0|Add9~16_combout ;
wire \Master_0|Add3~18_combout ;
wire \Master_0|Add3~16_combout ;
wire \Master_0|Add9~14_combout ;
wire \Master_0|Add3~14_combout ;
wire \Master_0|Add9~12_combout ;
wire \Master_0|Add3~12_combout ;
wire \Master_0|Add9~10_combout ;
wire \Master_0|Add9~8_combout ;
wire \Master_0|Add3~10_combout ;
wire \Master_0|Add3~8_combout ;
wire \Master_0|Add9~6_combout ;
wire \Master_0|Add9~4_combout ;
wire \Master_0|Add3~6_combout ;
wire \Master_0|Add9~2_combout ;
wire \Master_0|Add3~4_combout ;
wire \Master_0|Add10~1 ;
wire \Master_0|Add10~3 ;
wire \Master_0|Add10~5 ;
wire \Master_0|Add10~7 ;
wire \Master_0|Add10~9 ;
wire \Master_0|Add10~11 ;
wire \Master_0|Add10~13 ;
wire \Master_0|Add10~15 ;
wire \Master_0|Add10~17 ;
wire \Master_0|Add10~19 ;
wire \Master_0|Add10~21 ;
wire \Master_0|Add10~23 ;
wire \Master_0|Add10~25 ;
wire \Master_0|Add10~27 ;
wire \Master_0|Add10~29 ;
wire \Master_0|Add10~31 ;
wire \Master_0|Add10~33 ;
wire \Master_0|Add10~34_combout ;
wire \Master_0|kernel[1][1][15]~feeder_combout ;
wire \Master_0|kernel[1][1][15]~q ;
wire \Master_0|Add10~32_combout ;
wire \Master_0|Add10~30_combout ;
wire \Master_0|Add10~28_combout ;
wire \Master_0|kernel[1][1][14]~feeder_combout ;
wire \Master_0|kernel[1][1][14]~q ;
wire \Master_0|Add10~26_combout ;
wire \Master_0|kernel[1][1][13]~q ;
wire \Master_0|kernel[1][1][12]~feeder_combout ;
wire \Master_0|kernel[1][1][12]~q ;
wire \Master_0|Add10~24_combout ;
wire \Master_0|kernel[1][1][11]~feeder_combout ;
wire \Master_0|kernel[1][1][11]~q ;
wire \Master_0|Add10~22_combout ;
wire \Master_0|Add10~20_combout ;
wire \Master_0|kernel[1][1][10]~feeder_combout ;
wire \Master_0|kernel[1][1][10]~q ;
wire \Master_0|Add10~18_combout ;
wire \Master_0|kernel[1][1][9]~feeder_combout ;
wire \Master_0|kernel[1][1][9]~q ;
wire \Master_0|kernel[1][1][8]~q ;
wire \Master_0|Add10~16_combout ;
wire \Master_0|kernel[1][1][7]~q ;
wire \Master_0|Add10~14_combout ;
wire \Master_0|Add10~12_combout ;
wire \Master_0|kernel[1][1][6]~q ;
wire \Master_0|kernel[1][1][5]~q ;
wire \Master_0|Add10~10_combout ;
wire \Master_0|kernel[1][1][4]~q ;
wire \Master_0|Add10~8_combout ;
wire \Master_0|kernel[1][1][3]~q ;
wire \Master_0|Add10~6_combout ;
wire \Master_0|kernel[1][1][2]~q ;
wire \Master_0|Add10~4_combout ;
wire \Master_0|Add10~2_combout ;
wire \Master_0|kernel[1][1][1]~q ;
wire \Master_0|Add11~1 ;
wire \Master_0|Add11~3 ;
wire \Master_0|Add11~5 ;
wire \Master_0|Add11~7 ;
wire \Master_0|Add11~9 ;
wire \Master_0|Add11~11 ;
wire \Master_0|Add11~13 ;
wire \Master_0|Add11~15 ;
wire \Master_0|Add11~17 ;
wire \Master_0|Add11~19 ;
wire \Master_0|Add11~21 ;
wire \Master_0|Add11~23 ;
wire \Master_0|Add11~25 ;
wire \Master_0|Add11~27 ;
wire \Master_0|Add11~29 ;
wire \Master_0|Add11~31 ;
wire \Master_0|Add11~33 ;
wire \Master_0|Add11~34_combout ;
wire \Master_0|kernel[1][2][15]~q ;
wire \Master_0|kernel[1][2][14]~q ;
wire \Master_0|kernel[1][2][13]~q ;
wire \Master_0|kernel[1][2][12]~q ;
wire \Master_0|kernel[1][2][11]~q ;
wire \Master_0|kernel[1][2][10]~q ;
wire \Master_0|kernel[1][2][9]~q ;
wire \Master_0|kernel[1][2][8]~q ;
wire \Master_0|kernel[1][2][7]~q ;
wire \Master_0|kernel[1][2][6]~q ;
wire \Master_0|kernel[1][2][5]~q ;
wire \Master_0|kernel[1][2][4]~q ;
wire \Master_0|kernel[1][2][3]~q ;
wire \Master_0|Add4~3 ;
wire \Master_0|Add4~5 ;
wire \Master_0|Add4~7 ;
wire \Master_0|Add4~9 ;
wire \Master_0|Add4~11 ;
wire \Master_0|Add4~13 ;
wire \Master_0|Add4~15 ;
wire \Master_0|Add4~17 ;
wire \Master_0|Add4~19 ;
wire \Master_0|Add4~21 ;
wire \Master_0|Add4~23 ;
wire \Master_0|Add4~25 ;
wire \Master_0|Add4~27 ;
wire \Master_0|Add4~29 ;
wire \Master_0|Add4~30_combout ;
wire \Master_0|Add11~32_combout ;
wire \Master_0|Add11~30_combout ;
wire \Master_0|Add11~28_combout ;
wire \Master_0|Add11~26_combout ;
wire \Master_0|Add4~28_combout ;
wire \Master_0|Add4~26_combout ;
wire \Master_0|Add11~24_combout ;
wire \Master_0|Add4~24_combout ;
wire \Master_0|Add11~22_combout ;
wire \Master_0|Add11~20_combout ;
wire \Master_0|Add4~22_combout ;
wire \Master_0|Add4~20_combout ;
wire \Master_0|Add11~18_combout ;
wire \Master_0|Add4~18_combout ;
wire \Master_0|Add11~16_combout ;
wire \Master_0|Add4~16_combout ;
wire \Master_0|Add11~14_combout ;
wire \Master_0|Add11~12_combout ;
wire \Master_0|Add4~14_combout ;
wire \Master_0|Add4~12_combout ;
wire \Master_0|Add11~10_combout ;
wire \Master_0|Add4~10_combout ;
wire \Master_0|Add11~8_combout ;
wire \Master_0|Add4~8_combout ;
wire \Master_0|Add11~6_combout ;
wire \Master_0|Add4~6_combout ;
wire \Master_0|Add11~4_combout ;
wire \Master_0|Add11~2_combout ;
wire \Master_0|Add4~4_combout ;
wire \Master_0|Add12~1 ;
wire \Master_0|Add12~3 ;
wire \Master_0|Add12~5 ;
wire \Master_0|Add12~7 ;
wire \Master_0|Add12~9 ;
wire \Master_0|Add12~11 ;
wire \Master_0|Add12~13 ;
wire \Master_0|Add12~15 ;
wire \Master_0|Add12~17 ;
wire \Master_0|Add12~19 ;
wire \Master_0|Add12~21 ;
wire \Master_0|Add12~23 ;
wire \Master_0|Add12~25 ;
wire \Master_0|Add12~27 ;
wire \Master_0|Add12~29 ;
wire \Master_0|Add12~31 ;
wire \Master_0|Add12~33 ;
wire \Master_0|Add12~35 ;
wire \Master_0|Add12~37 ;
wire \Master_0|Add12~38_combout ;
wire \Master_0|kernel[2][0][15]~q ;
wire \Master_0|kernel[2][0][14]~q ;
wire \Master_0|kernel[2][0][13]~q ;
wire \Master_0|kernel[2][0][12]~q ;
wire \Master_0|kernel[2][0][11]~q ;
wire \Master_0|kernel[2][0][10]~q ;
wire \Master_0|kernel[2][0][9]~q ;
wire \Master_0|kernel[2][0][8]~q ;
wire \Master_0|kernel[2][0][7]~q ;
wire \Master_0|kernel[2][0][6]~q ;
wire \Master_0|kernel[2][0][5]~q ;
wire \Master_0|Add5~7 ;
wire \Master_0|Add5~9 ;
wire \Master_0|Add5~11 ;
wire \Master_0|Add5~13 ;
wire \Master_0|Add5~15 ;
wire \Master_0|Add5~17 ;
wire \Master_0|Add5~19 ;
wire \Master_0|Add5~21 ;
wire \Master_0|Add5~23 ;
wire \Master_0|Add5~25 ;
wire \Master_0|Add5~27 ;
wire \Master_0|Add5~29 ;
wire \Master_0|Add5~30_combout ;
wire \Master_0|Add12~36_combout ;
wire \Master_0|Add12~34_combout ;
wire \Master_0|Add12~32_combout ;
wire \Master_0|Add12~30_combout ;
wire \Master_0|Add12~28_combout ;
wire \Master_0|Add12~26_combout ;
wire \Master_0|Add12~24_combout ;
wire \Master_0|Add12~22_combout ;
wire \Master_0|Add5~28_combout ;
wire \Master_0|Add12~20_combout ;
wire \Master_0|Add5~26_combout ;
wire \Master_0|Add12~18_combout ;
wire \Master_0|Add5~24_combout ;
wire \Master_0|Add5~22_combout ;
wire \Master_0|Add12~16_combout ;
wire \Master_0|Add5~20_combout ;
wire \Master_0|Add12~14_combout ;
wire \Master_0|Add5~18_combout ;
wire \Master_0|Add12~12_combout ;
wire \Master_0|Add5~16_combout ;
wire \Master_0|Add12~10_combout ;
wire \Master_0|Add12~8_combout ;
wire \Master_0|Add5~14_combout ;
wire \Master_0|Add12~6_combout ;
wire \Master_0|Add5~12_combout ;
wire \Master_0|Add5~10_combout ;
wire \Master_0|Add12~4_combout ;
wire \Master_0|Add12~2_combout ;
wire \Master_0|Add5~8_combout ;
wire \Master_0|Add13~1 ;
wire \Master_0|Add13~3 ;
wire \Master_0|Add13~5 ;
wire \Master_0|Add13~7 ;
wire \Master_0|Add13~9 ;
wire \Master_0|Add13~11 ;
wire \Master_0|Add13~13 ;
wire \Master_0|Add13~15 ;
wire \Master_0|Add13~17 ;
wire \Master_0|Add13~19 ;
wire \Master_0|Add13~21 ;
wire \Master_0|Add13~23 ;
wire \Master_0|Add13~25 ;
wire \Master_0|Add13~27 ;
wire \Master_0|Add13~29 ;
wire \Master_0|Add13~31 ;
wire \Master_0|Add13~33 ;
wire \Master_0|Add13~35 ;
wire \Master_0|Add13~37 ;
wire \Master_0|Add13~38_combout ;
wire \Master_0|Add13~36_combout ;
wire \Master_0|Add13~34_combout ;
wire \Master_0|Add13~32_combout ;
wire \Master_0|Add13~30_combout ;
wire \Master_0|Add13~28_combout ;
wire \Master_0|Add13~26_combout ;
wire \Master_0|Add6~28_combout ;
wire \Master_0|Add13~24_combout ;
wire \Master_0|Add13~22_combout ;
wire \Master_0|Add6~26_combout ;
wire \Master_0|Add13~20_combout ;
wire \Master_0|Add6~24_combout ;
wire \Master_0|Add6~22_combout ;
wire \Master_0|Add13~18_combout ;
wire \Master_0|Add6~20_combout ;
wire \Master_0|Add13~16_combout ;
wire \Master_0|Add13~14_combout ;
wire \Master_0|Add6~18_combout ;
wire \Master_0|Add6~16_combout ;
wire \Master_0|Add13~12_combout ;
wire \Master_0|Add6~14_combout ;
wire \Master_0|Add13~10_combout ;
wire \Master_0|Add6~12_combout ;
wire \Master_0|Add13~8_combout ;
wire \Master_0|Add6~10_combout ;
wire \Master_0|Add13~6_combout ;
wire \Master_0|Add13~4_combout ;
wire \Master_0|Add6~8_combout ;
wire \Master_0|Add13~2_combout ;
wire \Master_0|Add6~6_combout ;
wire \Master_0|Add14~1 ;
wire \Master_0|Add14~3 ;
wire \Master_0|Add14~5 ;
wire \Master_0|Add14~7 ;
wire \Master_0|Add14~9 ;
wire \Master_0|Add14~11 ;
wire \Master_0|Add14~13 ;
wire \Master_0|Add14~15 ;
wire \Master_0|Add14~17 ;
wire \Master_0|Add14~19 ;
wire \Master_0|Add14~21 ;
wire \Master_0|Add14~23 ;
wire \Master_0|Add14~25 ;
wire \Master_0|Add14~27 ;
wire \Master_0|Add14~29 ;
wire \Master_0|Add14~31 ;
wire \Master_0|Add14~33 ;
wire \Master_0|Add14~35 ;
wire \Master_0|Add14~37 ;
wire \Master_0|Add14~39 ;
wire \Master_0|Add14~41 ;
wire \Master_0|Add14~42_combout ;
wire \Master_0|Add14~40_combout ;
wire \Master_0|Add14~38_combout ;
wire \Master_0|Add14~36_combout ;
wire \Master_0|Add14~34_combout ;
wire \Master_0|Add14~32_combout ;
wire \Master_0|Add14~30_combout ;
wire \Master_0|Add14~28_combout ;
wire \Master_0|Add14~26_combout ;
wire \Master_0|Add14~24_combout ;
wire \Master_0|Add14~22_combout ;
wire \Master_0|Add7~28_combout ;
wire \Master_0|Add7~26_combout ;
wire \Master_0|Add14~20_combout ;
wire \Master_0|Add7~24_combout ;
wire \Master_0|Add14~18_combout ;
wire \Master_0|Add7~22_combout ;
wire \Master_0|Add14~16_combout ;
wire \Master_0|Add7~20_combout ;
wire \Master_0|Add14~14_combout ;
wire \Master_0|Add7~18_combout ;
wire \Master_0|Add14~12_combout ;
wire \Master_0|Add14~10_combout ;
wire \Master_0|Add7~16_combout ;
wire \Master_0|Add14~8_combout ;
wire \Master_0|Add7~14_combout ;
wire \Master_0|Add7~12_combout ;
wire \Master_0|Add14~6_combout ;
wire \Master_0|Add7~10_combout ;
wire \Master_0|Add14~4_combout ;
wire \Master_0|Add7~8_combout ;
wire \Master_0|Add14~2_combout ;
wire \Master_0|Add15~1 ;
wire \Master_0|Add15~3 ;
wire \Master_0|Add15~5 ;
wire \Master_0|Add15~7 ;
wire \Master_0|Add15~9 ;
wire \Master_0|Add15~11 ;
wire \Master_0|Add15~13 ;
wire \Master_0|Add15~15 ;
wire \Master_0|Add15~17 ;
wire \Master_0|Add15~19 ;
wire \Master_0|Add15~21 ;
wire \Master_0|Add15~23 ;
wire \Master_0|Add15~25 ;
wire \Master_0|Add15~27 ;
wire \Master_0|Add15~29 ;
wire \Master_0|Add15~31 ;
wire \Master_0|Add15~33 ;
wire \Master_0|Add15~35 ;
wire \Master_0|Add15~37 ;
wire \Master_0|Add15~39 ;
wire \Master_0|Add15~41 ;
wire \Master_0|Add15~42_combout ;
wire \Master_0|Add15~40_combout ;
wire \Master_0|Add15~38_combout ;
wire \Master_0|Add15~36_combout ;
wire \Master_0|Add15~34_combout ;
wire \Master_0|Add15~32_combout ;
wire \Master_0|Add15~30_combout ;
wire \Master_0|Add15~28_combout ;
wire \Master_0|Add15~26_combout ;
wire \Master_0|Add15~24_combout ;
wire \Master_0|Add15~22_combout ;
wire \Master_0|Add15~20_combout ;
wire \Master_0|Add15~18_combout ;
wire \Master_0|Add15~16_combout ;
wire \Master_0|Add15~14_combout ;
wire \Master_0|Add15~12_combout ;
wire \Master_0|Add15~10_combout ;
wire \Master_0|Add15~8_combout ;
wire \Master_0|Add15~6_combout ;
wire \Master_0|Add15~4_combout ;
wire \Master_0|Add16~1 ;
wire \Master_0|Add16~3 ;
wire \Master_0|Add16~5 ;
wire \Master_0|Add16~7 ;
wire \Master_0|Add16~9 ;
wire \Master_0|Add16~11 ;
wire \Master_0|Add16~13 ;
wire \Master_0|Add16~15 ;
wire \Master_0|Add16~17 ;
wire \Master_0|Add16~19 ;
wire \Master_0|Add16~21 ;
wire \Master_0|Add16~23 ;
wire \Master_0|Add16~25 ;
wire \Master_0|Add16~27 ;
wire \Master_0|Add16~29_cout ;
wire \Master_0|Add16~31_cout ;
wire \Master_0|Add16~33_cout ;
wire \Master_0|Add16~35_cout ;
wire \Master_0|Add16~37_cout ;
wire \Master_0|Add16~39_cout ;
wire \Master_0|Add16~40_combout ;
wire \Master_0|layer0_D[0]~0_combout ;
wire \Master_0|WideOr3~combout ;
wire \Master_0|WideOr3~clkctrl_outclk ;
wire \Slave_1|Selector37~0_combout ;
wire \Slave_1|SRAM_D[5]~0_combout ;
wire \Master_0|Add15~2_combout ;
wire \Master_0|layer0_D[1]~1_combout ;
wire \Slave_1|Selector36~0_combout ;
wire \Master_0|Add16~0_combout ;
wire \Master_0|layer0_D[2]~2_combout ;
wire \Slave_1|Selector35~0_combout ;
wire \Master_0|Add16~2_combout ;
wire \Master_0|layer0_D[3]~3_combout ;
wire \Slave_1|Selector34~0_combout ;
wire \Master_0|Selector46~0_combout ;
wire \Master_0|Add16~4_combout ;
wire \Master_0|pool_win~3_combout ;
wire \Master_0|pool_win[1][1][4]~q ;
wire \Master_0|pool_win~2_combout ;
wire \Master_0|pool_win[1][0][4]~q ;
wire \Master_0|pool_win[1][0][15]~q ;
wire \Master_0|pool_win[1][1][15]~q ;
wire \Master_0|pool_win[1][0][14]~q ;
wire \Master_0|pool_win[1][1][14]~q ;
wire \Master_0|pool_win[1][0][13]~feeder_combout ;
wire \Master_0|pool_win[1][0][13]~q ;
wire \Master_0|pool_win[1][1][13]~q ;
wire \Master_0|pool_win[1][0][12]~q ;
wire \Master_0|pool_win[1][1][12]~q ;
wire \Master_0|pool_win[1][1][11]~feeder_combout ;
wire \Master_0|pool_win[1][1][11]~q ;
wire \Master_0|pool_win[1][0][11]~feeder_combout ;
wire \Master_0|pool_win[1][0][11]~q ;
wire \Master_0|pool_win[1][1][10]~q ;
wire \Master_0|pool_win[1][0][10]~q ;
wire \Master_0|pool_win[1][0][9]~q ;
wire \Master_0|pool_win[1][1][9]~q ;
wire \Master_0|pool_win[1][0][8]~q ;
wire \Master_0|pool_win[1][1][8]~q ;
wire \Master_0|pool_win[1][0][7]~feeder_combout ;
wire \Master_0|pool_win[1][0][7]~q ;
wire \Master_0|pool_win[1][1][7]~q ;
wire \Master_0|pool_win[1][1][6]~q ;
wire \Master_0|pool_win[1][0][6]~q ;
wire \Master_0|pool_win[1][1][5]~q ;
wire \Master_0|pool_win[1][0][5]~q ;
wire \Master_0|pool_win[1][1][3]~q ;
wire \Master_0|pool_win[1][0][3]~feeder_combout ;
wire \Master_0|pool_win[1][0][3]~q ;
wire \Master_0|pool_win[1][1][2]~feeder_combout ;
wire \Master_0|pool_win[1][1][2]~q ;
wire \Master_0|pool_win[1][0][2]~feeder_combout ;
wire \Master_0|pool_win[1][0][2]~q ;
wire \Master_0|pool_win[1][1][1]~q ;
wire \Master_0|pool_win[1][0][1]~feeder_combout ;
wire \Master_0|pool_win[1][0][1]~q ;
wire \Master_0|pool_win[1][0][0]~q ;
wire \Master_0|pool_win[1][1][0]~feeder_combout ;
wire \Master_0|pool_win[1][1][0]~q ;
wire \Master_0|LessThan1~1_cout ;
wire \Master_0|LessThan1~3_cout ;
wire \Master_0|LessThan1~5_cout ;
wire \Master_0|LessThan1~7_cout ;
wire \Master_0|LessThan1~9_cout ;
wire \Master_0|LessThan1~11_cout ;
wire \Master_0|LessThan1~13_cout ;
wire \Master_0|LessThan1~15_cout ;
wire \Master_0|LessThan1~17_cout ;
wire \Master_0|LessThan1~19_cout ;
wire \Master_0|LessThan1~21_cout ;
wire \Master_0|LessThan1~23_cout ;
wire \Master_0|LessThan1~25_cout ;
wire \Master_0|LessThan1~27_cout ;
wire \Master_0|LessThan1~29_cout ;
wire \Master_0|LessThan1~30_combout ;
wire \Master_0|s1[4]~0_combout ;
wire \Master_0|pool_win~0_combout ;
wire \Master_0|pool_win[0][0][4]~q ;
wire \Master_0|pool_win[0][0][15]~q ;
wire \Master_0|pool_win[0][1][15]~feeder_combout ;
wire \Master_0|pool_win~1_combout ;
wire \Master_0|pool_win[0][1][15]~q ;
wire \Master_0|pool_win[0][1][14]~q ;
wire \Master_0|pool_win[0][0][14]~q ;
wire \Master_0|pool_win[0][0][13]~q ;
wire \Master_0|pool_win[0][1][13]~q ;
wire \Master_0|pool_win[0][1][12]~q ;
wire \Master_0|pool_win[0][0][12]~q ;
wire \Master_0|pool_win[0][1][11]~q ;
wire \Master_0|pool_win[0][0][11]~q ;
wire \Master_0|pool_win[0][1][10]~q ;
wire \Master_0|pool_win[0][0][10]~q ;
wire \Master_0|pool_win[0][1][9]~q ;
wire \Master_0|pool_win[0][0][9]~q ;
wire \Master_0|pool_win[0][0][8]~q ;
wire \Master_0|pool_win[0][1][8]~q ;
wire \Master_0|pool_win[0][0][7]~q ;
wire \Master_0|pool_win[0][1][7]~q ;
wire \Master_0|pool_win[0][1][6]~q ;
wire \Master_0|pool_win[0][0][6]~q ;
wire \Master_0|pool_win[0][1][5]~feeder_combout ;
wire \Master_0|pool_win[0][1][5]~q ;
wire \Master_0|pool_win[0][0][5]~feeder_combout ;
wire \Master_0|pool_win[0][0][5]~q ;
wire \Master_0|pool_win[0][1][4]~q ;
wire \Master_0|pool_win[0][1][3]~q ;
wire \Master_0|pool_win[0][0][3]~feeder_combout ;
wire \Master_0|pool_win[0][0][3]~q ;
wire \Master_0|pool_win[0][1][2]~feeder_combout ;
wire \Master_0|pool_win[0][1][2]~q ;
wire \Master_0|pool_win[0][0][2]~q ;
wire \Master_0|pool_win[0][0][1]~q ;
wire \Master_0|pool_win[0][1][1]~q ;
wire \Master_0|pool_win[0][1][0]~feeder_combout ;
wire \Master_0|pool_win[0][1][0]~q ;
wire \Master_0|pool_win[0][0][0]~q ;
wire \Master_0|LessThan0~1_cout ;
wire \Master_0|LessThan0~3_cout ;
wire \Master_0|LessThan0~5_cout ;
wire \Master_0|LessThan0~7_cout ;
wire \Master_0|LessThan0~9_cout ;
wire \Master_0|LessThan0~11_cout ;
wire \Master_0|LessThan0~13_cout ;
wire \Master_0|LessThan0~15_cout ;
wire \Master_0|LessThan0~17_cout ;
wire \Master_0|LessThan0~19_cout ;
wire \Master_0|LessThan0~21_cout ;
wire \Master_0|LessThan0~23_cout ;
wire \Master_0|LessThan0~25_cout ;
wire \Master_0|LessThan0~27_cout ;
wire \Master_0|LessThan0~29_cout ;
wire \Master_0|LessThan0~30_combout ;
wire \Master_0|s0[4]~0_combout ;
wire \Master_0|s1[15]~1_combout ;
wire \Master_0|s0[15]~1_combout ;
wire \Master_0|s1[14]~2_combout ;
wire \Master_0|s0[14]~2_combout ;
wire \Master_0|s1[13]~3_combout ;
wire \Master_0|s0[13]~3_combout ;
wire \Master_0|s0[12]~4_combout ;
wire \Master_0|s1[12]~4_combout ;
wire \Master_0|s1[11]~5_combout ;
wire \Master_0|s0[11]~5_combout ;
wire \Master_0|s1[10]~6_combout ;
wire \Master_0|s0[10]~6_combout ;
wire \Master_0|s0[9]~7_combout ;
wire \Master_0|s1[9]~7_combout ;
wire \Master_0|s0[8]~8_combout ;
wire \Master_0|s1[8]~8_combout ;
wire \Master_0|s1[7]~9_combout ;
wire \Master_0|s0[7]~9_combout ;
wire \Master_0|s1[6]~10_combout ;
wire \Master_0|s0[6]~10_combout ;
wire \Master_0|s0[5]~11_combout ;
wire \Master_0|s1[5]~11_combout ;
wire \Master_0|s1[3]~12_combout ;
wire \Master_0|s0[3]~12_combout ;
wire \Master_0|s0[2]~13_combout ;
wire \Master_0|s1[2]~13_combout ;
wire \Master_0|s1[1]~14_combout ;
wire \Master_0|s0[1]~14_combout ;
wire \Master_0|s1[0]~15_combout ;
wire \Master_0|s0[0]~15_combout ;
wire \Master_0|LessThan2~1_cout ;
wire \Master_0|LessThan2~3_cout ;
wire \Master_0|LessThan2~5_cout ;
wire \Master_0|LessThan2~7_cout ;
wire \Master_0|LessThan2~9_cout ;
wire \Master_0|LessThan2~11_cout ;
wire \Master_0|LessThan2~13_cout ;
wire \Master_0|LessThan2~15_cout ;
wire \Master_0|LessThan2~17_cout ;
wire \Master_0|LessThan2~19_cout ;
wire \Master_0|LessThan2~21_cout ;
wire \Master_0|LessThan2~23_cout ;
wire \Master_0|LessThan2~25_cout ;
wire \Master_0|LessThan2~27_cout ;
wire \Master_0|LessThan2~29_cout ;
wire \Master_0|LessThan2~30_combout ;
wire \Master_0|s2[4]~0_combout ;
wire \Master_0|LessThan3~0_combout ;
wire \Master_0|LessThan3~1_combout ;
wire \Master_0|LessThan3~2_combout ;
wire \Master_0|Add17~0_combout ;
wire \Master_0|Selector35~0_combout ;
wire \Slave_1|Selector33~0_combout ;
wire \Master_0|Add16~6_combout ;
wire \Master_0|s2[5]~1_combout ;
wire \Master_0|Add17~1 ;
wire \Master_0|Add17~2_combout ;
wire \Master_0|Selector36~0_combout ;
wire \Slave_1|Selector32~0_combout ;
wire \Master_0|Add16~8_combout ;
wire \Master_0|s2[6]~2_combout ;
wire \Master_0|Add17~3 ;
wire \Master_0|Add17~4_combout ;
wire \Master_0|Selector37~0_combout ;
wire \Slave_1|Selector31~0_combout ;
wire \Master_0|s2[7]~3_combout ;
wire \Master_0|Add17~5 ;
wire \Master_0|Add17~6_combout ;
wire \Master_0|Add16~10_combout ;
wire \Master_0|Selector38~0_combout ;
wire \Slave_1|Selector30~0_combout ;
wire \Master_0|Add16~12_combout ;
wire \Master_0|s2[8]~4_combout ;
wire \Master_0|Add17~7 ;
wire \Master_0|Add17~8_combout ;
wire \Master_0|Selector39~0_combout ;
wire \Slave_1|Selector29~0_combout ;
wire \Master_0|Add16~14_combout ;
wire \Master_0|s2[9]~5_combout ;
wire \Master_0|Add17~9 ;
wire \Master_0|Add17~10_combout ;
wire \Master_0|Selector40~0_combout ;
wire \Slave_1|Selector28~0_combout ;
wire \Master_0|s2[10]~6_combout ;
wire \Master_0|Add17~11 ;
wire \Master_0|Add17~12_combout ;
wire \Master_0|Add16~16_combout ;
wire \Master_0|Selector41~0_combout ;
wire \Slave_1|Selector27~0_combout ;
wire \Master_0|Add16~18_combout ;
wire \Master_0|s2[11]~7_combout ;
wire \Master_0|Add17~13 ;
wire \Master_0|Add17~14_combout ;
wire \Master_0|Selector42~0_combout ;
wire \Slave_1|Selector26~0_combout ;
wire \Master_0|s2[12]~8_combout ;
wire \Master_0|Add17~15 ;
wire \Master_0|Add17~16_combout ;
wire \Master_0|Add16~20_combout ;
wire \Master_0|Selector43~0_combout ;
wire \Slave_1|Selector25~0_combout ;
wire \Master_0|Add16~22_combout ;
wire \Master_0|s2[13]~9_combout ;
wire \Master_0|Add17~17 ;
wire \Master_0|Add17~18_combout ;
wire \Master_0|Selector44~0_combout ;
wire \Slave_1|Selector24~0_combout ;
wire \Master_0|s2[14]~10_combout ;
wire \Master_0|Add17~19 ;
wire \Master_0|Add17~20_combout ;
wire \Master_0|Add16~24_combout ;
wire \Master_0|Selector45~0_combout ;
wire \Slave_1|Selector23~0_combout ;
wire \Master_0|Add16~26_combout ;
wire \Master_0|s2[15]~11_combout ;
wire \Master_0|Add17~21 ;
wire \Master_0|Add17~22_combout ;
wire \Master_0|Selector46~1_combout ;
wire \Slave_1|Selector22~0_combout ;
wire \Slave_2|SRAM_A[0]~12_combout ;
wire \Slave_2|Add1~1_combout ;
wire \Slave_2|beat_cnt[2]~2_combout ;
wire \Slave_2|Add1~0_combout ;
wire \Slave_2|beat_cnt[3]~1_combout ;
wire \Slave_2|beat_cnt~0_combout ;
wire \Slave_2|beat_cnt[1]~3_combout ;
wire \Slave_2|Selector4~0_combout ;
wire \Slave_2|SRAM_A[5]~14_combout ;
wire \Slave_2|SRAM_A[0]~13 ;
wire \Slave_2|SRAM_A[1]~15_combout ;
wire \Slave_2|SRAM_A[1]~16 ;
wire \Slave_2|SRAM_A[2]~17_combout ;
wire \Slave_2|SRAM_A[2]~18 ;
wire \Slave_2|SRAM_A[3]~19_combout ;
wire \Slave_2|SRAM_A[3]~20 ;
wire \Slave_2|SRAM_A[4]~21_combout ;
wire \Slave_2|SRAM_A[4]~22 ;
wire \Slave_2|SRAM_A[5]~23_combout ;
wire \Slave_2|SRAM_A[5]~24 ;
wire \Slave_2|SRAM_A[6]~25_combout ;
wire \Slave_2|SRAM_A[6]~26 ;
wire \Slave_2|SRAM_A[7]~27_combout ;
wire \Slave_2|SRAM_A[7]~28 ;
wire \Slave_2|SRAM_A[8]~29_combout ;
wire \Slave_2|SRAM_A[8]~30 ;
wire \Slave_2|SRAM_A[9]~31_combout ;
wire \Slave_2|SRAM_A[9]~32 ;
wire \Slave_2|SRAM_A[10]~33_combout ;
wire \Slave_2|SRAM_A[10]~34 ;
wire \Slave_2|SRAM_A[11]~35_combout ;
wire \Slave_2|Selector37~0_combout ;
wire \Slave_2|SRAM_D[7]~0_combout ;
wire \Slave_2|Selector36~0_combout ;
wire \Slave_2|Selector35~0_combout ;
wire \Slave_2|Selector34~0_combout ;
wire \Slave_2|Selector33~0_combout ;
wire \Slave_2|Selector32~0_combout ;
wire \Slave_2|Selector31~0_combout ;
wire \Slave_2|Selector30~0_combout ;
wire \Slave_2|Selector29~0_combout ;
wire \Slave_2|Selector28~0_combout ;
wire \Slave_2|Selector27~0_combout ;
wire \Slave_2|Selector26~0_combout ;
wire \Slave_2|Selector25~0_combout ;
wire \Slave_2|Selector24~0_combout ;
wire \Slave_2|Selector23~0_combout ;
wire \Slave_2|Selector22~0_combout ;
wire \Slave_0|ROM_A[0]~12_combout ;
wire \Slave_0|ROM_A[0]~13 ;
wire \Slave_0|ROM_A[1]~14_combout ;
wire \Slave_0|ROM_A[1]~15 ;
wire \Slave_0|ROM_A[2]~16_combout ;
wire \Slave_0|ROM_A[2]~17 ;
wire \Slave_0|ROM_A[3]~18_combout ;
wire \Slave_0|ROM_A[3]~19 ;
wire \Slave_0|ROM_A[4]~20_combout ;
wire \Slave_0|ROM_A[4]~21 ;
wire \Slave_0|ROM_A[5]~22_combout ;
wire \Slave_0|ROM_A[5]~23 ;
wire \Slave_0|ROM_A[6]~24_combout ;
wire \Slave_0|ROM_A[6]~25 ;
wire \Slave_0|ROM_A[7]~26_combout ;
wire \Slave_0|ROM_A[7]~27 ;
wire \Slave_0|ROM_A[8]~28_combout ;
wire \Slave_0|ROM_A[8]~29 ;
wire \Slave_0|ROM_A[9]~30_combout ;
wire \Slave_0|ROM_A[9]~31 ;
wire \Slave_0|ROM_A[10]~32_combout ;
wire \Slave_0|ROM_A[10]~33 ;
wire \Slave_0|ROM_A[11]~34_combout ;
wire \Slave_0|ROM_rd~feeder_combout ;
wire \Slave_0|ROM_rd~q ;
wire [11:0] \Slave_1|SRAM_A ;
wire [3:0] \Slave_1|beat_cnt ;
wire [3:0] \Slave_0|beat_cnt ;
wire [3:0] \Master_0|kernel_cnt ;
wire [11:0] \Slave_2|SRAM_A ;
wire [15:0] \Slave_1|SRAM_D ;
wire [11:0] \Slave_0|ROM_A ;
wire [12:0] \Master_0|kernel_center ;
wire [11:0] \Master_0|layer1_wrt_addr ;
wire [3:0] \Slave_2|beat_cnt ;
wire [15:0] \Slave_2|SRAM_D ;
wire [1:0] \Master_0|pool_read_cnt ;
wire [15:0] \Master_0|WDATA_M ;
wire [15:0] \Slave_0|RDATA_S ;
wire [15:0] \Slave_1|RDATA_S ;
wire [11:0] \Master_0|layer1_A ;
wire [15:0] \Master_0|layer1_D ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X77_Y38_N16
cycloneive_io_obuf \done~output (
	.i(\Master_0|state.DONE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N16
cycloneive_io_obuf \SRAM_A_L0[0]~output (
	.i(\Slave_1|SRAM_A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[0]~output .bus_hold = "false";
defparam \SRAM_A_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N9
cycloneive_io_obuf \SRAM_A_L0[1]~output (
	.i(\Slave_1|SRAM_A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[1]~output .bus_hold = "false";
defparam \SRAM_A_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N2
cycloneive_io_obuf \SRAM_A_L0[2]~output (
	.i(\Slave_1|SRAM_A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[2]~output .bus_hold = "false";
defparam \SRAM_A_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N9
cycloneive_io_obuf \SRAM_A_L0[3]~output (
	.i(\Slave_1|SRAM_A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[3]~output .bus_hold = "false";
defparam \SRAM_A_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y53_N23
cycloneive_io_obuf \SRAM_A_L0[4]~output (
	.i(\Slave_1|SRAM_A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[4]~output .bus_hold = "false";
defparam \SRAM_A_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N16
cycloneive_io_obuf \SRAM_A_L0[5]~output (
	.i(\Slave_1|SRAM_A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[5]~output .bus_hold = "false";
defparam \SRAM_A_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N23
cycloneive_io_obuf \SRAM_A_L0[6]~output (
	.i(\Slave_1|SRAM_A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[6]~output .bus_hold = "false";
defparam \SRAM_A_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N9
cycloneive_io_obuf \SRAM_A_L0[7]~output (
	.i(\Slave_1|SRAM_A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[7]~output .bus_hold = "false";
defparam \SRAM_A_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N23
cycloneive_io_obuf \SRAM_A_L0[8]~output (
	.i(\Slave_1|SRAM_A [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[8]~output .bus_hold = "false";
defparam \SRAM_A_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N9
cycloneive_io_obuf \SRAM_A_L0[9]~output (
	.i(\Slave_1|SRAM_A [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[9]~output .bus_hold = "false";
defparam \SRAM_A_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y53_N9
cycloneive_io_obuf \SRAM_A_L0[10]~output (
	.i(\Slave_1|SRAM_A [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[10]~output .bus_hold = "false";
defparam \SRAM_A_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N16
cycloneive_io_obuf \SRAM_A_L0[11]~output (
	.i(\Slave_1|SRAM_A [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[11]~output .bus_hold = "false";
defparam \SRAM_A_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N16
cycloneive_io_obuf \SRAM_D_L0[0]~output (
	.i(\Slave_1|SRAM_D [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[0]~output .bus_hold = "false";
defparam \SRAM_D_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \SRAM_D_L0[1]~output (
	.i(\Slave_1|SRAM_D [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[1]~output .bus_hold = "false";
defparam \SRAM_D_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N23
cycloneive_io_obuf \SRAM_D_L0[2]~output (
	.i(\Slave_1|SRAM_D [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[2]~output .bus_hold = "false";
defparam \SRAM_D_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneive_io_obuf \SRAM_D_L0[3]~output (
	.i(\Slave_1|SRAM_D [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[3]~output .bus_hold = "false";
defparam \SRAM_D_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[4]~output (
	.i(\Slave_1|SRAM_D [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[4]~output .bus_hold = "false";
defparam \SRAM_D_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[5]~output (
	.i(\Slave_1|SRAM_D [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[5]~output .bus_hold = "false";
defparam \SRAM_D_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[6]~output (
	.i(\Slave_1|SRAM_D [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[6]~output .bus_hold = "false";
defparam \SRAM_D_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \SRAM_D_L0[7]~output (
	.i(\Slave_1|SRAM_D [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[7]~output .bus_hold = "false";
defparam \SRAM_D_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[8]~output (
	.i(\Slave_1|SRAM_D [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[8]~output .bus_hold = "false";
defparam \SRAM_D_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N9
cycloneive_io_obuf \SRAM_D_L0[9]~output (
	.i(\Slave_1|SRAM_D [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[9]~output .bus_hold = "false";
defparam \SRAM_D_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \SRAM_D_L0[10]~output (
	.i(\Slave_1|SRAM_D [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[10]~output .bus_hold = "false";
defparam \SRAM_D_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N9
cycloneive_io_obuf \SRAM_D_L0[11]~output (
	.i(\Slave_1|SRAM_D [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[11]~output .bus_hold = "false";
defparam \SRAM_D_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[12]~output (
	.i(\Slave_1|SRAM_D [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[12]~output .bus_hold = "false";
defparam \SRAM_D_L0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N9
cycloneive_io_obuf \SRAM_D_L0[13]~output (
	.i(\Slave_1|SRAM_D [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[13]~output .bus_hold = "false";
defparam \SRAM_D_L0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y42_N23
cycloneive_io_obuf \SRAM_D_L0[14]~output (
	.i(\Slave_1|SRAM_D [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[14]~output .bus_hold = "false";
defparam \SRAM_D_L0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y37_N2
cycloneive_io_obuf \SRAM_D_L0[15]~output (
	.i(\Slave_1|SRAM_D [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[15]~output .bus_hold = "false";
defparam \SRAM_D_L0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N2
cycloneive_io_obuf \SRAM_ceb_L0~output (
	.i(\Slave_1|state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L0~output .bus_hold = "false";
defparam \SRAM_ceb_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N9
cycloneive_io_obuf \SRAM_web_L0~output (
	.i(!\Slave_1|state.WRITE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L0~output .bus_hold = "false";
defparam \SRAM_web_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N9
cycloneive_io_obuf \SRAM_A_L1[0]~output (
	.i(\Slave_2|SRAM_A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[0]~output .bus_hold = "false";
defparam \SRAM_A_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N16
cycloneive_io_obuf \SRAM_A_L1[1]~output (
	.i(\Slave_2|SRAM_A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[1]~output .bus_hold = "false";
defparam \SRAM_A_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N23
cycloneive_io_obuf \SRAM_A_L1[2]~output (
	.i(\Slave_2|SRAM_A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[2]~output .bus_hold = "false";
defparam \SRAM_A_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N23
cycloneive_io_obuf \SRAM_A_L1[3]~output (
	.i(\Slave_2|SRAM_A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[3]~output .bus_hold = "false";
defparam \SRAM_A_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N2
cycloneive_io_obuf \SRAM_A_L1[4]~output (
	.i(\Slave_2|SRAM_A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[4]~output .bus_hold = "false";
defparam \SRAM_A_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N16
cycloneive_io_obuf \SRAM_A_L1[5]~output (
	.i(\Slave_2|SRAM_A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[5]~output .bus_hold = "false";
defparam \SRAM_A_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N23
cycloneive_io_obuf \SRAM_A_L1[6]~output (
	.i(\Slave_2|SRAM_A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[6]~output .bus_hold = "false";
defparam \SRAM_A_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N16
cycloneive_io_obuf \SRAM_A_L1[7]~output (
	.i(\Slave_2|SRAM_A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[7]~output .bus_hold = "false";
defparam \SRAM_A_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N2
cycloneive_io_obuf \SRAM_A_L1[8]~output (
	.i(\Slave_2|SRAM_A [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[8]~output .bus_hold = "false";
defparam \SRAM_A_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N2
cycloneive_io_obuf \SRAM_A_L1[9]~output (
	.i(\Slave_2|SRAM_A [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[9]~output .bus_hold = "false";
defparam \SRAM_A_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N2
cycloneive_io_obuf \SRAM_A_L1[10]~output (
	.i(\Slave_2|SRAM_A [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[10]~output .bus_hold = "false";
defparam \SRAM_A_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N2
cycloneive_io_obuf \SRAM_A_L1[11]~output (
	.i(\Slave_2|SRAM_A [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[11]~output .bus_hold = "false";
defparam \SRAM_A_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[0]~output (
	.i(\Slave_2|SRAM_D [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[0]~output .bus_hold = "false";
defparam \SRAM_D_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \SRAM_D_L1[1]~output (
	.i(\Slave_2|SRAM_D [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[1]~output .bus_hold = "false";
defparam \SRAM_D_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \SRAM_D_L1[2]~output (
	.i(\Slave_2|SRAM_D [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[2]~output .bus_hold = "false";
defparam \SRAM_D_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[3]~output (
	.i(\Slave_2|SRAM_D [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[3]~output .bus_hold = "false";
defparam \SRAM_D_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[4]~output (
	.i(\Slave_2|SRAM_D [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[4]~output .bus_hold = "false";
defparam \SRAM_D_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N2
cycloneive_io_obuf \SRAM_D_L1[5]~output (
	.i(\Slave_2|SRAM_D [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[5]~output .bus_hold = "false";
defparam \SRAM_D_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[6]~output (
	.i(\Slave_2|SRAM_D [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[6]~output .bus_hold = "false";
defparam \SRAM_D_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[7]~output (
	.i(\Slave_2|SRAM_D [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[7]~output .bus_hold = "false";
defparam \SRAM_D_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[8]~output (
	.i(\Slave_2|SRAM_D [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[8]~output .bus_hold = "false";
defparam \SRAM_D_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
cycloneive_io_obuf \SRAM_D_L1[9]~output (
	.i(\Slave_2|SRAM_D [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[9]~output .bus_hold = "false";
defparam \SRAM_D_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneive_io_obuf \SRAM_D_L1[10]~output (
	.i(\Slave_2|SRAM_D [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[10]~output .bus_hold = "false";
defparam \SRAM_D_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \SRAM_D_L1[11]~output (
	.i(\Slave_2|SRAM_D [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[11]~output .bus_hold = "false";
defparam \SRAM_D_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N2
cycloneive_io_obuf \SRAM_D_L1[12]~output (
	.i(\Slave_2|SRAM_D [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[12]~output .bus_hold = "false";
defparam \SRAM_D_L1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneive_io_obuf \SRAM_D_L1[13]~output (
	.i(\Slave_2|SRAM_D [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[13]~output .bus_hold = "false";
defparam \SRAM_D_L1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[14]~output (
	.i(\Slave_2|SRAM_D [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[14]~output .bus_hold = "false";
defparam \SRAM_D_L1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N23
cycloneive_io_obuf \SRAM_D_L1[15]~output (
	.i(\Slave_2|SRAM_D [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[15]~output .bus_hold = "false";
defparam \SRAM_D_L1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N2
cycloneive_io_obuf \SRAM_ceb_L1~output (
	.i(\Slave_2|state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L1~output .bus_hold = "false";
defparam \SRAM_ceb_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N9
cycloneive_io_obuf \SRAM_web_L1~output (
	.i(!\Slave_2|state.WRITE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L1~output .bus_hold = "false";
defparam \SRAM_web_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N2
cycloneive_io_obuf \ROM_A_IMG[0]~output (
	.i(\Slave_0|ROM_A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[0]~output .bus_hold = "false";
defparam \ROM_A_IMG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N16
cycloneive_io_obuf \ROM_A_IMG[1]~output (
	.i(\Slave_0|ROM_A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[1]~output .bus_hold = "false";
defparam \ROM_A_IMG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N9
cycloneive_io_obuf \ROM_A_IMG[2]~output (
	.i(\Slave_0|ROM_A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[2]~output .bus_hold = "false";
defparam \ROM_A_IMG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N9
cycloneive_io_obuf \ROM_A_IMG[3]~output (
	.i(\Slave_0|ROM_A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[3]~output .bus_hold = "false";
defparam \ROM_A_IMG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N9
cycloneive_io_obuf \ROM_A_IMG[4]~output (
	.i(\Slave_0|ROM_A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[4]~output .bus_hold = "false";
defparam \ROM_A_IMG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N9
cycloneive_io_obuf \ROM_A_IMG[5]~output (
	.i(\Slave_0|ROM_A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[5]~output .bus_hold = "false";
defparam \ROM_A_IMG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N2
cycloneive_io_obuf \ROM_A_IMG[6]~output (
	.i(\Slave_0|ROM_A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[6]~output .bus_hold = "false";
defparam \ROM_A_IMG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N2
cycloneive_io_obuf \ROM_A_IMG[7]~output (
	.i(\Slave_0|ROM_A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[7]~output .bus_hold = "false";
defparam \ROM_A_IMG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N2
cycloneive_io_obuf \ROM_A_IMG[8]~output (
	.i(\Slave_0|ROM_A [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[8]~output .bus_hold = "false";
defparam \ROM_A_IMG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y53_N23
cycloneive_io_obuf \ROM_A_IMG[9]~output (
	.i(\Slave_0|ROM_A [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[9]~output .bus_hold = "false";
defparam \ROM_A_IMG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N23
cycloneive_io_obuf \ROM_A_IMG[10]~output (
	.i(\Slave_0|ROM_A [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[10]~output .bus_hold = "false";
defparam \ROM_A_IMG[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N16
cycloneive_io_obuf \ROM_A_IMG[11]~output (
	.i(\Slave_0|ROM_A [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[11]~output .bus_hold = "false";
defparam \ROM_A_IMG[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N23
cycloneive_io_obuf \ROM_rd_IMG~output (
	.i(\Slave_0|ROM_rd~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_rd_IMG~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_rd_IMG~output .bus_hold = "false";
defparam \ROM_rd_IMG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N22
cycloneive_lcell_comb \Master_0|state.IDLE~feeder (
// Equation(s):
// \Master_0|state.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|state.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \Master_0|state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X44_Y38_N23
dffeas \Master_0|state.IDLE (
	.clk(\clk~input_o ),
	.d(\Master_0|state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.IDLE .is_wysiwyg = "true";
defparam \Master_0|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N24
cycloneive_lcell_comb \u_BUS|Equal1~0 (
// Equation(s):
// \u_BUS|Equal1~0_combout  = (\Master_0|state.WAIT_LAYER0_WRITE_READY~q ) # ((\Master_0|state.LOAD_FROM_LAYER0~q ) # ((\Master_0|state.WAIT_LAYER0_READ_READY~q ) # (\Master_0|state.SAVE_TO_LAYER0~q )))

	.dataa(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datab(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.datac(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datad(\Master_0|state.SAVE_TO_LAYER0~q ),
	.cin(gnd),
	.combout(\u_BUS|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Equal1~0 .lut_mask = 16'hFFFE;
defparam \u_BUS|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N24
cycloneive_lcell_comb \Slave_1|WREADY_S~0 (
// Equation(s):
// \Slave_1|WREADY_S~0_combout  = ((!\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & !\Master_0|state.WAIT_LAYER1_WRITE_READY~q )) # (!\u_BUS|Equal1~0_combout )

	.dataa(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datad(\u_BUS|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|WREADY_S~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|WREADY_S~0 .lut_mask = 16'h05FF;
defparam \Slave_1|WREADY_S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N12
cycloneive_lcell_comb \Slave_1|Selector21~0 (
// Equation(s):
// \Slave_1|Selector21~0_combout  = (\Slave_1|WREADY_S~q  & ((\Slave_1|state.READ~q ) # ((!\Slave_1|state.IDLE~q )))) # (!\Slave_1|WREADY_S~q  & (((!\Slave_1|WREADY_S~0_combout  & !\Slave_1|state.IDLE~q ))))

	.dataa(\Slave_1|state.READ~q ),
	.datab(\Slave_1|WREADY_S~0_combout ),
	.datac(\Slave_1|WREADY_S~q ),
	.datad(\Slave_1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector21~0 .lut_mask = 16'hA0F3;
defparam \Slave_1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N13
dffeas \Slave_1|WREADY_S (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|WREADY_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|WREADY_S .is_wysiwyg = "true";
defparam \Slave_1|WREADY_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N0
cycloneive_lcell_comb \Master_0|next_state.SAVE_TO_LAYER0~0 (
// Equation(s):
// \Master_0|next_state.SAVE_TO_LAYER0~0_combout  = (\Slave_1|WREADY_S~q  & \Master_0|state.WAIT_LAYER0_WRITE_READY~q )

	.dataa(\Slave_1|WREADY_S~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.cin(gnd),
	.combout(\Master_0|next_state.SAVE_TO_LAYER0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state.SAVE_TO_LAYER0~0 .lut_mask = 16'hAA00;
defparam \Master_0|next_state.SAVE_TO_LAYER0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y37_N1
dffeas \Master_0|state.SAVE_TO_LAYER0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|next_state.SAVE_TO_LAYER0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.SAVE_TO_LAYER0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.SAVE_TO_LAYER0 .is_wysiwyg = "true";
defparam \Master_0|state.SAVE_TO_LAYER0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N4
cycloneive_lcell_comb \Master_0|kernel_center[0]~12 (
// Equation(s):
// \Master_0|kernel_center[0]~12_combout  = \Master_0|kernel_center [0] $ (\Master_0|state.SAVE_TO_LAYER0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|kernel_center [0]),
	.datad(\Master_0|state.SAVE_TO_LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|kernel_center[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel_center[0]~12 .lut_mask = 16'h0FF0;
defparam \Master_0|kernel_center[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N5
dffeas \Master_0|kernel_center[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[0] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N6
cycloneive_lcell_comb \Master_0|kernel_center[1]~13 (
// Equation(s):
// \Master_0|kernel_center[1]~13_combout  = (\Master_0|kernel_center [1] & (\Master_0|kernel_center [0] $ (VCC))) # (!\Master_0|kernel_center [1] & (\Master_0|kernel_center [0] & VCC))
// \Master_0|kernel_center[1]~14  = CARRY((\Master_0|kernel_center [1] & \Master_0|kernel_center [0]))

	.dataa(\Master_0|kernel_center [1]),
	.datab(\Master_0|kernel_center [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|kernel_center[1]~13_combout ),
	.cout(\Master_0|kernel_center[1]~14 ));
// synopsys translate_off
defparam \Master_0|kernel_center[1]~13 .lut_mask = 16'h6688;
defparam \Master_0|kernel_center[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N29
dffeas \Master_0|kernel_center[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|kernel_center[1]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[1] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N8
cycloneive_lcell_comb \Master_0|kernel_center[2]~15 (
// Equation(s):
// \Master_0|kernel_center[2]~15_combout  = (\Master_0|kernel_center [2] & (!\Master_0|kernel_center[1]~14 )) # (!\Master_0|kernel_center [2] & ((\Master_0|kernel_center[1]~14 ) # (GND)))
// \Master_0|kernel_center[2]~16  = CARRY((!\Master_0|kernel_center[1]~14 ) # (!\Master_0|kernel_center [2]))

	.dataa(gnd),
	.datab(\Master_0|kernel_center [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[1]~14 ),
	.combout(\Master_0|kernel_center[2]~15_combout ),
	.cout(\Master_0|kernel_center[2]~16 ));
// synopsys translate_off
defparam \Master_0|kernel_center[2]~15 .lut_mask = 16'h3C3F;
defparam \Master_0|kernel_center[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N9
dffeas \Master_0|kernel_center[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[2] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N10
cycloneive_lcell_comb \Master_0|kernel_center[3]~17 (
// Equation(s):
// \Master_0|kernel_center[3]~17_combout  = (\Master_0|kernel_center [3] & (\Master_0|kernel_center[2]~16  $ (GND))) # (!\Master_0|kernel_center [3] & (!\Master_0|kernel_center[2]~16  & VCC))
// \Master_0|kernel_center[3]~18  = CARRY((\Master_0|kernel_center [3] & !\Master_0|kernel_center[2]~16 ))

	.dataa(\Master_0|kernel_center [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[2]~16 ),
	.combout(\Master_0|kernel_center[3]~17_combout ),
	.cout(\Master_0|kernel_center[3]~18 ));
// synopsys translate_off
defparam \Master_0|kernel_center[3]~17 .lut_mask = 16'hA50A;
defparam \Master_0|kernel_center[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N11
dffeas \Master_0|kernel_center[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[3] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N12
cycloneive_lcell_comb \Master_0|kernel_center[4]~19 (
// Equation(s):
// \Master_0|kernel_center[4]~19_combout  = (\Master_0|kernel_center [4] & (!\Master_0|kernel_center[3]~18 )) # (!\Master_0|kernel_center [4] & ((\Master_0|kernel_center[3]~18 ) # (GND)))
// \Master_0|kernel_center[4]~20  = CARRY((!\Master_0|kernel_center[3]~18 ) # (!\Master_0|kernel_center [4]))

	.dataa(\Master_0|kernel_center [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[3]~18 ),
	.combout(\Master_0|kernel_center[4]~19_combout ),
	.cout(\Master_0|kernel_center[4]~20 ));
// synopsys translate_off
defparam \Master_0|kernel_center[4]~19 .lut_mask = 16'h5A5F;
defparam \Master_0|kernel_center[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N13
dffeas \Master_0|kernel_center[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[4] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N14
cycloneive_lcell_comb \Master_0|kernel_center[5]~21 (
// Equation(s):
// \Master_0|kernel_center[5]~21_combout  = (\Master_0|kernel_center [5] & (\Master_0|kernel_center[4]~20  $ (GND))) # (!\Master_0|kernel_center [5] & (!\Master_0|kernel_center[4]~20  & VCC))
// \Master_0|kernel_center[5]~22  = CARRY((\Master_0|kernel_center [5] & !\Master_0|kernel_center[4]~20 ))

	.dataa(gnd),
	.datab(\Master_0|kernel_center [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[4]~20 ),
	.combout(\Master_0|kernel_center[5]~21_combout ),
	.cout(\Master_0|kernel_center[5]~22 ));
// synopsys translate_off
defparam \Master_0|kernel_center[5]~21 .lut_mask = 16'hC30C;
defparam \Master_0|kernel_center[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N15
dffeas \Master_0|kernel_center[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[5] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N16
cycloneive_lcell_comb \Master_0|kernel_center[6]~23 (
// Equation(s):
// \Master_0|kernel_center[6]~23_combout  = (\Master_0|kernel_center [6] & (!\Master_0|kernel_center[5]~22 )) # (!\Master_0|kernel_center [6] & ((\Master_0|kernel_center[5]~22 ) # (GND)))
// \Master_0|kernel_center[6]~24  = CARRY((!\Master_0|kernel_center[5]~22 ) # (!\Master_0|kernel_center [6]))

	.dataa(gnd),
	.datab(\Master_0|kernel_center [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[5]~22 ),
	.combout(\Master_0|kernel_center[6]~23_combout ),
	.cout(\Master_0|kernel_center[6]~24 ));
// synopsys translate_off
defparam \Master_0|kernel_center[6]~23 .lut_mask = 16'h3C3F;
defparam \Master_0|kernel_center[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N17
dffeas \Master_0|kernel_center[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[6] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N18
cycloneive_lcell_comb \Master_0|kernel_center[7]~25 (
// Equation(s):
// \Master_0|kernel_center[7]~25_combout  = (\Master_0|kernel_center [7] & (\Master_0|kernel_center[6]~24  $ (GND))) # (!\Master_0|kernel_center [7] & (!\Master_0|kernel_center[6]~24  & VCC))
// \Master_0|kernel_center[7]~26  = CARRY((\Master_0|kernel_center [7] & !\Master_0|kernel_center[6]~24 ))

	.dataa(gnd),
	.datab(\Master_0|kernel_center [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[6]~24 ),
	.combout(\Master_0|kernel_center[7]~25_combout ),
	.cout(\Master_0|kernel_center[7]~26 ));
// synopsys translate_off
defparam \Master_0|kernel_center[7]~25 .lut_mask = 16'hC30C;
defparam \Master_0|kernel_center[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N19
dffeas \Master_0|kernel_center[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[7] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N30
cycloneive_lcell_comb \Master_0|Equal2~1 (
// Equation(s):
// \Master_0|Equal2~1_combout  = (\Master_0|kernel_center [4] & (\Master_0|kernel_center [7] & (\Master_0|kernel_center [5] & \Master_0|kernel_center [6])))

	.dataa(\Master_0|kernel_center [4]),
	.datab(\Master_0|kernel_center [7]),
	.datac(\Master_0|kernel_center [5]),
	.datad(\Master_0|kernel_center [6]),
	.cin(gnd),
	.combout(\Master_0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal2~1 .lut_mask = 16'h8000;
defparam \Master_0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N0
cycloneive_lcell_comb \Master_0|Equal2~0 (
// Equation(s):
// \Master_0|Equal2~0_combout  = (\Master_0|kernel_center [3] & (\Master_0|kernel_center [0] & (\Master_0|kernel_center [1] & \Master_0|kernel_center [2])))

	.dataa(\Master_0|kernel_center [3]),
	.datab(\Master_0|kernel_center [0]),
	.datac(\Master_0|kernel_center [1]),
	.datad(\Master_0|kernel_center [2]),
	.cin(gnd),
	.combout(\Master_0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal2~0 .lut_mask = 16'h8000;
defparam \Master_0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N20
cycloneive_lcell_comb \Master_0|kernel_center[8]~27 (
// Equation(s):
// \Master_0|kernel_center[8]~27_combout  = (\Master_0|kernel_center [8] & (!\Master_0|kernel_center[7]~26 )) # (!\Master_0|kernel_center [8] & ((\Master_0|kernel_center[7]~26 ) # (GND)))
// \Master_0|kernel_center[8]~28  = CARRY((!\Master_0|kernel_center[7]~26 ) # (!\Master_0|kernel_center [8]))

	.dataa(gnd),
	.datab(\Master_0|kernel_center [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[7]~26 ),
	.combout(\Master_0|kernel_center[8]~27_combout ),
	.cout(\Master_0|kernel_center[8]~28 ));
// synopsys translate_off
defparam \Master_0|kernel_center[8]~27 .lut_mask = 16'h3C3F;
defparam \Master_0|kernel_center[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N21
dffeas \Master_0|kernel_center[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[8] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N22
cycloneive_lcell_comb \Master_0|kernel_center[9]~29 (
// Equation(s):
// \Master_0|kernel_center[9]~29_combout  = (\Master_0|kernel_center [9] & (\Master_0|kernel_center[8]~28  $ (GND))) # (!\Master_0|kernel_center [9] & (!\Master_0|kernel_center[8]~28  & VCC))
// \Master_0|kernel_center[9]~30  = CARRY((\Master_0|kernel_center [9] & !\Master_0|kernel_center[8]~28 ))

	.dataa(\Master_0|kernel_center [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[8]~28 ),
	.combout(\Master_0|kernel_center[9]~29_combout ),
	.cout(\Master_0|kernel_center[9]~30 ));
// synopsys translate_off
defparam \Master_0|kernel_center[9]~29 .lut_mask = 16'hA50A;
defparam \Master_0|kernel_center[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N23
dffeas \Master_0|kernel_center[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[9] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N24
cycloneive_lcell_comb \Master_0|kernel_center[10]~31 (
// Equation(s):
// \Master_0|kernel_center[10]~31_combout  = (\Master_0|kernel_center [10] & (!\Master_0|kernel_center[9]~30 )) # (!\Master_0|kernel_center [10] & ((\Master_0|kernel_center[9]~30 ) # (GND)))
// \Master_0|kernel_center[10]~32  = CARRY((!\Master_0|kernel_center[9]~30 ) # (!\Master_0|kernel_center [10]))

	.dataa(gnd),
	.datab(\Master_0|kernel_center [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[9]~30 ),
	.combout(\Master_0|kernel_center[10]~31_combout ),
	.cout(\Master_0|kernel_center[10]~32 ));
// synopsys translate_off
defparam \Master_0|kernel_center[10]~31 .lut_mask = 16'h3C3F;
defparam \Master_0|kernel_center[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N25
dffeas \Master_0|kernel_center[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[10] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N26
cycloneive_lcell_comb \Master_0|kernel_center[11]~33 (
// Equation(s):
// \Master_0|kernel_center[11]~33_combout  = (\Master_0|kernel_center [11] & (\Master_0|kernel_center[10]~32  $ (GND))) # (!\Master_0|kernel_center [11] & (!\Master_0|kernel_center[10]~32  & VCC))
// \Master_0|kernel_center[11]~34  = CARRY((\Master_0|kernel_center [11] & !\Master_0|kernel_center[10]~32 ))

	.dataa(\Master_0|kernel_center [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|kernel_center[10]~32 ),
	.combout(\Master_0|kernel_center[11]~33_combout ),
	.cout(\Master_0|kernel_center[11]~34 ));
// synopsys translate_off
defparam \Master_0|kernel_center[11]~33 .lut_mask = 16'hA50A;
defparam \Master_0|kernel_center[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N27
dffeas \Master_0|kernel_center[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[11]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[11] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N4
cycloneive_lcell_comb \Master_0|Equal2~2 (
// Equation(s):
// \Master_0|Equal2~2_combout  = (\Master_0|kernel_center [9] & (\Master_0|kernel_center [8] & (\Master_0|kernel_center [11] & \Master_0|kernel_center [10])))

	.dataa(\Master_0|kernel_center [9]),
	.datab(\Master_0|kernel_center [8]),
	.datac(\Master_0|kernel_center [11]),
	.datad(\Master_0|kernel_center [10]),
	.cin(gnd),
	.combout(\Master_0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal2~2 .lut_mask = 16'h8000;
defparam \Master_0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N28
cycloneive_lcell_comb \Master_0|kernel_center[12]~35 (
// Equation(s):
// \Master_0|kernel_center[12]~35_combout  = \Master_0|kernel_center[11]~34  $ (\Master_0|kernel_center [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel_center [12]),
	.cin(\Master_0|kernel_center[11]~34 ),
	.combout(\Master_0|kernel_center[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel_center[12]~35 .lut_mask = 16'h0FF0;
defparam \Master_0|kernel_center[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N29
dffeas \Master_0|kernel_center[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_center[12]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_center [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_center[12] .is_wysiwyg = "true";
defparam \Master_0|kernel_center[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N2
cycloneive_lcell_comb \Master_0|Equal2~3 (
// Equation(s):
// \Master_0|Equal2~3_combout  = (\Master_0|Equal2~1_combout  & (\Master_0|Equal2~0_combout  & (\Master_0|Equal2~2_combout  & !\Master_0|kernel_center [12])))

	.dataa(\Master_0|Equal2~1_combout ),
	.datab(\Master_0|Equal2~0_combout ),
	.datac(\Master_0|Equal2~2_combout ),
	.datad(\Master_0|kernel_center [12]),
	.cin(gnd),
	.combout(\Master_0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal2~3 .lut_mask = 16'h0080;
defparam \Master_0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N14
cycloneive_lcell_comb \Master_0|pool_read_cnt~3 (
// Equation(s):
// \Master_0|pool_read_cnt~3_combout  = (\Master_0|state.LOAD_FROM_LAYER0~q  & (\Master_0|pool_read_cnt [1] $ (\Master_0|pool_read_cnt [0])))

	.dataa(gnd),
	.datab(\Master_0|pool_read_cnt [1]),
	.datac(\Master_0|pool_read_cnt [0]),
	.datad(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|pool_read_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_read_cnt~3 .lut_mask = 16'h3C00;
defparam \Master_0|pool_read_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N10
cycloneive_lcell_comb \Master_0|pool_read_cnt[1]~1 (
// Equation(s):
// \Master_0|pool_read_cnt[1]~1_combout  = (\Master_0|state.WAIT_LAYER0_READ_READY~q ) # ((\Master_0|state.PROCESS~q ) # ((\Master_0|state.WAIT_LAYER0_WRITE_READY~q ) # (\Master_0|state.SAVE_TO_LAYER0~q )))

	.dataa(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datab(\Master_0|state.PROCESS~q ),
	.datac(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datad(\Master_0|state.SAVE_TO_LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|pool_read_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_read_cnt[1]~1 .lut_mask = 16'hFFFE;
defparam \Master_0|pool_read_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N26
cycloneive_lcell_comb \Master_0|WideOr1~0 (
// Equation(s):
// \Master_0|WideOr1~0_combout  = (!\Master_0|state.WAIT_ROM_READ_READY~q  & !\Master_0|state.LOAD_FROM_ROM~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.datad(\Master_0|state.LOAD_FROM_ROM~q ),
	.cin(gnd),
	.combout(\Master_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr1~0 .lut_mask = 16'h000F;
defparam \Master_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N4
cycloneive_lcell_comb \Master_0|pool_read_cnt[1]~2 (
// Equation(s):
// \Master_0|pool_read_cnt[1]~2_combout  = (!\Master_0|pool_read_cnt[1]~1_combout  & (\Master_0|WideOr1~0_combout  & ((\Master_0|state.MAXPOOLING~q ) # (\Master_0|state.LOAD_FROM_LAYER0~q ))))

	.dataa(\Master_0|pool_read_cnt[1]~1_combout ),
	.datab(\Master_0|state.MAXPOOLING~q ),
	.datac(\Master_0|WideOr1~0_combout ),
	.datad(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|pool_read_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_read_cnt[1]~2 .lut_mask = 16'h5040;
defparam \Master_0|pool_read_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y37_N17
dffeas \Master_0|pool_read_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|pool_read_cnt~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_read_cnt[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_read_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_read_cnt[1] .is_wysiwyg = "true";
defparam \Master_0|pool_read_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N14
cycloneive_lcell_comb \Master_0|Selector16~1 (
// Equation(s):
// \Master_0|Selector16~1_combout  = (\Master_0|state.LOAD_FROM_LAYER0~q  & ((!\Master_0|pool_read_cnt [1]) # (!\Master_0|pool_read_cnt [0])))

	.dataa(\Master_0|pool_read_cnt [0]),
	.datab(\Master_0|pool_read_cnt [1]),
	.datac(gnd),
	.datad(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector16~1 .lut_mask = 16'h7700;
defparam \Master_0|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N26
cycloneive_lcell_comb \Slave_0|RREADY_S~0 (
// Equation(s):
// \Slave_0|RREADY_S~0_combout  = (\Master_0|state.IDLE~q  & (!\Master_0|state.MAXPOOLING~q  & (!\Master_0|state.PROCESS~q  & !\Master_0|state.SAVE_TO_LAYER1~q )))

	.dataa(\Master_0|state.IDLE~q ),
	.datab(\Master_0|state.MAXPOOLING~q ),
	.datac(\Master_0|state.PROCESS~q ),
	.datad(\Master_0|state.SAVE_TO_LAYER1~q ),
	.cin(gnd),
	.combout(\Slave_0|RREADY_S~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RREADY_S~0 .lut_mask = 16'h0002;
defparam \Slave_0|RREADY_S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N2
cycloneive_lcell_comb \Master_0|RVALID_M (
// Equation(s):
// \Master_0|RVALID_M~combout  = (\Master_0|state.WAIT_ROM_READ_READY~q ) # (\Master_0|state.WAIT_LAYER0_READ_READY~q )

	.dataa(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.cin(gnd),
	.combout(\Master_0|RVALID_M~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|RVALID_M .lut_mask = 16'hFFAA;
defparam \Master_0|RVALID_M .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N18
cycloneive_lcell_comb \Slave_0|RREADY_S~1 (
// Equation(s):
// \Slave_0|RREADY_S~1_combout  = (\Slave_0|RREADY_S~0_combout  & (!\Master_0|state.WAIT_LAYER1_WRITE_READY~q  & (!\Master_0|state.DONE~q  & \Master_0|RVALID_M~combout )))

	.dataa(\Slave_0|RREADY_S~0_combout ),
	.datab(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datac(\Master_0|state.DONE~q ),
	.datad(\Master_0|RVALID_M~combout ),
	.cin(gnd),
	.combout(\Slave_0|RREADY_S~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RREADY_S~1 .lut_mask = 16'h0200;
defparam \Slave_0|RREADY_S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N30
cycloneive_lcell_comb \Slave_0|RREADY_S~2 (
// Equation(s):
// \Slave_0|RREADY_S~2_combout  = (!\Slave_0|state.READ~q  & (\Master_0|WideOr1~combout  & \Slave_0|RREADY_S~1_combout ))

	.dataa(\Slave_0|state.READ~q ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Slave_0|RREADY_S~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Slave_0|RREADY_S~2_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RREADY_S~2 .lut_mask = 16'h4040;
defparam \Slave_0|RREADY_S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y40_N31
dffeas \Slave_0|RREADY_S (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RREADY_S~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RREADY_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RREADY_S .is_wysiwyg = "true";
defparam \Slave_0|RREADY_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N12
cycloneive_lcell_comb \Master_0|next_state~0 (
// Equation(s):
// \Master_0|next_state~0_combout  = (\Slave_0|RREADY_S~1_combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RREADY_S~q ))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RREADY_S~q ))))

	.dataa(\Slave_0|RREADY_S~1_combout ),
	.datab(\Slave_1|RREADY_S~q ),
	.datac(\Slave_0|RREADY_S~q ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Master_0|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state~0 .lut_mask = 16'hA088;
defparam \Master_0|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[0]~11 (
// Equation(s):
// \Master_0|layer1_wrt_addr[0]~11_combout  = \Master_0|layer1_wrt_addr [0] $ (\Master_0|state.SAVE_TO_LAYER1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|layer1_wrt_addr [0]),
	.datad(\Master_0|state.SAVE_TO_LAYER1~q ),
	.cin(gnd),
	.combout(\Master_0|layer1_wrt_addr[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[0]~11 .lut_mask = 16'h0FF0;
defparam \Master_0|layer1_wrt_addr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N27
dffeas \Master_0|layer1_wrt_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer1_wrt_addr[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[0] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N2
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[1]~12 (
// Equation(s):
// \Master_0|layer1_wrt_addr[1]~12_combout  = (\Master_0|layer1_wrt_addr [0] & (\Master_0|layer1_wrt_addr [1] $ (VCC))) # (!\Master_0|layer1_wrt_addr [0] & (\Master_0|layer1_wrt_addr [1] & VCC))
// \Master_0|layer1_wrt_addr[1]~13  = CARRY((\Master_0|layer1_wrt_addr [0] & \Master_0|layer1_wrt_addr [1]))

	.dataa(\Master_0|layer1_wrt_addr [0]),
	.datab(\Master_0|layer1_wrt_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|layer1_wrt_addr[1]~12_combout ),
	.cout(\Master_0|layer1_wrt_addr[1]~13 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[1]~12 .lut_mask = 16'h6688;
defparam \Master_0|layer1_wrt_addr[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N3
dffeas \Master_0|layer1_wrt_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer1_wrt_addr[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[1] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N4
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[2]~14 (
// Equation(s):
// \Master_0|layer1_wrt_addr[2]~14_combout  = (\Master_0|layer1_wrt_addr [2] & (!\Master_0|layer1_wrt_addr[1]~13 )) # (!\Master_0|layer1_wrt_addr [2] & ((\Master_0|layer1_wrt_addr[1]~13 ) # (GND)))
// \Master_0|layer1_wrt_addr[2]~15  = CARRY((!\Master_0|layer1_wrt_addr[1]~13 ) # (!\Master_0|layer1_wrt_addr [2]))

	.dataa(gnd),
	.datab(\Master_0|layer1_wrt_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|layer1_wrt_addr[1]~13 ),
	.combout(\Master_0|layer1_wrt_addr[2]~14_combout ),
	.cout(\Master_0|layer1_wrt_addr[2]~15 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[2]~14 .lut_mask = 16'h3C3F;
defparam \Master_0|layer1_wrt_addr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N5
dffeas \Master_0|layer1_wrt_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer1_wrt_addr[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[2] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N6
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[3]~16 (
// Equation(s):
// \Master_0|layer1_wrt_addr[3]~16_combout  = (\Master_0|layer1_wrt_addr [3] & (\Master_0|layer1_wrt_addr[2]~15  $ (GND))) # (!\Master_0|layer1_wrt_addr [3] & (!\Master_0|layer1_wrt_addr[2]~15  & VCC))
// \Master_0|layer1_wrt_addr[3]~17  = CARRY((\Master_0|layer1_wrt_addr [3] & !\Master_0|layer1_wrt_addr[2]~15 ))

	.dataa(gnd),
	.datab(\Master_0|layer1_wrt_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|layer1_wrt_addr[2]~15 ),
	.combout(\Master_0|layer1_wrt_addr[3]~16_combout ),
	.cout(\Master_0|layer1_wrt_addr[3]~17 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[3]~16 .lut_mask = 16'hC30C;
defparam \Master_0|layer1_wrt_addr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N7
dffeas \Master_0|layer1_wrt_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer1_wrt_addr[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[3] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N8
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[4]~18 (
// Equation(s):
// \Master_0|layer1_wrt_addr[4]~18_combout  = (\Master_0|layer1_wrt_addr [4] & (!\Master_0|layer1_wrt_addr[3]~17 )) # (!\Master_0|layer1_wrt_addr [4] & ((\Master_0|layer1_wrt_addr[3]~17 ) # (GND)))
// \Master_0|layer1_wrt_addr[4]~19  = CARRY((!\Master_0|layer1_wrt_addr[3]~17 ) # (!\Master_0|layer1_wrt_addr [4]))

	.dataa(gnd),
	.datab(\Master_0|layer1_wrt_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|layer1_wrt_addr[3]~17 ),
	.combout(\Master_0|layer1_wrt_addr[4]~18_combout ),
	.cout(\Master_0|layer1_wrt_addr[4]~19 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[4]~18 .lut_mask = 16'h3C3F;
defparam \Master_0|layer1_wrt_addr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N27
dffeas \Master_0|layer1_wrt_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|layer1_wrt_addr[4]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[4] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N10
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[5]~20 (
// Equation(s):
// \Master_0|layer1_wrt_addr[5]~20_combout  = (\Master_0|layer1_wrt_addr [5] & (\Master_0|layer1_wrt_addr[4]~19  $ (GND))) # (!\Master_0|layer1_wrt_addr [5] & (!\Master_0|layer1_wrt_addr[4]~19  & VCC))
// \Master_0|layer1_wrt_addr[5]~21  = CARRY((\Master_0|layer1_wrt_addr [5] & !\Master_0|layer1_wrt_addr[4]~19 ))

	.dataa(gnd),
	.datab(\Master_0|layer1_wrt_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|layer1_wrt_addr[4]~19 ),
	.combout(\Master_0|layer1_wrt_addr[5]~20_combout ),
	.cout(\Master_0|layer1_wrt_addr[5]~21 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[5]~20 .lut_mask = 16'hC30C;
defparam \Master_0|layer1_wrt_addr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N11
dffeas \Master_0|layer1_wrt_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer1_wrt_addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[5] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N12
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[6]~22 (
// Equation(s):
// \Master_0|layer1_wrt_addr[6]~22_combout  = (\Master_0|layer1_wrt_addr [6] & (!\Master_0|layer1_wrt_addr[5]~21 )) # (!\Master_0|layer1_wrt_addr [6] & ((\Master_0|layer1_wrt_addr[5]~21 ) # (GND)))
// \Master_0|layer1_wrt_addr[6]~23  = CARRY((!\Master_0|layer1_wrt_addr[5]~21 ) # (!\Master_0|layer1_wrt_addr [6]))

	.dataa(\Master_0|layer1_wrt_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|layer1_wrt_addr[5]~21 ),
	.combout(\Master_0|layer1_wrt_addr[6]~22_combout ),
	.cout(\Master_0|layer1_wrt_addr[6]~23 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[6]~22 .lut_mask = 16'h5A5F;
defparam \Master_0|layer1_wrt_addr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N13
dffeas \Master_0|layer1_wrt_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer1_wrt_addr[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[6] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N14
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[7]~24 (
// Equation(s):
// \Master_0|layer1_wrt_addr[7]~24_combout  = (\Master_0|layer1_wrt_addr [7] & (\Master_0|layer1_wrt_addr[6]~23  $ (GND))) # (!\Master_0|layer1_wrt_addr [7] & (!\Master_0|layer1_wrt_addr[6]~23  & VCC))
// \Master_0|layer1_wrt_addr[7]~25  = CARRY((\Master_0|layer1_wrt_addr [7] & !\Master_0|layer1_wrt_addr[6]~23 ))

	.dataa(\Master_0|layer1_wrt_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|layer1_wrt_addr[6]~23 ),
	.combout(\Master_0|layer1_wrt_addr[7]~24_combout ),
	.cout(\Master_0|layer1_wrt_addr[7]~25 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[7]~24 .lut_mask = 16'hA50A;
defparam \Master_0|layer1_wrt_addr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y40_N9
dffeas \Master_0|layer1_wrt_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|layer1_wrt_addr[7]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[7] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N26
cycloneive_lcell_comb \Master_0|Equal4~1 (
// Equation(s):
// \Master_0|Equal4~1_combout  = (\Master_0|layer1_wrt_addr [6] & (\Master_0|layer1_wrt_addr [4] & (\Master_0|layer1_wrt_addr [7] & \Master_0|layer1_wrt_addr [5])))

	.dataa(\Master_0|layer1_wrt_addr [6]),
	.datab(\Master_0|layer1_wrt_addr [4]),
	.datac(\Master_0|layer1_wrt_addr [7]),
	.datad(\Master_0|layer1_wrt_addr [5]),
	.cin(gnd),
	.combout(\Master_0|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal4~1 .lut_mask = 16'h8000;
defparam \Master_0|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
cycloneive_lcell_comb \Master_0|Equal4~0 (
// Equation(s):
// \Master_0|Equal4~0_combout  = (\Master_0|layer1_wrt_addr [3] & (\Master_0|layer1_wrt_addr [1] & (\Master_0|layer1_wrt_addr [0] & \Master_0|layer1_wrt_addr [2])))

	.dataa(\Master_0|layer1_wrt_addr [3]),
	.datab(\Master_0|layer1_wrt_addr [1]),
	.datac(\Master_0|layer1_wrt_addr [0]),
	.datad(\Master_0|layer1_wrt_addr [2]),
	.cin(gnd),
	.combout(\Master_0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal4~0 .lut_mask = 16'h8000;
defparam \Master_0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N16
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[8]~26 (
// Equation(s):
// \Master_0|layer1_wrt_addr[8]~26_combout  = (\Master_0|layer1_wrt_addr [8] & (!\Master_0|layer1_wrt_addr[7]~25 )) # (!\Master_0|layer1_wrt_addr [8] & ((\Master_0|layer1_wrt_addr[7]~25 ) # (GND)))
// \Master_0|layer1_wrt_addr[8]~27  = CARRY((!\Master_0|layer1_wrt_addr[7]~25 ) # (!\Master_0|layer1_wrt_addr [8]))

	.dataa(\Master_0|layer1_wrt_addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|layer1_wrt_addr[7]~25 ),
	.combout(\Master_0|layer1_wrt_addr[8]~26_combout ),
	.cout(\Master_0|layer1_wrt_addr[8]~27 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[8]~26 .lut_mask = 16'h5A5F;
defparam \Master_0|layer1_wrt_addr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N28
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[8]~feeder (
// Equation(s):
// \Master_0|layer1_wrt_addr[8]~feeder_combout  = \Master_0|layer1_wrt_addr[8]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|layer1_wrt_addr[8]~26_combout ),
	.cin(gnd),
	.combout(\Master_0|layer1_wrt_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|layer1_wrt_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N29
dffeas \Master_0|layer1_wrt_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer1_wrt_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[8] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N18
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[9]~28 (
// Equation(s):
// \Master_0|layer1_wrt_addr[9]~28_combout  = (\Master_0|layer1_wrt_addr [9] & (\Master_0|layer1_wrt_addr[8]~27  $ (GND))) # (!\Master_0|layer1_wrt_addr [9] & (!\Master_0|layer1_wrt_addr[8]~27  & VCC))
// \Master_0|layer1_wrt_addr[9]~29  = CARRY((\Master_0|layer1_wrt_addr [9] & !\Master_0|layer1_wrt_addr[8]~27 ))

	.dataa(gnd),
	.datab(\Master_0|layer1_wrt_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|layer1_wrt_addr[8]~27 ),
	.combout(\Master_0|layer1_wrt_addr[9]~28_combout ),
	.cout(\Master_0|layer1_wrt_addr[9]~29 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[9]~28 .lut_mask = 16'hC30C;
defparam \Master_0|layer1_wrt_addr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N19
dffeas \Master_0|layer1_wrt_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer1_wrt_addr[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[9] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N20
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[10]~30 (
// Equation(s):
// \Master_0|layer1_wrt_addr[10]~30_combout  = (\Master_0|layer1_wrt_addr [10] & (!\Master_0|layer1_wrt_addr[9]~29 )) # (!\Master_0|layer1_wrt_addr [10] & ((\Master_0|layer1_wrt_addr[9]~29 ) # (GND)))
// \Master_0|layer1_wrt_addr[10]~31  = CARRY((!\Master_0|layer1_wrt_addr[9]~29 ) # (!\Master_0|layer1_wrt_addr [10]))

	.dataa(\Master_0|layer1_wrt_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|layer1_wrt_addr[9]~29 ),
	.combout(\Master_0|layer1_wrt_addr[10]~30_combout ),
	.cout(\Master_0|layer1_wrt_addr[10]~31 ));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[10]~30 .lut_mask = 16'h5A5F;
defparam \Master_0|layer1_wrt_addr[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N11
dffeas \Master_0|layer1_wrt_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|layer1_wrt_addr[10]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[10] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N22
cycloneive_lcell_comb \Master_0|layer1_wrt_addr[11]~32 (
// Equation(s):
// \Master_0|layer1_wrt_addr[11]~32_combout  = \Master_0|layer1_wrt_addr[10]~31  $ (!\Master_0|layer1_wrt_addr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|layer1_wrt_addr [11]),
	.cin(\Master_0|layer1_wrt_addr[10]~31 ),
	.combout(\Master_0|layer1_wrt_addr[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[11]~32 .lut_mask = 16'hF00F;
defparam \Master_0|layer1_wrt_addr[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N23
dffeas \Master_0|layer1_wrt_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer1_wrt_addr[11]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.SAVE_TO_LAYER1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer1_wrt_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer1_wrt_addr[11] .is_wysiwyg = "true";
defparam \Master_0|layer1_wrt_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N0
cycloneive_lcell_comb \Master_0|Equal4~2 (
// Equation(s):
// \Master_0|Equal4~2_combout  = (!\Master_0|layer1_wrt_addr [10] & (!\Master_0|layer1_wrt_addr [11] & (\Master_0|layer1_wrt_addr [8] & \Master_0|layer1_wrt_addr [9])))

	.dataa(\Master_0|layer1_wrt_addr [10]),
	.datab(\Master_0|layer1_wrt_addr [11]),
	.datac(\Master_0|layer1_wrt_addr [8]),
	.datad(\Master_0|layer1_wrt_addr [9]),
	.cin(gnd),
	.combout(\Master_0|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal4~2 .lut_mask = 16'h1000;
defparam \Master_0|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N12
cycloneive_lcell_comb \Master_0|Equal4~3 (
// Equation(s):
// \Master_0|Equal4~3_combout  = (\Master_0|Equal4~1_combout  & (\Master_0|Equal4~0_combout  & \Master_0|Equal4~2_combout ))

	.dataa(\Master_0|Equal4~1_combout ),
	.datab(gnd),
	.datac(\Master_0|Equal4~0_combout ),
	.datad(\Master_0|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal4~3 .lut_mask = 16'hA000;
defparam \Master_0|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
cycloneive_lcell_comb \Master_0|Selector16~0 (
// Equation(s):
// \Master_0|Selector16~0_combout  = (\Master_0|state.WAIT_LAYER0_READ_READY~q  & (((!\Master_0|Equal4~3_combout  & \Master_0|state.SAVE_TO_LAYER1~q )) # (!\Master_0|next_state~0_combout ))) # (!\Master_0|state.WAIT_LAYER0_READ_READY~q  & 
// (((!\Master_0|Equal4~3_combout  & \Master_0|state.SAVE_TO_LAYER1~q ))))

	.dataa(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datab(\Master_0|next_state~0_combout ),
	.datac(\Master_0|Equal4~3_combout ),
	.datad(\Master_0|state.SAVE_TO_LAYER1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector16~0 .lut_mask = 16'h2F22;
defparam \Master_0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneive_lcell_comb \Master_0|Selector16~2 (
// Equation(s):
// \Master_0|Selector16~2_combout  = (\Master_0|Selector16~1_combout ) # ((\Master_0|Selector16~0_combout ) # ((\Master_0|state.SAVE_TO_LAYER0~q  & \Master_0|Equal2~3_combout )))

	.dataa(\Master_0|state.SAVE_TO_LAYER0~q ),
	.datab(\Master_0|Equal2~3_combout ),
	.datac(\Master_0|Selector16~1_combout ),
	.datad(\Master_0|Selector16~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector16~2 .lut_mask = 16'hFFF8;
defparam \Master_0|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N13
dffeas \Master_0|state.WAIT_LAYER0_READ_READY (
	.clk(\clk~input_o ),
	.d(\Master_0|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT_LAYER0_READ_READY .is_wysiwyg = "true";
defparam \Master_0|state.WAIT_LAYER0_READ_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N26
cycloneive_lcell_comb \u_BUS|RVALID_S1~2 (
// Equation(s):
// \u_BUS|RVALID_S1~2_combout  = (\u_BUS|Equal1~0_combout  & ((\Master_0|state.WAIT_LAYER0_READ_READY~q ) # (\Master_0|state.WAIT_ROM_READ_READY~q )))

	.dataa(gnd),
	.datab(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datac(\u_BUS|Equal1~0_combout ),
	.datad(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.cin(gnd),
	.combout(\u_BUS|RVALID_S1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RVALID_S1~2 .lut_mask = 16'hF0C0;
defparam \u_BUS|RVALID_S1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N22
cycloneive_lcell_comb \Slave_1|beat_cnt[1]~2 (
// Equation(s):
// \Slave_1|beat_cnt[1]~2_combout  = (!\Slave_1|Equal0~0_combout  & (\Slave_1|state.IDLE~q  & (\Slave_1|beat_cnt [0] $ (\Slave_1|beat_cnt [1]))))

	.dataa(\Slave_1|Equal0~0_combout ),
	.datab(\Slave_1|beat_cnt [0]),
	.datac(\Slave_1|beat_cnt [1]),
	.datad(\Slave_1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_1|beat_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|beat_cnt[1]~2 .lut_mask = 16'h1400;
defparam \Slave_1|beat_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N23
dffeas \Slave_1|beat_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|beat_cnt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|beat_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|beat_cnt[1] .is_wysiwyg = "true";
defparam \Slave_1|beat_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N16
cycloneive_lcell_comb \Slave_1|Add1~1 (
// Equation(s):
// \Slave_1|Add1~1_combout  = \Slave_1|beat_cnt [2] $ (((\Slave_1|beat_cnt [0] & \Slave_1|beat_cnt [1])))

	.dataa(gnd),
	.datab(\Slave_1|beat_cnt [0]),
	.datac(\Slave_1|beat_cnt [1]),
	.datad(\Slave_1|beat_cnt [2]),
	.cin(gnd),
	.combout(\Slave_1|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add1~1 .lut_mask = 16'h3FC0;
defparam \Slave_1|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N4
cycloneive_lcell_comb \Slave_1|beat_cnt[2]~1 (
// Equation(s):
// \Slave_1|beat_cnt[2]~1_combout  = (!\Slave_1|Equal0~0_combout  & (\Slave_1|Add1~1_combout  & \Slave_1|state.IDLE~q ))

	.dataa(\Slave_1|Equal0~0_combout ),
	.datab(\Slave_1|Add1~1_combout ),
	.datac(gnd),
	.datad(\Slave_1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_1|beat_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|beat_cnt[2]~1 .lut_mask = 16'h4400;
defparam \Slave_1|beat_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N5
dffeas \Slave_1|beat_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|beat_cnt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|beat_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|beat_cnt[2] .is_wysiwyg = "true";
defparam \Slave_1|beat_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N0
cycloneive_lcell_comb \Slave_1|beat_cnt~3 (
// Equation(s):
// \Slave_1|beat_cnt~3_combout  = (!\Slave_1|beat_cnt [0] & ((\Slave_1|beat_cnt [3]) # ((\Slave_1|beat_cnt [1]) # (\Slave_1|beat_cnt [2]))))

	.dataa(\Slave_1|beat_cnt [3]),
	.datab(\Slave_1|beat_cnt [1]),
	.datac(\Slave_1|beat_cnt [0]),
	.datad(\Slave_1|beat_cnt [2]),
	.cin(gnd),
	.combout(\Slave_1|beat_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|beat_cnt~3 .lut_mask = 16'h0F0E;
defparam \Slave_1|beat_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N1
dffeas \Slave_1|beat_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|beat_cnt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Slave_1|state.IDLE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|beat_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|beat_cnt[0] .is_wysiwyg = "true";
defparam \Slave_1|beat_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N10
cycloneive_lcell_comb \Slave_1|Add1~0 (
// Equation(s):
// \Slave_1|Add1~0_combout  = \Slave_1|beat_cnt [3] $ (((\Slave_1|beat_cnt [0] & (\Slave_1|beat_cnt [1] & \Slave_1|beat_cnt [2]))))

	.dataa(\Slave_1|beat_cnt [0]),
	.datab(\Slave_1|beat_cnt [3]),
	.datac(\Slave_1|beat_cnt [1]),
	.datad(\Slave_1|beat_cnt [2]),
	.cin(gnd),
	.combout(\Slave_1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add1~0 .lut_mask = 16'h6CCC;
defparam \Slave_1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N6
cycloneive_lcell_comb \Slave_1|beat_cnt[3]~0 (
// Equation(s):
// \Slave_1|beat_cnt[3]~0_combout  = (\Slave_1|Add1~0_combout  & (!\Slave_1|Equal0~0_combout  & \Slave_1|state.IDLE~q ))

	.dataa(\Slave_1|Add1~0_combout ),
	.datab(gnd),
	.datac(\Slave_1|Equal0~0_combout ),
	.datad(\Slave_1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_1|beat_cnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|beat_cnt[3]~0 .lut_mask = 16'h0A00;
defparam \Slave_1|beat_cnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N7
dffeas \Slave_1|beat_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|beat_cnt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|beat_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|beat_cnt[3] .is_wysiwyg = "true";
defparam \Slave_1|beat_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N28
cycloneive_lcell_comb \Slave_1|Equal0~0 (
// Equation(s):
// \Slave_1|Equal0~0_combout  = (!\Slave_1|beat_cnt [3] & (!\Slave_1|beat_cnt [0] & (!\Slave_1|beat_cnt [1] & !\Slave_1|beat_cnt [2])))

	.dataa(\Slave_1|beat_cnt [3]),
	.datab(\Slave_1|beat_cnt [0]),
	.datac(\Slave_1|beat_cnt [1]),
	.datad(\Slave_1|beat_cnt [2]),
	.cin(gnd),
	.combout(\Slave_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Equal0~0 .lut_mask = 16'h0001;
defparam \Slave_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N14
cycloneive_lcell_comb \Slave_1|Selector1~0 (
// Equation(s):
// \Slave_1|Selector1~0_combout  = (\u_BUS|RVALID_S1~2_combout  & (((!\Slave_1|Equal0~0_combout  & \Slave_1|state.READ~q )) # (!\Slave_1|state.IDLE~q ))) # (!\u_BUS|RVALID_S1~2_combout  & (!\Slave_1|Equal0~0_combout  & (\Slave_1|state.READ~q )))

	.dataa(\u_BUS|RVALID_S1~2_combout ),
	.datab(\Slave_1|Equal0~0_combout ),
	.datac(\Slave_1|state.READ~q ),
	.datad(\Slave_1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector1~0 .lut_mask = 16'h30BA;
defparam \Slave_1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N15
dffeas \Slave_1|state.READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.READ .is_wysiwyg = "true";
defparam \Slave_1|state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \Master_0|WideNor0~0 (
// Equation(s):
// \Master_0|WideNor0~0_combout  = ((\Master_0|state.DONE~q ) # (\Master_0|state.MAXPOOLING~q )) # (!\Master_0|state.IDLE~q )

	.dataa(\Master_0|state.IDLE~q ),
	.datab(\Master_0|state.DONE~q ),
	.datac(\Master_0|state.MAXPOOLING~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor0~0 .lut_mask = 16'hFDFD;
defparam \Master_0|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N22
cycloneive_lcell_comb \u_BUS|WLAST_S1~0 (
// Equation(s):
// \u_BUS|WLAST_S1~0_combout  = (\Master_0|state.SAVE_TO_LAYER1~q ) # (\Master_0|state.SAVE_TO_LAYER0~q )

	.dataa(gnd),
	.datab(\Master_0|state.SAVE_TO_LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|state.SAVE_TO_LAYER0~q ),
	.cin(gnd),
	.combout(\u_BUS|WLAST_S1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WLAST_S1~0 .lut_mask = 16'hFFCC;
defparam \u_BUS|WLAST_S1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
cycloneive_lcell_comb \u_BUS|WLAST_S1~1 (
// Equation(s):
// \u_BUS|WLAST_S1~1_combout  = (!\Master_0|WideNor0~0_combout  & (!\Master_0|WideOr0~combout  & (!\Master_0|WideOr1~combout  & \u_BUS|WLAST_S1~0_combout )))

	.dataa(\Master_0|WideNor0~0_combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Master_0|WideOr1~combout ),
	.datad(\u_BUS|WLAST_S1~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|WLAST_S1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WLAST_S1~1 .lut_mask = 16'h0100;
defparam \u_BUS|WLAST_S1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N8
cycloneive_lcell_comb \Slave_1|Selector0~0 (
// Equation(s):
// \Slave_1|Selector0~0_combout  = (\Slave_1|state.IDLE~q  & ((\Slave_1|state.READ~q  & ((!\Slave_1|Equal0~0_combout ))) # (!\Slave_1|state.READ~q  & (!\u_BUS|WLAST_S1~1_combout ))))

	.dataa(\Slave_1|state.READ~q ),
	.datab(\u_BUS|WLAST_S1~1_combout ),
	.datac(\Slave_1|Equal0~0_combout ),
	.datad(\Slave_1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector0~0 .lut_mask = 16'h1B00;
defparam \Slave_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N2
cycloneive_lcell_comb \Slave_1|Selector0~1 (
// Equation(s):
// \Slave_1|Selector0~1_combout  = (\Slave_1|Selector0~0_combout ) # ((!\Slave_1|state.IDLE~q  & (\Slave_1|WREADY_S~0_combout  $ (!\u_BUS|RVALID_S1~2_combout ))))

	.dataa(\Slave_1|Selector0~0_combout ),
	.datab(\Slave_1|WREADY_S~0_combout ),
	.datac(\Slave_1|state.IDLE~q ),
	.datad(\u_BUS|RVALID_S1~2_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector0~1 .lut_mask = 16'hAEAB;
defparam \Slave_1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N3
dffeas \Slave_1|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.IDLE .is_wysiwyg = "true";
defparam \Slave_1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N30
cycloneive_lcell_comb \Slave_1|Selector8~0 (
// Equation(s):
// \Slave_1|Selector8~0_combout  = (!\Slave_1|state.IDLE~q  & (\u_BUS|RVALID_S1~2_combout  $ (((\Slave_1|RREADY_S~q  & !\Slave_1|WREADY_S~0_combout )))))

	.dataa(\Slave_1|RREADY_S~q ),
	.datab(\Slave_1|state.IDLE~q ),
	.datac(\u_BUS|RVALID_S1~2_combout ),
	.datad(\Slave_1|WREADY_S~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector8~0 .lut_mask = 16'h3012;
defparam \Slave_1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N20
cycloneive_lcell_comb \Slave_1|Selector2~0 (
// Equation(s):
// \Slave_1|Selector2~0_combout  = (\u_BUS|WLAST_S1~1_combout  & (!\Slave_1|WREADY_S~0_combout  & ((!\Slave_1|state.IDLE~q )))) # (!\u_BUS|WLAST_S1~1_combout  & ((\Slave_1|state.WRITE~q ) # ((!\Slave_1|WREADY_S~0_combout  & !\Slave_1|state.IDLE~q ))))

	.dataa(\u_BUS|WLAST_S1~1_combout ),
	.datab(\Slave_1|WREADY_S~0_combout ),
	.datac(\Slave_1|state.WRITE~q ),
	.datad(\Slave_1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector2~0 .lut_mask = 16'h5073;
defparam \Slave_1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N21
dffeas \Slave_1|state.WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.WRITE .is_wysiwyg = "true";
defparam \Slave_1|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N18
cycloneive_lcell_comb \Slave_1|Selector8~1 (
// Equation(s):
// \Slave_1|Selector8~1_combout  = (\Slave_1|Selector8~0_combout ) # ((\Slave_1|RREADY_S~q  & \Slave_1|state.WRITE~q ))

	.dataa(gnd),
	.datab(\Slave_1|Selector8~0_combout ),
	.datac(\Slave_1|RREADY_S~q ),
	.datad(\Slave_1|state.WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector8~1 .lut_mask = 16'hFCCC;
defparam \Slave_1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N19
dffeas \Slave_1|RREADY_S (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RREADY_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RREADY_S .is_wysiwyg = "true";
defparam \Slave_1|RREADY_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N16
cycloneive_lcell_comb \Master_0|next_state.LOAD_FROM_LAYER0~0 (
// Equation(s):
// \Master_0|next_state.LOAD_FROM_LAYER0~0_combout  = (\Slave_1|RREADY_S~q  & \Master_0|state.WAIT_LAYER0_READ_READY~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Slave_1|RREADY_S~q ),
	.datad(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.cin(gnd),
	.combout(\Master_0|next_state.LOAD_FROM_LAYER0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state.LOAD_FROM_LAYER0~0 .lut_mask = 16'hF000;
defparam \Master_0|next_state.LOAD_FROM_LAYER0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y38_N17
dffeas \Master_0|state.LOAD_FROM_LAYER0 (
	.clk(\clk~input_o ),
	.d(\Master_0|next_state.LOAD_FROM_LAYER0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.LOAD_FROM_LAYER0 .is_wysiwyg = "true";
defparam \Master_0|state.LOAD_FROM_LAYER0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N16
cycloneive_lcell_comb \Master_0|pool_read_cnt~0 (
// Equation(s):
// \Master_0|pool_read_cnt~0_combout  = (\Master_0|state.LOAD_FROM_LAYER0~q  & !\Master_0|pool_read_cnt [0])

	.dataa(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|pool_read_cnt [0]),
	.cin(gnd),
	.combout(\Master_0|pool_read_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_read_cnt~0 .lut_mask = 16'h00AA;
defparam \Master_0|pool_read_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y37_N15
dffeas \Master_0|pool_read_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|pool_read_cnt~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_read_cnt[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_read_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_read_cnt[0] .is_wysiwyg = "true";
defparam \Master_0|pool_read_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N20
cycloneive_lcell_comb \Master_0|next_state.MAXPOOLING~0 (
// Equation(s):
// \Master_0|next_state.MAXPOOLING~0_combout  = (\Master_0|pool_read_cnt [0] & (\Master_0|state.LOAD_FROM_LAYER0~q  & \Master_0|pool_read_cnt [1]))

	.dataa(\Master_0|pool_read_cnt [0]),
	.datab(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.datac(\Master_0|pool_read_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|next_state.MAXPOOLING~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state.MAXPOOLING~0 .lut_mask = 16'h8080;
defparam \Master_0|next_state.MAXPOOLING~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y38_N21
dffeas \Master_0|state.MAXPOOLING (
	.clk(\clk~input_o ),
	.d(\Master_0|next_state.MAXPOOLING~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.MAXPOOLING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.MAXPOOLING .is_wysiwyg = "true";
defparam \Master_0|state.MAXPOOLING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N10
cycloneive_lcell_comb \Master_0|WideOr0~1 (
// Equation(s):
// \Master_0|WideOr0~1_combout  = (\Master_0|state.IDLE~q  & (!\Master_0|state.MAXPOOLING~q  & (!\Master_0|state.PROCESS~q  & !\Master_0|state.DONE~q )))

	.dataa(\Master_0|state.IDLE~q ),
	.datab(\Master_0|state.MAXPOOLING~q ),
	.datac(\Master_0|state.PROCESS~q ),
	.datad(\Master_0|state.DONE~q ),
	.cin(gnd),
	.combout(\Master_0|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr0~1 .lut_mask = 16'h0002;
defparam \Master_0|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N28
cycloneive_lcell_comb \Master_0|WideOr0 (
// Equation(s):
// \Master_0|WideOr0~combout  = (\Master_0|state.WAIT_LAYER1_WRITE_READY~q ) # ((\Master_0|state.SAVE_TO_LAYER1~q ) # (!\Master_0|WideOr0~1_combout ))

	.dataa(gnd),
	.datab(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datac(\Master_0|state.SAVE_TO_LAYER1~q ),
	.datad(\Master_0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\Master_0|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr0 .lut_mask = 16'hFCFF;
defparam \Master_0|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N2
cycloneive_lcell_comb \Master_0|kernel_cnt~0 (
// Equation(s):
// \Master_0|kernel_cnt~0_combout  = (\Master_0|state.LOAD_FROM_ROM~q  & !\Master_0|kernel_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.LOAD_FROM_ROM~q ),
	.datad(\Master_0|kernel_cnt [0]),
	.cin(gnd),
	.combout(\Master_0|kernel_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel_cnt~0 .lut_mask = 16'h00F0;
defparam \Master_0|kernel_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N28
cycloneive_lcell_comb \Master_0|kernel_cnt[0]~feeder (
// Equation(s):
// \Master_0|kernel_cnt[0]~feeder_combout  = \Master_0|kernel_cnt~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel_cnt~0_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel_cnt[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel_cnt[0]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|kernel_cnt[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N24
cycloneive_lcell_comb \Master_0|kernel_cnt[3]~1 (
// Equation(s):
// \Master_0|kernel_cnt[3]~1_combout  = (!\Master_0|state.WAIT_ROM_READ_READY~q  & ((\Master_0|state.LOAD_FROM_ROM~q ) # (\Master_0|state.PROCESS~q )))

	.dataa(gnd),
	.datab(\Master_0|state.LOAD_FROM_ROM~q ),
	.datac(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.datad(\Master_0|state.PROCESS~q ),
	.cin(gnd),
	.combout(\Master_0|kernel_cnt[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel_cnt[3]~1 .lut_mask = 16'h0F0C;
defparam \Master_0|kernel_cnt[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N29
dffeas \Master_0|kernel_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|kernel_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_cnt[0] .is_wysiwyg = "true";
defparam \Master_0|kernel_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N20
cycloneive_lcell_comb \Master_0|Add20~0 (
// Equation(s):
// \Master_0|Add20~0_combout  = \Master_0|kernel_cnt [1] $ (\Master_0|kernel_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|kernel_cnt [1]),
	.datad(\Master_0|kernel_cnt [0]),
	.cin(gnd),
	.combout(\Master_0|Add20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add20~0 .lut_mask = 16'h0FF0;
defparam \Master_0|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N21
dffeas \Master_0|kernel_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add20~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|state.LOAD_FROM_ROM~q ),
	.sload(gnd),
	.ena(\Master_0|kernel_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_cnt[1] .is_wysiwyg = "true";
defparam \Master_0|kernel_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N2
cycloneive_lcell_comb \Master_0|Add20~1 (
// Equation(s):
// \Master_0|Add20~1_combout  = \Master_0|kernel_cnt [2] $ (((\Master_0|kernel_cnt [1] & \Master_0|kernel_cnt [0])))

	.dataa(\Master_0|kernel_cnt [1]),
	.datab(\Master_0|kernel_cnt [0]),
	.datac(\Master_0|kernel_cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Add20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add20~1 .lut_mask = 16'h7878;
defparam \Master_0|Add20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N3
dffeas \Master_0|kernel_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add20~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|state.LOAD_FROM_ROM~q ),
	.sload(gnd),
	.ena(\Master_0|kernel_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_cnt[2] .is_wysiwyg = "true";
defparam \Master_0|kernel_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N4
cycloneive_lcell_comb \Master_0|Add20~2 (
// Equation(s):
// \Master_0|Add20~2_combout  = \Master_0|kernel_cnt [3] $ (((\Master_0|kernel_cnt [2] & (\Master_0|kernel_cnt [0] & \Master_0|kernel_cnt [1]))))

	.dataa(\Master_0|kernel_cnt [2]),
	.datab(\Master_0|kernel_cnt [0]),
	.datac(\Master_0|kernel_cnt [3]),
	.datad(\Master_0|kernel_cnt [1]),
	.cin(gnd),
	.combout(\Master_0|Add20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add20~2 .lut_mask = 16'h78F0;
defparam \Master_0|Add20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N5
dffeas \Master_0|kernel_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add20~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|state.LOAD_FROM_ROM~q ),
	.sload(gnd),
	.ena(\Master_0|kernel_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel_cnt[3] .is_wysiwyg = "true";
defparam \Master_0|kernel_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N22
cycloneive_lcell_comb \Master_0|Equal1~0 (
// Equation(s):
// \Master_0|Equal1~0_combout  = (\Master_0|kernel_cnt [3] & (!\Master_0|kernel_cnt [0] & (!\Master_0|kernel_cnt [2] & !\Master_0|kernel_cnt [1])))

	.dataa(\Master_0|kernel_cnt [3]),
	.datab(\Master_0|kernel_cnt [0]),
	.datac(\Master_0|kernel_cnt [2]),
	.datad(\Master_0|kernel_cnt [1]),
	.cin(gnd),
	.combout(\Master_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal1~0 .lut_mask = 16'h0002;
defparam \Master_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N20
cycloneive_lcell_comb \Master_0|Selector13~0 (
// Equation(s):
// \Master_0|Selector13~0_combout  = (!\Master_0|WideOr0~combout  & (\Master_0|state.LOAD_FROM_ROM~q  & (\Slave_0|RLAST_S~q  & !\Master_0|Equal1~0_combout )))

	.dataa(\Master_0|WideOr0~combout ),
	.datab(\Master_0|state.LOAD_FROM_ROM~q ),
	.datac(\Slave_0|RLAST_S~q ),
	.datad(\Master_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector13~0 .lut_mask = 16'h0040;
defparam \Master_0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N2
cycloneive_lcell_comb \Master_0|Selector13~1 (
// Equation(s):
// \Master_0|Selector13~1_combout  = ((\Master_0|state.SAVE_TO_LAYER0~q  & !\Master_0|Equal2~3_combout )) # (!\Master_0|state.IDLE~q )

	.dataa(\Master_0|state.SAVE_TO_LAYER0~q ),
	.datab(gnd),
	.datac(\Master_0|state.IDLE~q ),
	.datad(\Master_0|Equal2~3_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector13~1 .lut_mask = 16'h0FAF;
defparam \Master_0|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N30
cycloneive_lcell_comb \Master_0|Selector13~2 (
// Equation(s):
// \Master_0|Selector13~2_combout  = (\Master_0|Selector13~0_combout ) # ((\Master_0|Selector13~1_combout ) # ((!\Master_0|next_state~0_combout  & \Master_0|state.WAIT_ROM_READ_READY~q )))

	.dataa(\Master_0|Selector13~0_combout ),
	.datab(\Master_0|next_state~0_combout ),
	.datac(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.datad(\Master_0|Selector13~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector13~2 .lut_mask = 16'hFFBA;
defparam \Master_0|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y38_N31
dffeas \Master_0|state.WAIT_ROM_READ_READY (
	.clk(\clk~input_o ),
	.d(\Master_0|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT_ROM_READ_READY .is_wysiwyg = "true";
defparam \Master_0|state.WAIT_ROM_READ_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N6
cycloneive_lcell_comb \Master_0|WideOr1 (
// Equation(s):
// \Master_0|WideOr1~combout  = (\Master_0|state.WAIT_ROM_READ_READY~q ) # ((\Master_0|state.WAIT_LAYER1_WRITE_READY~q ) # ((\Master_0|state.LOAD_FROM_ROM~q ) # (\Master_0|state.SAVE_TO_LAYER1~q )))

	.dataa(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.datab(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datac(\Master_0|state.LOAD_FROM_ROM~q ),
	.datad(\Master_0|state.SAVE_TO_LAYER1~q ),
	.cin(gnd),
	.combout(\Master_0|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr1 .lut_mask = 16'hFFFE;
defparam \Master_0|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N28
cycloneive_lcell_comb \Slave_0|next_state.READ~0 (
// Equation(s):
// \Slave_0|next_state.READ~0_combout  = (\Slave_0|state.READ~q  & (((!\Slave_0|Equal0~0_combout )))) # (!\Slave_0|state.READ~q  & (\Master_0|WideOr1~combout  & ((\Slave_0|RREADY_S~1_combout ))))

	.dataa(\Slave_0|state.READ~q ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Slave_0|Equal0~0_combout ),
	.datad(\Slave_0|RREADY_S~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|next_state.READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|next_state.READ~0 .lut_mask = 16'h4E0A;
defparam \Slave_0|next_state.READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N26
cycloneive_lcell_comb \Slave_0|state.READ~feeder (
// Equation(s):
// \Slave_0|state.READ~feeder_combout  = \Slave_0|next_state.READ~0_combout 

	.dataa(gnd),
	.datab(\Slave_0|next_state.READ~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Slave_0|state.READ~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|state.READ~feeder .lut_mask = 16'hCCCC;
defparam \Slave_0|state.READ~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y40_N27
dffeas \Slave_0|state.READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|state.READ~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|state.READ .is_wysiwyg = "true";
defparam \Slave_0|state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N12
cycloneive_lcell_comb \Slave_0|beat_cnt[0]~3 (
// Equation(s):
// \Slave_0|beat_cnt[0]~3_combout  = (!\Slave_0|Equal0~0_combout  & (!\Slave_0|beat_cnt [0] & \Slave_0|state.READ~q ))

	.dataa(gnd),
	.datab(\Slave_0|Equal0~0_combout ),
	.datac(\Slave_0|beat_cnt [0]),
	.datad(\Slave_0|state.READ~q ),
	.cin(gnd),
	.combout(\Slave_0|beat_cnt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|beat_cnt[0]~3 .lut_mask = 16'h0300;
defparam \Slave_0|beat_cnt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N13
dffeas \Slave_0|beat_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|beat_cnt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|beat_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|beat_cnt[0] .is_wysiwyg = "true";
defparam \Slave_0|beat_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N22
cycloneive_lcell_comb \Slave_0|beat_cnt[1]~2 (
// Equation(s):
// \Slave_0|beat_cnt[1]~2_combout  = (!\Slave_0|Equal0~0_combout  & (\Slave_0|state.READ~q  & (\Slave_0|beat_cnt [0] $ (\Slave_0|beat_cnt [1]))))

	.dataa(\Slave_0|beat_cnt [0]),
	.datab(\Slave_0|Equal0~0_combout ),
	.datac(\Slave_0|beat_cnt [1]),
	.datad(\Slave_0|state.READ~q ),
	.cin(gnd),
	.combout(\Slave_0|beat_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|beat_cnt[1]~2 .lut_mask = 16'h1200;
defparam \Slave_0|beat_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N23
dffeas \Slave_0|beat_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|beat_cnt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|beat_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|beat_cnt[1] .is_wysiwyg = "true";
defparam \Slave_0|beat_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N10
cycloneive_lcell_comb \Slave_0|Add1~1 (
// Equation(s):
// \Slave_0|Add1~1_combout  = \Slave_0|beat_cnt [2] $ (((\Slave_0|beat_cnt [0] & \Slave_0|beat_cnt [1])))

	.dataa(\Slave_0|beat_cnt [0]),
	.datab(gnd),
	.datac(\Slave_0|beat_cnt [1]),
	.datad(\Slave_0|beat_cnt [2]),
	.cin(gnd),
	.combout(\Slave_0|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Add1~1 .lut_mask = 16'h5FA0;
defparam \Slave_0|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N28
cycloneive_lcell_comb \Slave_0|beat_cnt[2]~1 (
// Equation(s):
// \Slave_0|beat_cnt[2]~1_combout  = (\Slave_0|Add1~1_combout  & (!\Slave_0|Equal0~0_combout  & \Slave_0|state.READ~q ))

	.dataa(\Slave_0|Add1~1_combout ),
	.datab(\Slave_0|Equal0~0_combout ),
	.datac(gnd),
	.datad(\Slave_0|state.READ~q ),
	.cin(gnd),
	.combout(\Slave_0|beat_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|beat_cnt[2]~1 .lut_mask = 16'h2200;
defparam \Slave_0|beat_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N29
dffeas \Slave_0|beat_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|beat_cnt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|beat_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|beat_cnt[2] .is_wysiwyg = "true";
defparam \Slave_0|beat_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N4
cycloneive_lcell_comb \Slave_0|Add1~0 (
// Equation(s):
// \Slave_0|Add1~0_combout  = \Slave_0|beat_cnt [3] $ (((\Slave_0|beat_cnt [0] & (\Slave_0|beat_cnt [2] & \Slave_0|beat_cnt [1]))))

	.dataa(\Slave_0|beat_cnt [0]),
	.datab(\Slave_0|beat_cnt [2]),
	.datac(\Slave_0|beat_cnt [1]),
	.datad(\Slave_0|beat_cnt [3]),
	.cin(gnd),
	.combout(\Slave_0|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Add1~0 .lut_mask = 16'h7F80;
defparam \Slave_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N18
cycloneive_lcell_comb \Slave_0|beat_cnt[3]~0 (
// Equation(s):
// \Slave_0|beat_cnt[3]~0_combout  = (!\Slave_0|Equal0~0_combout  & (\Slave_0|Add1~0_combout  & \Slave_0|state.READ~q ))

	.dataa(gnd),
	.datab(\Slave_0|Equal0~0_combout ),
	.datac(\Slave_0|Add1~0_combout ),
	.datad(\Slave_0|state.READ~q ),
	.cin(gnd),
	.combout(\Slave_0|beat_cnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|beat_cnt[3]~0 .lut_mask = 16'h3000;
defparam \Slave_0|beat_cnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N19
dffeas \Slave_0|beat_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|beat_cnt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|beat_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|beat_cnt[3] .is_wysiwyg = "true";
defparam \Slave_0|beat_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N2
cycloneive_lcell_comb \Slave_0|Equal0~0 (
// Equation(s):
// \Slave_0|Equal0~0_combout  = (!\Slave_0|beat_cnt [0] & (!\Slave_0|beat_cnt [2] & (!\Slave_0|beat_cnt [1] & !\Slave_0|beat_cnt [3])))

	.dataa(\Slave_0|beat_cnt [0]),
	.datab(\Slave_0|beat_cnt [2]),
	.datac(\Slave_0|beat_cnt [1]),
	.datad(\Slave_0|beat_cnt [3]),
	.cin(gnd),
	.combout(\Slave_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Equal0~0 .lut_mask = 16'h0001;
defparam \Slave_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N0
cycloneive_lcell_comb \Slave_0|RLAST_S~0 (
// Equation(s):
// \Slave_0|RLAST_S~0_combout  = (\Slave_0|RLAST_S~q ) # (\Slave_0|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Slave_0|RLAST_S~q ),
	.datad(\Slave_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Slave_0|RLAST_S~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RLAST_S~0 .lut_mask = 16'hFFF0;
defparam \Slave_0|RLAST_S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N1
dffeas \Slave_0|RLAST_S (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RLAST_S~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Slave_0|state.READ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RLAST_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RLAST_S .is_wysiwyg = "true";
defparam \Slave_0|RLAST_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N8
cycloneive_lcell_comb \Master_0|Selector14~0 (
// Equation(s):
// \Master_0|Selector14~0_combout  = (\Master_0|state.LOAD_FROM_ROM~q  & (((\Master_0|state.WAIT_ROM_READ_READY~q  & \Slave_0|RREADY_S~q )) # (!\Slave_0|RLAST_S~q ))) # (!\Master_0|state.LOAD_FROM_ROM~q  & (((\Master_0|state.WAIT_ROM_READ_READY~q  & 
// \Slave_0|RREADY_S~q ))))

	.dataa(\Master_0|state.LOAD_FROM_ROM~q ),
	.datab(\Slave_0|RLAST_S~q ),
	.datac(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.datad(\Slave_0|RREADY_S~q ),
	.cin(gnd),
	.combout(\Master_0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector14~0 .lut_mask = 16'hF222;
defparam \Master_0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N8
cycloneive_lcell_comb \Master_0|state.LOAD_FROM_ROM~feeder (
// Equation(s):
// \Master_0|state.LOAD_FROM_ROM~feeder_combout  = \Master_0|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Selector14~0_combout ),
	.cin(gnd),
	.combout(\Master_0|state.LOAD_FROM_ROM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|state.LOAD_FROM_ROM~feeder .lut_mask = 16'hFF00;
defparam \Master_0|state.LOAD_FROM_ROM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N9
dffeas \Master_0|state.LOAD_FROM_ROM (
	.clk(\clk~input_o ),
	.d(\Master_0|state.LOAD_FROM_ROM~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.LOAD_FROM_ROM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.LOAD_FROM_ROM .is_wysiwyg = "true";
defparam \Master_0|state.LOAD_FROM_ROM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N30
cycloneive_lcell_comb \Master_0|next_state.PROCESS~0 (
// Equation(s):
// \Master_0|next_state.PROCESS~0_combout  = (\Master_0|state.LOAD_FROM_ROM~q  & (\Slave_0|RLAST_S~q  & \Master_0|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|state.LOAD_FROM_ROM~q ),
	.datac(\Slave_0|RLAST_S~q ),
	.datad(\Master_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|next_state.PROCESS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state.PROCESS~0 .lut_mask = 16'hC000;
defparam \Master_0|next_state.PROCESS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y38_N5
dffeas \Master_0|state.PROCESS (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\Master_0|next_state.PROCESS~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.PROCESS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.PROCESS .is_wysiwyg = "true";
defparam \Master_0|state.PROCESS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N6
cycloneive_lcell_comb \Master_0|Selector15~0 (
// Equation(s):
// \Master_0|Selector15~0_combout  = (\Master_0|state.PROCESS~q ) # ((\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & !\Slave_1|WREADY_S~q ))

	.dataa(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datab(\Master_0|state.PROCESS~q ),
	.datac(gnd),
	.datad(\Slave_1|WREADY_S~q ),
	.cin(gnd),
	.combout(\Master_0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector15~0 .lut_mask = 16'hCCEE;
defparam \Master_0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N28
cycloneive_lcell_comb \Master_0|state.WAIT_LAYER0_WRITE_READY~feeder (
// Equation(s):
// \Master_0|state.WAIT_LAYER0_WRITE_READY~feeder_combout  = \Master_0|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Selector15~0_combout ),
	.cin(gnd),
	.combout(\Master_0|state.WAIT_LAYER0_WRITE_READY~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|state.WAIT_LAYER0_WRITE_READY~feeder .lut_mask = 16'hFF00;
defparam \Master_0|state.WAIT_LAYER0_WRITE_READY~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y37_N29
dffeas \Master_0|state.WAIT_LAYER0_WRITE_READY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|state.WAIT_LAYER0_WRITE_READY~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT_LAYER0_WRITE_READY .is_wysiwyg = "true";
defparam \Master_0|state.WAIT_LAYER0_WRITE_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N24
cycloneive_lcell_comb \u_BUS|Equal2~0 (
// Equation(s):
// \u_BUS|Equal2~0_combout  = (\Master_0|state.IDLE~q  & (!\Master_0|state.PROCESS~q  & !\Master_0|state.MAXPOOLING~q ))

	.dataa(\Master_0|state.IDLE~q ),
	.datab(gnd),
	.datac(\Master_0|state.PROCESS~q ),
	.datad(\Master_0|state.MAXPOOLING~q ),
	.cin(gnd),
	.combout(\u_BUS|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Equal2~0 .lut_mask = 16'h000A;
defparam \u_BUS|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
cycloneive_lcell_comb \u_BUS|Equal2~1 (
// Equation(s):
// \u_BUS|Equal2~1_combout  = (\Master_0|state.WAIT_ROM_READ_READY~q  & (((\Master_0|state.DONE~q )) # (!\u_BUS|Equal2~0_combout ))) # (!\Master_0|state.WAIT_ROM_READ_READY~q  & (\Master_0|state.LOAD_FROM_ROM~q  & ((\Master_0|state.DONE~q ) # 
// (!\u_BUS|Equal2~0_combout ))))

	.dataa(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.datab(\u_BUS|Equal2~0_combout ),
	.datac(\Master_0|state.DONE~q ),
	.datad(\Master_0|state.LOAD_FROM_ROM~q ),
	.cin(gnd),
	.combout(\u_BUS|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Equal2~1 .lut_mask = 16'hF3A2;
defparam \u_BUS|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N8
cycloneive_lcell_comb \u_BUS|Equal2~2 (
// Equation(s):
// \u_BUS|Equal2~2_combout  = (\Master_0|state.WAIT_LAYER1_WRITE_READY~q ) # ((\u_BUS|Equal2~1_combout ) # (\Master_0|state.SAVE_TO_LAYER1~q ))

	.dataa(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datab(gnd),
	.datac(\u_BUS|Equal2~1_combout ),
	.datad(\Master_0|state.SAVE_TO_LAYER1~q ),
	.cin(gnd),
	.combout(\u_BUS|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Equal2~2 .lut_mask = 16'hFFFA;
defparam \u_BUS|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
cycloneive_lcell_comb \Slave_2|WREADY_S~2 (
// Equation(s):
// \Slave_2|WREADY_S~2_combout  = (\Slave_2|WREADY_S~q ) # ((\u_BUS|Equal2~2_combout  & ((\Master_0|state.WAIT_LAYER1_WRITE_READY~q ) # (\Master_0|state.WAIT_LAYER0_WRITE_READY~q ))))

	.dataa(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Slave_2|WREADY_S~q ),
	.datad(\u_BUS|Equal2~2_combout ),
	.cin(gnd),
	.combout(\Slave_2|WREADY_S~2_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|WREADY_S~2 .lut_mask = 16'hFEF0;
defparam \Slave_2|WREADY_S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N18
cycloneive_lcell_comb \Slave_2|WREADY_S~3 (
// Equation(s):
// \Slave_2|WREADY_S~3_combout  = (!\Master_0|state.WAIT_LAYER1_WRITE_READY~q  & (((!\Master_0|state.SAVE_TO_LAYER1~q  & !\u_BUS|Equal2~1_combout )) # (!\Master_0|state.WAIT_LAYER0_WRITE_READY~q )))

	.dataa(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datab(\Master_0|state.SAVE_TO_LAYER1~q ),
	.datac(\u_BUS|Equal2~1_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.cin(gnd),
	.combout(\Slave_2|WREADY_S~3_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|WREADY_S~3 .lut_mask = 16'h0057;
defparam \Slave_2|WREADY_S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
cycloneive_lcell_comb \u_BUS|WLAST_S2~0 (
// Equation(s):
// \u_BUS|WLAST_S2~0_combout  = (\u_BUS|Equal2~2_combout  & (!\Master_0|WideNor0~0_combout  & ((\Master_0|state.SAVE_TO_LAYER0~q ) # (\Master_0|state.SAVE_TO_LAYER1~q ))))

	.dataa(\u_BUS|Equal2~2_combout ),
	.datab(\Master_0|WideNor0~0_combout ),
	.datac(\Master_0|state.SAVE_TO_LAYER0~q ),
	.datad(\Master_0|state.SAVE_TO_LAYER1~q ),
	.cin(gnd),
	.combout(\u_BUS|WLAST_S2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WLAST_S2~0 .lut_mask = 16'h2220;
defparam \u_BUS|WLAST_S2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N28
cycloneive_lcell_comb \Slave_2|Selector2~0 (
// Equation(s):
// \Slave_2|Selector2~0_combout  = (\Slave_2|WREADY_S~3_combout  & (!\u_BUS|WLAST_S2~0_combout  & (\Slave_2|state.WRITE~q ))) # (!\Slave_2|WREADY_S~3_combout  & (((!\u_BUS|WLAST_S2~0_combout  & \Slave_2|state.WRITE~q )) # (!\Slave_2|state.IDLE~q )))

	.dataa(\Slave_2|WREADY_S~3_combout ),
	.datab(\u_BUS|WLAST_S2~0_combout ),
	.datac(\Slave_2|state.WRITE~q ),
	.datad(\Slave_2|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector2~0 .lut_mask = 16'h3075;
defparam \Slave_2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N29
dffeas \Slave_2|state.WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|state.WRITE .is_wysiwyg = "true";
defparam \Slave_2|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N26
cycloneive_lcell_comb \Slave_2|Selector0~0 (
// Equation(s):
// \Slave_2|Selector0~0_combout  = (\Slave_2|state.WRITE~q  & ((!\u_BUS|WLAST_S2~0_combout ))) # (!\Slave_2|state.WRITE~q  & (!\Slave_2|WREADY_S~3_combout ))

	.dataa(\Slave_2|WREADY_S~3_combout ),
	.datab(\u_BUS|WLAST_S2~0_combout ),
	.datac(gnd),
	.datad(\Slave_2|state.WRITE~q ),
	.cin(gnd),
	.combout(\Slave_2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector0~0 .lut_mask = 16'h3355;
defparam \Slave_2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N27
dffeas \Slave_2|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|state.IDLE .is_wysiwyg = "true";
defparam \Slave_2|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y38_N13
dffeas \Slave_2|WREADY_S (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|WREADY_S~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_2|state.IDLE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|WREADY_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|WREADY_S .is_wysiwyg = "true";
defparam \Slave_2|WREADY_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N16
cycloneive_lcell_comb \Master_0|Selector17~0 (
// Equation(s):
// \Master_0|Selector17~0_combout  = (\Master_0|state.MAXPOOLING~q ) # ((!\Slave_2|WREADY_S~q  & \Master_0|state.WAIT_LAYER1_WRITE_READY~q ))

	.dataa(\Slave_2|WREADY_S~q ),
	.datab(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datac(\Master_0|state.MAXPOOLING~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector17~0 .lut_mask = 16'hF4F4;
defparam \Master_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y38_N15
dffeas \Master_0|state.WAIT_LAYER1_WRITE_READY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|Selector17~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT_LAYER1_WRITE_READY .is_wysiwyg = "true";
defparam \Master_0|state.WAIT_LAYER1_WRITE_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
cycloneive_lcell_comb \Master_0|next_state.SAVE_TO_LAYER1~0 (
// Equation(s):
// \Master_0|next_state.SAVE_TO_LAYER1~0_combout  = (\Master_0|state.WAIT_LAYER1_WRITE_READY~q  & \Slave_2|WREADY_S~q )

	.dataa(gnd),
	.datab(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datac(gnd),
	.datad(\Slave_2|WREADY_S~q ),
	.cin(gnd),
	.combout(\Master_0|next_state.SAVE_TO_LAYER1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state.SAVE_TO_LAYER1~0 .lut_mask = 16'hCC00;
defparam \Master_0|next_state.SAVE_TO_LAYER1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y38_N29
dffeas \Master_0|state.SAVE_TO_LAYER1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|next_state.SAVE_TO_LAYER1~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.SAVE_TO_LAYER1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.SAVE_TO_LAYER1 .is_wysiwyg = "true";
defparam \Master_0|state.SAVE_TO_LAYER1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N4
cycloneive_lcell_comb \Master_0|state.DONE~0 (
// Equation(s):
// \Master_0|state.DONE~0_combout  = (\Master_0|state.DONE~q ) # ((\Master_0|state.SAVE_TO_LAYER1~q  & \Master_0|Equal4~3_combout ))

	.dataa(\Master_0|state.DONE~q ),
	.datab(\Master_0|state.SAVE_TO_LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|Equal4~3_combout ),
	.cin(gnd),
	.combout(\Master_0|state.DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|state.DONE~0 .lut_mask = 16'hEEAA;
defparam \Master_0|state.DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y38_N3
dffeas \Master_0|state.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|state.DONE~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.DONE .is_wysiwyg = "true";
defparam \Master_0|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N8
cycloneive_lcell_comb \Slave_1|SRAM_A[0]~12 (
// Equation(s):
// \Slave_1|SRAM_A[0]~12_combout  = \Slave_1|SRAM_A [0] $ (VCC)
// \Slave_1|SRAM_A[0]~13  = CARRY(\Slave_1|SRAM_A [0])

	.dataa(gnd),
	.datab(\Slave_1|SRAM_A [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[0]~12_combout ),
	.cout(\Slave_1|SRAM_A[0]~13 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[0]~12 .lut_mask = 16'h33CC;
defparam \Slave_1|SRAM_A[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N8
cycloneive_lcell_comb \Master_0|WideOr0~0 (
// Equation(s):
// \Master_0|WideOr0~0_combout  = (!\Master_0|state.WAIT_LAYER1_WRITE_READY~q  & !\Master_0|state.SAVE_TO_LAYER1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datad(\Master_0|state.SAVE_TO_LAYER1~q ),
	.cin(gnd),
	.combout(\Master_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr0~0 .lut_mask = 16'h000F;
defparam \Master_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
cycloneive_lcell_comb \Master_0|WideOr13~0 (
// Equation(s):
// \Master_0|WideOr13~0_combout  = (\Master_0|kernel_cnt [3]) # ((\Master_0|kernel_cnt [1] & (\Master_0|kernel_cnt [2] $ (!\Master_0|kernel_cnt [0]))) # (!\Master_0|kernel_cnt [1] & ((\Master_0|kernel_cnt [2]) # (\Master_0|kernel_cnt [0]))))

	.dataa(\Master_0|kernel_cnt [3]),
	.datab(\Master_0|kernel_cnt [1]),
	.datac(\Master_0|kernel_cnt [2]),
	.datad(\Master_0|kernel_cnt [0]),
	.cin(gnd),
	.combout(\Master_0|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr13~0 .lut_mask = 16'hFBBE;
defparam \Master_0|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N30
cycloneive_lcell_comb \Master_0|WideOr14~0 (
// Equation(s):
// \Master_0|WideOr14~0_combout  = (\Master_0|kernel_cnt [2] & ((\Master_0|kernel_cnt [3]) # (\Master_0|kernel_cnt [1] $ (!\Master_0|kernel_cnt [0])))) # (!\Master_0|kernel_cnt [2] & ((\Master_0|kernel_cnt [1] & (\Master_0|kernel_cnt [3])) # 
// (!\Master_0|kernel_cnt [1] & ((\Master_0|kernel_cnt [0])))))

	.dataa(\Master_0|kernel_cnt [3]),
	.datab(\Master_0|kernel_cnt [2]),
	.datac(\Master_0|kernel_cnt [1]),
	.datad(\Master_0|kernel_cnt [0]),
	.cin(gnd),
	.combout(\Master_0|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr14~0 .lut_mask = 16'hEBAC;
defparam \Master_0|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
cycloneive_lcell_comb \Master_0|offset_col[1]~0 (
// Equation(s):
// \Master_0|offset_col[1]~0_combout  = (\Master_0|WideOr14~0_combout  & (\Master_0|kernel_center [1] & VCC)) # (!\Master_0|WideOr14~0_combout  & (\Master_0|kernel_center [1] $ (VCC)))
// \Master_0|offset_col[1]~1  = CARRY((!\Master_0|WideOr14~0_combout  & \Master_0|kernel_center [1]))

	.dataa(\Master_0|WideOr14~0_combout ),
	.datab(\Master_0|kernel_center [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|offset_col[1]~0_combout ),
	.cout(\Master_0|offset_col[1]~1 ));
// synopsys translate_off
defparam \Master_0|offset_col[1]~0 .lut_mask = 16'h9944;
defparam \Master_0|offset_col[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
cycloneive_lcell_comb \Master_0|offset_col[2]~2 (
// Equation(s):
// \Master_0|offset_col[2]~2_combout  = (\Master_0|WideOr13~0_combout  & ((\Master_0|kernel_center [2] & (!\Master_0|offset_col[1]~1 )) # (!\Master_0|kernel_center [2] & ((\Master_0|offset_col[1]~1 ) # (GND))))) # (!\Master_0|WideOr13~0_combout  & 
// ((\Master_0|kernel_center [2] & (\Master_0|offset_col[1]~1  & VCC)) # (!\Master_0|kernel_center [2] & (!\Master_0|offset_col[1]~1 ))))
// \Master_0|offset_col[2]~3  = CARRY((\Master_0|WideOr13~0_combout  & ((!\Master_0|offset_col[1]~1 ) # (!\Master_0|kernel_center [2]))) # (!\Master_0|WideOr13~0_combout  & (!\Master_0|kernel_center [2] & !\Master_0|offset_col[1]~1 )))

	.dataa(\Master_0|WideOr13~0_combout ),
	.datab(\Master_0|kernel_center [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_col[1]~1 ),
	.combout(\Master_0|offset_col[2]~2_combout ),
	.cout(\Master_0|offset_col[2]~3 ));
// synopsys translate_off
defparam \Master_0|offset_col[2]~2 .lut_mask = 16'h692B;
defparam \Master_0|offset_col[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
cycloneive_lcell_comb \Master_0|offset_col[3]~4 (
// Equation(s):
// \Master_0|offset_col[3]~4_combout  = ((\Master_0|WideOr13~0_combout  $ (\Master_0|kernel_center [3] $ (\Master_0|offset_col[2]~3 )))) # (GND)
// \Master_0|offset_col[3]~5  = CARRY((\Master_0|WideOr13~0_combout  & (\Master_0|kernel_center [3] & !\Master_0|offset_col[2]~3 )) # (!\Master_0|WideOr13~0_combout  & ((\Master_0|kernel_center [3]) # (!\Master_0|offset_col[2]~3 ))))

	.dataa(\Master_0|WideOr13~0_combout ),
	.datab(\Master_0|kernel_center [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_col[2]~3 ),
	.combout(\Master_0|offset_col[3]~4_combout ),
	.cout(\Master_0|offset_col[3]~5 ));
// synopsys translate_off
defparam \Master_0|offset_col[3]~4 .lut_mask = 16'h964D;
defparam \Master_0|offset_col[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
cycloneive_lcell_comb \Master_0|offset_col[4]~6 (
// Equation(s):
// \Master_0|offset_col[4]~6_combout  = (\Master_0|WideOr13~0_combout  & ((\Master_0|kernel_center [4] & (!\Master_0|offset_col[3]~5 )) # (!\Master_0|kernel_center [4] & ((\Master_0|offset_col[3]~5 ) # (GND))))) # (!\Master_0|WideOr13~0_combout  & 
// ((\Master_0|kernel_center [4] & (\Master_0|offset_col[3]~5  & VCC)) # (!\Master_0|kernel_center [4] & (!\Master_0|offset_col[3]~5 ))))
// \Master_0|offset_col[4]~7  = CARRY((\Master_0|WideOr13~0_combout  & ((!\Master_0|offset_col[3]~5 ) # (!\Master_0|kernel_center [4]))) # (!\Master_0|WideOr13~0_combout  & (!\Master_0|kernel_center [4] & !\Master_0|offset_col[3]~5 )))

	.dataa(\Master_0|WideOr13~0_combout ),
	.datab(\Master_0|kernel_center [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_col[3]~5 ),
	.combout(\Master_0|offset_col[4]~6_combout ),
	.cout(\Master_0|offset_col[4]~7 ));
// synopsys translate_off
defparam \Master_0|offset_col[4]~6 .lut_mask = 16'h692B;
defparam \Master_0|offset_col[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
cycloneive_lcell_comb \Master_0|offset_col[5]~8 (
// Equation(s):
// \Master_0|offset_col[5]~8_combout  = ((\Master_0|WideOr13~0_combout  $ (\Master_0|kernel_center [5] $ (\Master_0|offset_col[4]~7 )))) # (GND)
// \Master_0|offset_col[5]~9  = CARRY((\Master_0|WideOr13~0_combout  & (\Master_0|kernel_center [5] & !\Master_0|offset_col[4]~7 )) # (!\Master_0|WideOr13~0_combout  & ((\Master_0|kernel_center [5]) # (!\Master_0|offset_col[4]~7 ))))

	.dataa(\Master_0|WideOr13~0_combout ),
	.datab(\Master_0|kernel_center [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_col[4]~7 ),
	.combout(\Master_0|offset_col[5]~8_combout ),
	.cout(\Master_0|offset_col[5]~9 ));
// synopsys translate_off
defparam \Master_0|offset_col[5]~8 .lut_mask = 16'h964D;
defparam \Master_0|offset_col[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
cycloneive_lcell_comb \Master_0|offset_col[6]~10 (
// Equation(s):
// \Master_0|offset_col[6]~10_combout  = (\Master_0|WideOr13~0_combout  & ((\Master_0|offset_col[5]~9 ) # (GND))) # (!\Master_0|WideOr13~0_combout  & (!\Master_0|offset_col[5]~9 ))
// \Master_0|offset_col[6]~11  = CARRY((\Master_0|WideOr13~0_combout ) # (!\Master_0|offset_col[5]~9 ))

	.dataa(\Master_0|WideOr13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_col[5]~9 ),
	.combout(\Master_0|offset_col[6]~10_combout ),
	.cout(\Master_0|offset_col[6]~11 ));
// synopsys translate_off
defparam \Master_0|offset_col[6]~10 .lut_mask = 16'hA5AF;
defparam \Master_0|offset_col[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
cycloneive_lcell_comb \Master_0|offset_col[7]~12 (
// Equation(s):
// \Master_0|offset_col[7]~12_combout  = \Master_0|offset_col[6]~11  $ (\Master_0|WideOr13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|WideOr13~0_combout ),
	.cin(\Master_0|offset_col[6]~11 ),
	.combout(\Master_0|offset_col[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|offset_col[7]~12 .lut_mask = 16'h0FF0;
defparam \Master_0|offset_col[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N14
cycloneive_lcell_comb \Master_0|Selector11~0 (
// Equation(s):
// \Master_0|Selector11~0_combout  = ((\Master_0|offset_col[7]~12_combout ) # (!\Master_0|offset_col[6]~10_combout )) # (!\Master_0|WideOr0~1_combout )

	.dataa(gnd),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|offset_col[7]~12_combout ),
	.datad(\Master_0|offset_col[6]~10_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector11~0 .lut_mask = 16'hF3FF;
defparam \Master_0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N10
cycloneive_lcell_comb \Master_0|Selector6~0 (
// Equation(s):
// \Master_0|Selector6~0_combout  = ((\Master_0|offset_col[7]~12_combout ) # (\Master_0|offset_col[6]~10_combout )) # (!\Master_0|WideOr0~1_combout )

	.dataa(gnd),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|offset_col[7]~12_combout ),
	.datad(\Master_0|offset_col[6]~10_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector6~0 .lut_mask = 16'hFFF3;
defparam \Master_0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N2
cycloneive_lcell_comb \Master_0|Selector11~1 (
// Equation(s):
// \Master_0|Selector11~1_combout  = (!\u_BUS|Equal1~0_combout  & (((\Master_0|kernel_center [0] & !\Master_0|Selector6~0_combout )) # (!\Master_0|Selector11~0_combout )))

	.dataa(\u_BUS|Equal1~0_combout ),
	.datab(\Master_0|kernel_center [0]),
	.datac(\Master_0|Selector11~0_combout ),
	.datad(\Master_0|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector11~1 .lut_mask = 16'h0545;
defparam \Master_0|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y38_N0
cycloneive_lcell_comb \Master_0|Selector11~2 (
// Equation(s):
// \Master_0|Selector11~2_combout  = (\Master_0|state.WAIT_LAYER0_READ_READY~q  & ((\Master_0|pool_read_cnt [0]) # ((\Master_0|kernel_center [0] & \Master_0|state.WAIT_LAYER0_WRITE_READY~q )))) # (!\Master_0|state.WAIT_LAYER0_READ_READY~q  & 
// (((\Master_0|kernel_center [0] & \Master_0|state.WAIT_LAYER0_WRITE_READY~q ))))

	.dataa(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datab(\Master_0|pool_read_cnt [0]),
	.datac(\Master_0|kernel_center [0]),
	.datad(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.cin(gnd),
	.combout(\Master_0|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector11~2 .lut_mask = 16'hF888;
defparam \Master_0|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Master_0|state.WAIT_LAYER1_WRITE_READY~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ));
// synopsys translate_off
defparam \Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl .clock_type = "global clock";
defparam \Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
cycloneive_lcell_comb \Master_0|layer1_A[0] (
// Equation(s):
// \Master_0|layer1_A [0] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_wrt_addr [0])) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_A [0])))

	.dataa(\Master_0|layer1_wrt_addr [0]),
	.datab(\Master_0|layer1_A [0]),
	.datac(gnd),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_A [0]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[0] .lut_mask = 16'hAACC;
defparam \Master_0|layer1_A[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N0
cycloneive_lcell_comb \Master_0|Selector11~3 (
// Equation(s):
// \Master_0|Selector11~3_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector11~1_combout ) # ((\Master_0|Selector11~2_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [0]))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|Selector11~1_combout ),
	.datac(\Master_0|Selector11~2_combout ),
	.datad(\Master_0|layer1_A [0]),
	.cin(gnd),
	.combout(\Master_0|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector11~3 .lut_mask = 16'hFDA8;
defparam \Master_0|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N2
cycloneive_lcell_comb \Slave_1|SRAM_A[11]~14 (
// Equation(s):
// \Slave_1|SRAM_A[11]~14_combout  = (!\Master_0|state.WAIT_LAYER1_WRITE_READY~q  & (!\Master_0|state.WAIT_LAYER0_READ_READY~q  & (!\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & !\Master_0|state.WAIT_ROM_READ_READY~q )))

	.dataa(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datab(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datac(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datad(\Master_0|state.WAIT_ROM_READ_READY~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[11]~14 .lut_mask = 16'h0001;
defparam \Slave_1|SRAM_A[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
cycloneive_lcell_comb \Slave_1|SRAM_A[11]~15 (
// Equation(s):
// \Slave_1|SRAM_A[11]~15_combout  = (\Slave_1|state.IDLE~q  & (((!\Slave_1|Equal0~0_combout )))) # (!\Slave_1|state.IDLE~q  & (\u_BUS|Equal1~0_combout  & (!\Slave_1|SRAM_A[11]~14_combout )))

	.dataa(\Slave_1|state.IDLE~q ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Slave_1|SRAM_A[11]~14_combout ),
	.datad(\Slave_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[11]~15 .lut_mask = 16'h04AE;
defparam \Slave_1|SRAM_A[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N9
dffeas \Slave_1|SRAM_A[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[0]~12_combout ),
	.asdata(\Master_0|Selector11~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[0] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N10
cycloneive_lcell_comb \Slave_1|SRAM_A[1]~16 (
// Equation(s):
// \Slave_1|SRAM_A[1]~16_combout  = (\Slave_1|SRAM_A [1] & (!\Slave_1|SRAM_A[0]~13 )) # (!\Slave_1|SRAM_A [1] & ((\Slave_1|SRAM_A[0]~13 ) # (GND)))
// \Slave_1|SRAM_A[1]~17  = CARRY((!\Slave_1|SRAM_A[0]~13 ) # (!\Slave_1|SRAM_A [1]))

	.dataa(\Slave_1|SRAM_A [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[0]~13 ),
	.combout(\Slave_1|SRAM_A[1]~16_combout ),
	.cout(\Slave_1|SRAM_A[1]~17 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[1]~16 .lut_mask = 16'h5A5F;
defparam \Slave_1|SRAM_A[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N22
cycloneive_lcell_comb \Master_0|layer1_A[1] (
// Equation(s):
// \Master_0|layer1_A [1] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_wrt_addr [1]))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_A [1]))

	.dataa(\Master_0|layer1_A [1]),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.datad(\Master_0|layer1_wrt_addr [1]),
	.cin(gnd),
	.combout(\Master_0|layer1_A [1]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[1] .lut_mask = 16'hFA0A;
defparam \Master_0|layer1_A[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
cycloneive_lcell_comb \Master_0|Selector10~1 (
// Equation(s):
// \Master_0|Selector10~1_combout  = (\Master_0|state.WAIT_LAYER0_READ_READY~q  & ((\Master_0|layer1_wrt_addr [0]) # ((\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & \Master_0|kernel_center [1])))) # (!\Master_0|state.WAIT_LAYER0_READ_READY~q  & 
// (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & (\Master_0|kernel_center [1])))

	.dataa(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Master_0|kernel_center [1]),
	.datad(\Master_0|layer1_wrt_addr [0]),
	.cin(gnd),
	.combout(\Master_0|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector10~1 .lut_mask = 16'hEAC0;
defparam \Master_0|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N4
cycloneive_lcell_comb \Master_0|Selector10~0 (
// Equation(s):
// \Master_0|Selector10~0_combout  = (!\u_BUS|Equal1~0_combout  & (((\Master_0|offset_col[1]~0_combout  & !\Master_0|Selector6~0_combout )) # (!\Master_0|Selector11~0_combout )))

	.dataa(\Master_0|offset_col[1]~0_combout ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|Selector6~0_combout ),
	.datad(\Master_0|Selector11~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector10~0 .lut_mask = 16'h0233;
defparam \Master_0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N30
cycloneive_lcell_comb \Master_0|Selector10~2 (
// Equation(s):
// \Master_0|Selector10~2_combout  = (\Master_0|WideOr0~0_combout  & (((\Master_0|Selector10~1_combout ) # (\Master_0|Selector10~0_combout )))) # (!\Master_0|WideOr0~0_combout  & (\Master_0|layer1_A [1]))

	.dataa(\Master_0|layer1_A [1]),
	.datab(\Master_0|Selector10~1_combout ),
	.datac(\Master_0|Selector10~0_combout ),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector10~2 .lut_mask = 16'hFCAA;
defparam \Master_0|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N11
dffeas \Slave_1|SRAM_A[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[1]~16_combout ),
	.asdata(\Master_0|Selector10~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[1] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
cycloneive_lcell_comb \Slave_1|SRAM_A[2]~18 (
// Equation(s):
// \Slave_1|SRAM_A[2]~18_combout  = (\Slave_1|SRAM_A [2] & (\Slave_1|SRAM_A[1]~17  $ (GND))) # (!\Slave_1|SRAM_A [2] & (!\Slave_1|SRAM_A[1]~17  & VCC))
// \Slave_1|SRAM_A[2]~19  = CARRY((\Slave_1|SRAM_A [2] & !\Slave_1|SRAM_A[1]~17 ))

	.dataa(\Slave_1|SRAM_A [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[1]~17 ),
	.combout(\Slave_1|SRAM_A[2]~18_combout ),
	.cout(\Slave_1|SRAM_A[2]~19 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[2]~18 .lut_mask = 16'hA50A;
defparam \Slave_1|SRAM_A[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N26
cycloneive_lcell_comb \Master_0|layer1_A[2] (
// Equation(s):
// \Master_0|layer1_A [2] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_wrt_addr [2]))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_A [2]))

	.dataa(\Master_0|layer1_A [2]),
	.datab(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.datac(gnd),
	.datad(\Master_0|layer1_wrt_addr [2]),
	.cin(gnd),
	.combout(\Master_0|layer1_A [2]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[2] .lut_mask = 16'hEE22;
defparam \Master_0|layer1_A[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N28
cycloneive_lcell_comb \Master_0|Selector9~0 (
// Equation(s):
// \Master_0|Selector9~0_combout  = (!\u_BUS|Equal1~0_combout  & (((!\Master_0|Selector6~0_combout  & \Master_0|offset_col[2]~2_combout )) # (!\Master_0|Selector11~0_combout )))

	.dataa(\Master_0|Selector6~0_combout ),
	.datab(\Master_0|Selector11~0_combout ),
	.datac(\u_BUS|Equal1~0_combout ),
	.datad(\Master_0|offset_col[2]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector9~0 .lut_mask = 16'h0703;
defparam \Master_0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N8
cycloneive_lcell_comb \Master_0|Selector9~1 (
// Equation(s):
// \Master_0|Selector9~1_combout  = (\Master_0|state.WAIT_LAYER0_READ_READY~q  & ((\Master_0|layer1_wrt_addr [1]) # ((\Master_0|kernel_center [2] & \Master_0|state.WAIT_LAYER0_WRITE_READY~q )))) # (!\Master_0|state.WAIT_LAYER0_READ_READY~q  & 
// (((\Master_0|kernel_center [2] & \Master_0|state.WAIT_LAYER0_WRITE_READY~q ))))

	.dataa(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datab(\Master_0|layer1_wrt_addr [1]),
	.datac(\Master_0|kernel_center [2]),
	.datad(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.cin(gnd),
	.combout(\Master_0|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector9~1 .lut_mask = 16'hF888;
defparam \Master_0|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N20
cycloneive_lcell_comb \Master_0|Selector9~2 (
// Equation(s):
// \Master_0|Selector9~2_combout  = (\Master_0|WideOr0~0_combout  & (((\Master_0|Selector9~0_combout ) # (\Master_0|Selector9~1_combout )))) # (!\Master_0|WideOr0~0_combout  & (\Master_0|layer1_A [2]))

	.dataa(\Master_0|layer1_A [2]),
	.datab(\Master_0|Selector9~0_combout ),
	.datac(\Master_0|Selector9~1_combout ),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector9~2 .lut_mask = 16'hFCAA;
defparam \Master_0|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N13
dffeas \Slave_1|SRAM_A[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[2]~18_combout ),
	.asdata(\Master_0|Selector9~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[2] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N14
cycloneive_lcell_comb \Slave_1|SRAM_A[3]~20 (
// Equation(s):
// \Slave_1|SRAM_A[3]~20_combout  = (\Slave_1|SRAM_A [3] & (!\Slave_1|SRAM_A[2]~19 )) # (!\Slave_1|SRAM_A [3] & ((\Slave_1|SRAM_A[2]~19 ) # (GND)))
// \Slave_1|SRAM_A[3]~21  = CARRY((!\Slave_1|SRAM_A[2]~19 ) # (!\Slave_1|SRAM_A [3]))

	.dataa(\Slave_1|SRAM_A [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[2]~19 ),
	.combout(\Slave_1|SRAM_A[3]~20_combout ),
	.cout(\Slave_1|SRAM_A[3]~21 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[3]~20 .lut_mask = 16'h5A5F;
defparam \Slave_1|SRAM_A[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
cycloneive_lcell_comb \Master_0|Selector8~1 (
// Equation(s):
// \Master_0|Selector8~1_combout  = (\Master_0|state.WAIT_LAYER0_READ_READY~q  & ((\Master_0|layer1_wrt_addr [2]) # ((\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & \Master_0|kernel_center [3])))) # (!\Master_0|state.WAIT_LAYER0_READ_READY~q  & 
// (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & (\Master_0|kernel_center [3])))

	.dataa(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Master_0|kernel_center [3]),
	.datad(\Master_0|layer1_wrt_addr [2]),
	.cin(gnd),
	.combout(\Master_0|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector8~1 .lut_mask = 16'hEAC0;
defparam \Master_0|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
cycloneive_lcell_comb \Master_0|Selector8~0 (
// Equation(s):
// \Master_0|Selector8~0_combout  = (!\u_BUS|Equal1~0_combout  & (((!\Master_0|Selector6~0_combout  & \Master_0|offset_col[3]~4_combout )) # (!\Master_0|Selector11~0_combout )))

	.dataa(\Master_0|Selector6~0_combout ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|offset_col[3]~4_combout ),
	.datad(\Master_0|Selector11~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector8~0 .lut_mask = 16'h1033;
defparam \Master_0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N24
cycloneive_lcell_comb \Master_0|layer1_A[3] (
// Equation(s):
// \Master_0|layer1_A [3] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_wrt_addr [3])) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_A [3])))

	.dataa(\Master_0|layer1_wrt_addr [3]),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.datad(\Master_0|layer1_A [3]),
	.cin(gnd),
	.combout(\Master_0|layer1_A [3]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[3] .lut_mask = 16'hAFA0;
defparam \Master_0|layer1_A[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N2
cycloneive_lcell_comb \Master_0|Selector8~2 (
// Equation(s):
// \Master_0|Selector8~2_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector8~1_combout ) # ((\Master_0|Selector8~0_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [3]))))

	.dataa(\Master_0|Selector8~1_combout ),
	.datab(\Master_0|Selector8~0_combout ),
	.datac(\Master_0|WideOr0~0_combout ),
	.datad(\Master_0|layer1_A [3]),
	.cin(gnd),
	.combout(\Master_0|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector8~2 .lut_mask = 16'hEFE0;
defparam \Master_0|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N15
dffeas \Slave_1|SRAM_A[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[3]~20_combout ),
	.asdata(\Master_0|Selector8~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[3] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N16
cycloneive_lcell_comb \Slave_1|SRAM_A[4]~22 (
// Equation(s):
// \Slave_1|SRAM_A[4]~22_combout  = (\Slave_1|SRAM_A [4] & (\Slave_1|SRAM_A[3]~21  $ (GND))) # (!\Slave_1|SRAM_A [4] & (!\Slave_1|SRAM_A[3]~21  & VCC))
// \Slave_1|SRAM_A[4]~23  = CARRY((\Slave_1|SRAM_A [4] & !\Slave_1|SRAM_A[3]~21 ))

	.dataa(gnd),
	.datab(\Slave_1|SRAM_A [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[3]~21 ),
	.combout(\Slave_1|SRAM_A[4]~22_combout ),
	.cout(\Slave_1|SRAM_A[4]~23 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[4]~22 .lut_mask = 16'hC30C;
defparam \Slave_1|SRAM_A[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
cycloneive_lcell_comb \Master_0|Selector7~1 (
// Equation(s):
// \Master_0|Selector7~1_combout  = (\Master_0|layer1_wrt_addr [3] & ((\Master_0|state.WAIT_LAYER0_READ_READY~q ) # ((\Master_0|kernel_center [4] & \Master_0|state.WAIT_LAYER0_WRITE_READY~q )))) # (!\Master_0|layer1_wrt_addr [3] & (\Master_0|kernel_center 
// [4] & ((\Master_0|state.WAIT_LAYER0_WRITE_READY~q ))))

	.dataa(\Master_0|layer1_wrt_addr [3]),
	.datab(\Master_0|kernel_center [4]),
	.datac(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datad(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.cin(gnd),
	.combout(\Master_0|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector7~1 .lut_mask = 16'hECA0;
defparam \Master_0|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N18
cycloneive_lcell_comb \Master_0|Selector7~0 (
// Equation(s):
// \Master_0|Selector7~0_combout  = (!\u_BUS|Equal1~0_combout  & (((!\Master_0|Selector6~0_combout  & \Master_0|offset_col[4]~6_combout )) # (!\Master_0|Selector11~0_combout )))

	.dataa(\Master_0|Selector6~0_combout ),
	.datab(\Master_0|Selector11~0_combout ),
	.datac(\Master_0|offset_col[4]~6_combout ),
	.datad(\u_BUS|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector7~0 .lut_mask = 16'h0073;
defparam \Master_0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N8
cycloneive_lcell_comb \Master_0|layer1_A[4] (
// Equation(s):
// \Master_0|layer1_A [4] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_wrt_addr [4]))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_A [4]))

	.dataa(gnd),
	.datab(\Master_0|layer1_A [4]),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.datad(\Master_0|layer1_wrt_addr [4]),
	.cin(gnd),
	.combout(\Master_0|layer1_A [4]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[4] .lut_mask = 16'hFC0C;
defparam \Master_0|layer1_A[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N6
cycloneive_lcell_comb \Master_0|Selector7~2 (
// Equation(s):
// \Master_0|Selector7~2_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector7~1_combout ) # ((\Master_0|Selector7~0_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [4]))))

	.dataa(\Master_0|Selector7~1_combout ),
	.datab(\Master_0|Selector7~0_combout ),
	.datac(\Master_0|layer1_A [4]),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector7~2 .lut_mask = 16'hEEF0;
defparam \Master_0|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N17
dffeas \Slave_1|SRAM_A[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[4]~22_combout ),
	.asdata(\Master_0|Selector7~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[4] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N18
cycloneive_lcell_comb \Slave_1|SRAM_A[5]~24 (
// Equation(s):
// \Slave_1|SRAM_A[5]~24_combout  = (\Slave_1|SRAM_A [5] & (!\Slave_1|SRAM_A[4]~23 )) # (!\Slave_1|SRAM_A [5] & ((\Slave_1|SRAM_A[4]~23 ) # (GND)))
// \Slave_1|SRAM_A[5]~25  = CARRY((!\Slave_1|SRAM_A[4]~23 ) # (!\Slave_1|SRAM_A [5]))

	.dataa(gnd),
	.datab(\Slave_1|SRAM_A [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[4]~23 ),
	.combout(\Slave_1|SRAM_A[5]~24_combout ),
	.cout(\Slave_1|SRAM_A[5]~25 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[5]~24 .lut_mask = 16'h3C3F;
defparam \Slave_1|SRAM_A[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
cycloneive_lcell_comb \Master_0|Selector6~2 (
// Equation(s):
// \Master_0|Selector6~2_combout  = (\Master_0|state.WAIT_LAYER0_READ_READY~q  & ((\Master_0|layer1_wrt_addr [4]) # ((\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & \Master_0|kernel_center [5])))) # (!\Master_0|state.WAIT_LAYER0_READ_READY~q  & 
// (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & (\Master_0|kernel_center [5])))

	.dataa(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Master_0|kernel_center [5]),
	.datad(\Master_0|layer1_wrt_addr [4]),
	.cin(gnd),
	.combout(\Master_0|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector6~2 .lut_mask = 16'hEAC0;
defparam \Master_0|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N24
cycloneive_lcell_comb \Master_0|Selector6~1 (
// Equation(s):
// \Master_0|Selector6~1_combout  = (!\u_BUS|Equal1~0_combout  & (((!\Master_0|Selector6~0_combout  & \Master_0|offset_col[5]~8_combout )) # (!\Master_0|Selector11~0_combout )))

	.dataa(\Master_0|Selector6~0_combout ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|offset_col[5]~8_combout ),
	.datad(\Master_0|Selector11~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector6~1 .lut_mask = 16'h1033;
defparam \Master_0|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N26
cycloneive_lcell_comb \Master_0|layer1_A[5] (
// Equation(s):
// \Master_0|layer1_A [5] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_wrt_addr [5])) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_A [5])))

	.dataa(\Master_0|layer1_wrt_addr [5]),
	.datab(gnd),
	.datac(\Master_0|layer1_A [5]),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_A [5]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[5] .lut_mask = 16'hAAF0;
defparam \Master_0|layer1_A[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N0
cycloneive_lcell_comb \Master_0|Selector6~3 (
// Equation(s):
// \Master_0|Selector6~3_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector6~2_combout ) # ((\Master_0|Selector6~1_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [5]))))

	.dataa(\Master_0|Selector6~2_combout ),
	.datab(\Master_0|Selector6~1_combout ),
	.datac(\Master_0|layer1_A [5]),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector6~3 .lut_mask = 16'hEEF0;
defparam \Master_0|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N19
dffeas \Slave_1|SRAM_A[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[5]~24_combout ),
	.asdata(\Master_0|Selector6~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[5] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N20
cycloneive_lcell_comb \Slave_1|SRAM_A[6]~26 (
// Equation(s):
// \Slave_1|SRAM_A[6]~26_combout  = (\Slave_1|SRAM_A [6] & (\Slave_1|SRAM_A[5]~25  $ (GND))) # (!\Slave_1|SRAM_A [6] & (!\Slave_1|SRAM_A[5]~25  & VCC))
// \Slave_1|SRAM_A[6]~27  = CARRY((\Slave_1|SRAM_A [6] & !\Slave_1|SRAM_A[5]~25 ))

	.dataa(gnd),
	.datab(\Slave_1|SRAM_A [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[5]~25 ),
	.combout(\Slave_1|SRAM_A[6]~26_combout ),
	.cout(\Slave_1|SRAM_A[6]~27 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[6]~26 .lut_mask = 16'hC30C;
defparam \Slave_1|SRAM_A[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N2
cycloneive_lcell_comb \Master_0|Selector5~2 (
// Equation(s):
// \Master_0|Selector5~2_combout  = (\Master_0|state.WAIT_LAYER0_READ_READY~q  & ((\Master_0|pool_read_cnt [1]) # ((\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & \Master_0|kernel_center [6])))) # (!\Master_0|state.WAIT_LAYER0_READ_READY~q  & 
// (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & (\Master_0|kernel_center [6])))

	.dataa(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Master_0|kernel_center [6]),
	.datad(\Master_0|pool_read_cnt [1]),
	.cin(gnd),
	.combout(\Master_0|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector5~2 .lut_mask = 16'hEAC0;
defparam \Master_0|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N30
cycloneive_lcell_comb \Master_0|WideOr11~0 (
// Equation(s):
// \Master_0|WideOr11~0_combout  = (\Master_0|kernel_cnt [2]) # ((\Master_0|kernel_cnt [3]) # ((\Master_0|kernel_cnt [0] & \Master_0|kernel_cnt [1])))

	.dataa(\Master_0|kernel_cnt [2]),
	.datab(\Master_0|kernel_cnt [0]),
	.datac(\Master_0|kernel_cnt [3]),
	.datad(\Master_0|kernel_cnt [1]),
	.cin(gnd),
	.combout(\Master_0|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr11~0 .lut_mask = 16'hFEFA;
defparam \Master_0|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N4
cycloneive_lcell_comb \Master_0|WideOr12~0 (
// Equation(s):
// \Master_0|WideOr12~0_combout  = (\Master_0|kernel_cnt [0] & ((\Master_0|kernel_cnt [3]) # (\Master_0|kernel_cnt [2] $ (\Master_0|kernel_cnt [1])))) # (!\Master_0|kernel_cnt [0] & ((\Master_0|kernel_cnt [1] & ((\Master_0|kernel_cnt [3]))) # 
// (!\Master_0|kernel_cnt [1] & (\Master_0|kernel_cnt [2]))))

	.dataa(\Master_0|kernel_cnt [2]),
	.datab(\Master_0|kernel_cnt [0]),
	.datac(\Master_0|kernel_cnt [3]),
	.datad(\Master_0|kernel_cnt [1]),
	.cin(gnd),
	.combout(\Master_0|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr12~0 .lut_mask = 16'hF4EA;
defparam \Master_0|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N8
cycloneive_lcell_comb \Master_0|offset_row[1]~0 (
// Equation(s):
// \Master_0|offset_row[1]~0_combout  = (\Master_0|kernel_center [7] & (\Master_0|WideOr12~0_combout  $ (GND))) # (!\Master_0|kernel_center [7] & (!\Master_0|WideOr12~0_combout  & VCC))
// \Master_0|offset_row[1]~1  = CARRY((\Master_0|kernel_center [7] & !\Master_0|WideOr12~0_combout ))

	.dataa(\Master_0|kernel_center [7]),
	.datab(\Master_0|WideOr12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|offset_row[1]~0_combout ),
	.cout(\Master_0|offset_row[1]~1 ));
// synopsys translate_off
defparam \Master_0|offset_row[1]~0 .lut_mask = 16'h9922;
defparam \Master_0|offset_row[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N10
cycloneive_lcell_comb \Master_0|offset_row[2]~2 (
// Equation(s):
// \Master_0|offset_row[2]~2_combout  = (\Master_0|WideOr11~0_combout  & ((\Master_0|kernel_center [8] & (!\Master_0|offset_row[1]~1 )) # (!\Master_0|kernel_center [8] & ((\Master_0|offset_row[1]~1 ) # (GND))))) # (!\Master_0|WideOr11~0_combout  & 
// ((\Master_0|kernel_center [8] & (\Master_0|offset_row[1]~1  & VCC)) # (!\Master_0|kernel_center [8] & (!\Master_0|offset_row[1]~1 ))))
// \Master_0|offset_row[2]~3  = CARRY((\Master_0|WideOr11~0_combout  & ((!\Master_0|offset_row[1]~1 ) # (!\Master_0|kernel_center [8]))) # (!\Master_0|WideOr11~0_combout  & (!\Master_0|kernel_center [8] & !\Master_0|offset_row[1]~1 )))

	.dataa(\Master_0|WideOr11~0_combout ),
	.datab(\Master_0|kernel_center [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_row[1]~1 ),
	.combout(\Master_0|offset_row[2]~2_combout ),
	.cout(\Master_0|offset_row[2]~3 ));
// synopsys translate_off
defparam \Master_0|offset_row[2]~2 .lut_mask = 16'h692B;
defparam \Master_0|offset_row[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N12
cycloneive_lcell_comb \Master_0|offset_row[3]~4 (
// Equation(s):
// \Master_0|offset_row[3]~4_combout  = ((\Master_0|WideOr11~0_combout  $ (\Master_0|kernel_center [9] $ (\Master_0|offset_row[2]~3 )))) # (GND)
// \Master_0|offset_row[3]~5  = CARRY((\Master_0|WideOr11~0_combout  & (\Master_0|kernel_center [9] & !\Master_0|offset_row[2]~3 )) # (!\Master_0|WideOr11~0_combout  & ((\Master_0|kernel_center [9]) # (!\Master_0|offset_row[2]~3 ))))

	.dataa(\Master_0|WideOr11~0_combout ),
	.datab(\Master_0|kernel_center [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_row[2]~3 ),
	.combout(\Master_0|offset_row[3]~4_combout ),
	.cout(\Master_0|offset_row[3]~5 ));
// synopsys translate_off
defparam \Master_0|offset_row[3]~4 .lut_mask = 16'h964D;
defparam \Master_0|offset_row[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N14
cycloneive_lcell_comb \Master_0|offset_row[4]~6 (
// Equation(s):
// \Master_0|offset_row[4]~6_combout  = (\Master_0|WideOr11~0_combout  & ((\Master_0|kernel_center [10] & (!\Master_0|offset_row[3]~5 )) # (!\Master_0|kernel_center [10] & ((\Master_0|offset_row[3]~5 ) # (GND))))) # (!\Master_0|WideOr11~0_combout  & 
// ((\Master_0|kernel_center [10] & (\Master_0|offset_row[3]~5  & VCC)) # (!\Master_0|kernel_center [10] & (!\Master_0|offset_row[3]~5 ))))
// \Master_0|offset_row[4]~7  = CARRY((\Master_0|WideOr11~0_combout  & ((!\Master_0|offset_row[3]~5 ) # (!\Master_0|kernel_center [10]))) # (!\Master_0|WideOr11~0_combout  & (!\Master_0|kernel_center [10] & !\Master_0|offset_row[3]~5 )))

	.dataa(\Master_0|WideOr11~0_combout ),
	.datab(\Master_0|kernel_center [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_row[3]~5 ),
	.combout(\Master_0|offset_row[4]~6_combout ),
	.cout(\Master_0|offset_row[4]~7 ));
// synopsys translate_off
defparam \Master_0|offset_row[4]~6 .lut_mask = 16'h692B;
defparam \Master_0|offset_row[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N16
cycloneive_lcell_comb \Master_0|offset_row[5]~8 (
// Equation(s):
// \Master_0|offset_row[5]~8_combout  = ((\Master_0|WideOr11~0_combout  $ (\Master_0|kernel_center [11] $ (\Master_0|offset_row[4]~7 )))) # (GND)
// \Master_0|offset_row[5]~9  = CARRY((\Master_0|WideOr11~0_combout  & (\Master_0|kernel_center [11] & !\Master_0|offset_row[4]~7 )) # (!\Master_0|WideOr11~0_combout  & ((\Master_0|kernel_center [11]) # (!\Master_0|offset_row[4]~7 ))))

	.dataa(\Master_0|WideOr11~0_combout ),
	.datab(\Master_0|kernel_center [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_row[4]~7 ),
	.combout(\Master_0|offset_row[5]~8_combout ),
	.cout(\Master_0|offset_row[5]~9 ));
// synopsys translate_off
defparam \Master_0|offset_row[5]~8 .lut_mask = 16'h964D;
defparam \Master_0|offset_row[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N18
cycloneive_lcell_comb \Master_0|offset_row[6]~10 (
// Equation(s):
// \Master_0|offset_row[6]~10_combout  = (\Master_0|WideOr11~0_combout  & ((\Master_0|offset_row[5]~9 ) # (GND))) # (!\Master_0|WideOr11~0_combout  & (!\Master_0|offset_row[5]~9 ))
// \Master_0|offset_row[6]~11  = CARRY((\Master_0|WideOr11~0_combout ) # (!\Master_0|offset_row[5]~9 ))

	.dataa(\Master_0|WideOr11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|offset_row[5]~9 ),
	.combout(\Master_0|offset_row[6]~10_combout ),
	.cout(\Master_0|offset_row[6]~11 ));
// synopsys translate_off
defparam \Master_0|offset_row[6]~10 .lut_mask = 16'hA5AF;
defparam \Master_0|offset_row[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N20
cycloneive_lcell_comb \Master_0|offset_row[7]~12 (
// Equation(s):
// \Master_0|offset_row[7]~12_combout  = \Master_0|WideOr11~0_combout  $ (\Master_0|offset_row[6]~11 )

	.dataa(\Master_0|WideOr11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|offset_row[6]~11 ),
	.combout(\Master_0|offset_row[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|offset_row[7]~12 .lut_mask = 16'h5A5A;
defparam \Master_0|offset_row[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N8
cycloneive_lcell_comb \Master_0|Selector0~0 (
// Equation(s):
// \Master_0|Selector0~0_combout  = (\Master_0|offset_row[6]~10_combout ) # ((\Master_0|offset_row[7]~12_combout ) # (!\Master_0|WideOr0~1_combout ))

	.dataa(gnd),
	.datab(\Master_0|offset_row[6]~10_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|offset_row[7]~12_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector0~0 .lut_mask = 16'hFFCF;
defparam \Master_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \Master_0|Selector5~0 (
// Equation(s):
// \Master_0|Selector5~0_combout  = (\Master_0|offset_row[7]~12_combout ) # ((!\Master_0|offset_row[6]~10_combout ) # (!\Master_0|WideOr0~1_combout ))

	.dataa(gnd),
	.datab(\Master_0|offset_row[7]~12_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|offset_row[6]~10_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector5~0 .lut_mask = 16'hCFFF;
defparam \Master_0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N4
cycloneive_lcell_comb \Master_0|Selector5~1 (
// Equation(s):
// \Master_0|Selector5~1_combout  = (!\u_BUS|Equal1~0_combout  & (((\Master_0|kernel_center [6] & !\Master_0|Selector0~0_combout )) # (!\Master_0|Selector5~0_combout )))

	.dataa(\Master_0|kernel_center [6]),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|Selector0~0_combout ),
	.datad(\Master_0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector5~1 .lut_mask = 16'h0233;
defparam \Master_0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N12
cycloneive_lcell_comb \Master_0|layer1_A[6] (
// Equation(s):
// \Master_0|layer1_A [6] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_wrt_addr [6]))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_A [6]))

	.dataa(\Master_0|layer1_A [6]),
	.datab(gnd),
	.datac(\Master_0|layer1_wrt_addr [6]),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_A [6]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[6] .lut_mask = 16'hF0AA;
defparam \Master_0|layer1_A[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N6
cycloneive_lcell_comb \Master_0|Selector5~3 (
// Equation(s):
// \Master_0|Selector5~3_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector5~2_combout ) # ((\Master_0|Selector5~1_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [6]))))

	.dataa(\Master_0|Selector5~2_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|Selector5~1_combout ),
	.datad(\Master_0|layer1_A [6]),
	.cin(gnd),
	.combout(\Master_0|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector5~3 .lut_mask = 16'hFBC8;
defparam \Master_0|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N21
dffeas \Slave_1|SRAM_A[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[6]~26_combout ),
	.asdata(\Master_0|Selector5~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[6] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N22
cycloneive_lcell_comb \Slave_1|SRAM_A[7]~28 (
// Equation(s):
// \Slave_1|SRAM_A[7]~28_combout  = (\Slave_1|SRAM_A [7] & (!\Slave_1|SRAM_A[6]~27 )) # (!\Slave_1|SRAM_A [7] & ((\Slave_1|SRAM_A[6]~27 ) # (GND)))
// \Slave_1|SRAM_A[7]~29  = CARRY((!\Slave_1|SRAM_A[6]~27 ) # (!\Slave_1|SRAM_A [7]))

	.dataa(gnd),
	.datab(\Slave_1|SRAM_A [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[6]~27 ),
	.combout(\Slave_1|SRAM_A[7]~28_combout ),
	.cout(\Slave_1|SRAM_A[7]~29 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[7]~28 .lut_mask = 16'h3C3F;
defparam \Slave_1|SRAM_A[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N14
cycloneive_lcell_comb \Master_0|Selector4~1 (
// Equation(s):
// \Master_0|Selector4~1_combout  = (\Master_0|layer1_wrt_addr [5] & ((\Master_0|state.WAIT_LAYER0_READ_READY~q ) # ((\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & \Master_0|kernel_center [7])))) # (!\Master_0|layer1_wrt_addr [5] & 
// (((\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & \Master_0|kernel_center [7]))))

	.dataa(\Master_0|layer1_wrt_addr [5]),
	.datab(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datac(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datad(\Master_0|kernel_center [7]),
	.cin(gnd),
	.combout(\Master_0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector4~1 .lut_mask = 16'hF888;
defparam \Master_0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N20
cycloneive_lcell_comb \Master_0|Selector4~0 (
// Equation(s):
// \Master_0|Selector4~0_combout  = (!\u_BUS|Equal1~0_combout  & (((\Master_0|offset_row[1]~0_combout  & !\Master_0|Selector0~0_combout )) # (!\Master_0|Selector5~0_combout )))

	.dataa(\Master_0|offset_row[1]~0_combout ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|Selector5~0_combout ),
	.datad(\Master_0|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector4~0 .lut_mask = 16'h0323;
defparam \Master_0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N0
cycloneive_lcell_comb \Master_0|layer1_A[7] (
// Equation(s):
// \Master_0|layer1_A [7] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_wrt_addr [7]))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_A [7]))

	.dataa(gnd),
	.datab(\Master_0|layer1_A [7]),
	.datac(\Master_0|layer1_wrt_addr [7]),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_A [7]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[7] .lut_mask = 16'hF0CC;
defparam \Master_0|layer1_A[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N16
cycloneive_lcell_comb \Master_0|Selector4~2 (
// Equation(s):
// \Master_0|Selector4~2_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector4~1_combout ) # ((\Master_0|Selector4~0_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [7]))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|Selector4~1_combout ),
	.datac(\Master_0|Selector4~0_combout ),
	.datad(\Master_0|layer1_A [7]),
	.cin(gnd),
	.combout(\Master_0|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector4~2 .lut_mask = 16'hFDA8;
defparam \Master_0|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N23
dffeas \Slave_1|SRAM_A[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[7]~28_combout ),
	.asdata(\Master_0|Selector4~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[7] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N24
cycloneive_lcell_comb \Slave_1|SRAM_A[8]~30 (
// Equation(s):
// \Slave_1|SRAM_A[8]~30_combout  = (\Slave_1|SRAM_A [8] & (\Slave_1|SRAM_A[7]~29  $ (GND))) # (!\Slave_1|SRAM_A [8] & (!\Slave_1|SRAM_A[7]~29  & VCC))
// \Slave_1|SRAM_A[8]~31  = CARRY((\Slave_1|SRAM_A [8] & !\Slave_1|SRAM_A[7]~29 ))

	.dataa(gnd),
	.datab(\Slave_1|SRAM_A [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[7]~29 ),
	.combout(\Slave_1|SRAM_A[8]~30_combout ),
	.cout(\Slave_1|SRAM_A[8]~31 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[8]~30 .lut_mask = 16'hC30C;
defparam \Slave_1|SRAM_A[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N30
cycloneive_lcell_comb \Master_0|Selector3~1 (
// Equation(s):
// \Master_0|Selector3~1_combout  = (\Master_0|layer1_wrt_addr [6] & ((\Master_0|state.WAIT_LAYER0_READ_READY~q ) # ((\Master_0|kernel_center [8] & \Master_0|state.WAIT_LAYER0_WRITE_READY~q )))) # (!\Master_0|layer1_wrt_addr [6] & (((\Master_0|kernel_center 
// [8] & \Master_0|state.WAIT_LAYER0_WRITE_READY~q ))))

	.dataa(\Master_0|layer1_wrt_addr [6]),
	.datab(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datac(\Master_0|kernel_center [8]),
	.datad(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.cin(gnd),
	.combout(\Master_0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector3~1 .lut_mask = 16'hF888;
defparam \Master_0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N22
cycloneive_lcell_comb \Master_0|Selector3~0 (
// Equation(s):
// \Master_0|Selector3~0_combout  = (!\u_BUS|Equal1~0_combout  & (((\Master_0|offset_row[2]~2_combout  & !\Master_0|Selector0~0_combout )) # (!\Master_0|Selector5~0_combout )))

	.dataa(\u_BUS|Equal1~0_combout ),
	.datab(\Master_0|offset_row[2]~2_combout ),
	.datac(\Master_0|Selector0~0_combout ),
	.datad(\Master_0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector3~0 .lut_mask = 16'h0455;
defparam \Master_0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N2
cycloneive_lcell_comb \Master_0|layer1_A[8] (
// Equation(s):
// \Master_0|layer1_A [8] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_wrt_addr [8]))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_A [8]))

	.dataa(gnd),
	.datab(\Master_0|layer1_A [8]),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.datad(\Master_0|layer1_wrt_addr [8]),
	.cin(gnd),
	.combout(\Master_0|layer1_A [8]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[8] .lut_mask = 16'hFC0C;
defparam \Master_0|layer1_A[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N16
cycloneive_lcell_comb \Master_0|Selector3~2 (
// Equation(s):
// \Master_0|Selector3~2_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector3~1_combout ) # ((\Master_0|Selector3~0_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [8]))))

	.dataa(\Master_0|Selector3~1_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|Selector3~0_combout ),
	.datad(\Master_0|layer1_A [8]),
	.cin(gnd),
	.combout(\Master_0|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector3~2 .lut_mask = 16'hFBC8;
defparam \Master_0|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N25
dffeas \Slave_1|SRAM_A[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[8]~30_combout ),
	.asdata(\Master_0|Selector3~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[8] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N26
cycloneive_lcell_comb \Slave_1|SRAM_A[9]~32 (
// Equation(s):
// \Slave_1|SRAM_A[9]~32_combout  = (\Slave_1|SRAM_A [9] & (!\Slave_1|SRAM_A[8]~31 )) # (!\Slave_1|SRAM_A [9] & ((\Slave_1|SRAM_A[8]~31 ) # (GND)))
// \Slave_1|SRAM_A[9]~33  = CARRY((!\Slave_1|SRAM_A[8]~31 ) # (!\Slave_1|SRAM_A [9]))

	.dataa(gnd),
	.datab(\Slave_1|SRAM_A [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[8]~31 ),
	.combout(\Slave_1|SRAM_A[9]~32_combout ),
	.cout(\Slave_1|SRAM_A[9]~33 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[9]~32 .lut_mask = 16'h3C3F;
defparam \Slave_1|SRAM_A[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N8
cycloneive_lcell_comb \Master_0|Selector2~1 (
// Equation(s):
// \Master_0|Selector2~1_combout  = (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & ((\Master_0|kernel_center [9]) # ((\Master_0|state.WAIT_LAYER0_READ_READY~q  & \Master_0|layer1_wrt_addr [7])))) # (!\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & 
// (\Master_0|state.WAIT_LAYER0_READ_READY~q  & (\Master_0|layer1_wrt_addr [7])))

	.dataa(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datab(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datac(\Master_0|layer1_wrt_addr [7]),
	.datad(\Master_0|kernel_center [9]),
	.cin(gnd),
	.combout(\Master_0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector2~1 .lut_mask = 16'hEAC0;
defparam \Master_0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N18
cycloneive_lcell_comb \Master_0|layer1_A[9] (
// Equation(s):
// \Master_0|layer1_A [9] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_wrt_addr [9]))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_A [9]))

	.dataa(gnd),
	.datab(\Master_0|layer1_A [9]),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.datad(\Master_0|layer1_wrt_addr [9]),
	.cin(gnd),
	.combout(\Master_0|layer1_A [9]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[9] .lut_mask = 16'hFC0C;
defparam \Master_0|layer1_A[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N14
cycloneive_lcell_comb \Master_0|Selector2~0 (
// Equation(s):
// \Master_0|Selector2~0_combout  = (!\u_BUS|Equal1~0_combout  & (((\Master_0|offset_row[3]~4_combout  & !\Master_0|Selector0~0_combout )) # (!\Master_0|Selector5~0_combout )))

	.dataa(\Master_0|offset_row[3]~4_combout ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|Selector5~0_combout ),
	.datad(\Master_0|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector2~0 .lut_mask = 16'h0323;
defparam \Master_0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N28
cycloneive_lcell_comb \Master_0|Selector2~2 (
// Equation(s):
// \Master_0|Selector2~2_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector2~1_combout ) # ((\Master_0|Selector2~0_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [9]))))

	.dataa(\Master_0|Selector2~1_combout ),
	.datab(\Master_0|layer1_A [9]),
	.datac(\Master_0|Selector2~0_combout ),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector2~2 .lut_mask = 16'hFACC;
defparam \Master_0|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N27
dffeas \Slave_1|SRAM_A[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[9]~32_combout ),
	.asdata(\Master_0|Selector2~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[9] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N28
cycloneive_lcell_comb \Slave_1|SRAM_A[10]~34 (
// Equation(s):
// \Slave_1|SRAM_A[10]~34_combout  = (\Slave_1|SRAM_A [10] & (\Slave_1|SRAM_A[9]~33  $ (GND))) # (!\Slave_1|SRAM_A [10] & (!\Slave_1|SRAM_A[9]~33  & VCC))
// \Slave_1|SRAM_A[10]~35  = CARRY((\Slave_1|SRAM_A [10] & !\Slave_1|SRAM_A[9]~33 ))

	.dataa(gnd),
	.datab(\Slave_1|SRAM_A [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[9]~33 ),
	.combout(\Slave_1|SRAM_A[10]~34_combout ),
	.cout(\Slave_1|SRAM_A[10]~35 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[10]~34 .lut_mask = 16'hC30C;
defparam \Slave_1|SRAM_A[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \Master_0|Selector1~0 (
// Equation(s):
// \Master_0|Selector1~0_combout  = (!\u_BUS|Equal1~0_combout  & (((\Master_0|offset_row[4]~6_combout  & !\Master_0|Selector0~0_combout )) # (!\Master_0|Selector5~0_combout )))

	.dataa(\Master_0|offset_row[4]~6_combout ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|Selector0~0_combout ),
	.datad(\Master_0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector1~0 .lut_mask = 16'h0233;
defparam \Master_0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N6
cycloneive_lcell_comb \Master_0|Selector1~1 (
// Equation(s):
// \Master_0|Selector1~1_combout  = (\Master_0|layer1_wrt_addr [8] & ((\Master_0|state.WAIT_LAYER0_READ_READY~q ) # ((\Master_0|kernel_center [10] & \Master_0|state.WAIT_LAYER0_WRITE_READY~q )))) # (!\Master_0|layer1_wrt_addr [8] & (((\Master_0|kernel_center 
// [10] & \Master_0|state.WAIT_LAYER0_WRITE_READY~q ))))

	.dataa(\Master_0|layer1_wrt_addr [8]),
	.datab(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datac(\Master_0|kernel_center [10]),
	.datad(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.cin(gnd),
	.combout(\Master_0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector1~1 .lut_mask = 16'hF888;
defparam \Master_0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N10
cycloneive_lcell_comb \Master_0|layer1_A[10] (
// Equation(s):
// \Master_0|layer1_A [10] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_wrt_addr [10]))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_A [10]))

	.dataa(\Master_0|layer1_A [10]),
	.datab(gnd),
	.datac(\Master_0|layer1_wrt_addr [10]),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_A [10]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[10] .lut_mask = 16'hF0AA;
defparam \Master_0|layer1_A[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N30
cycloneive_lcell_comb \Master_0|Selector1~2 (
// Equation(s):
// \Master_0|Selector1~2_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector1~0_combout ) # ((\Master_0|Selector1~1_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [10]))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|Selector1~0_combout ),
	.datac(\Master_0|Selector1~1_combout ),
	.datad(\Master_0|layer1_A [10]),
	.cin(gnd),
	.combout(\Master_0|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector1~2 .lut_mask = 16'hFDA8;
defparam \Master_0|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N29
dffeas \Slave_1|SRAM_A[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[10]~34_combout ),
	.asdata(\Master_0|Selector1~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[10] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N30
cycloneive_lcell_comb \Slave_1|SRAM_A[11]~36 (
// Equation(s):
// \Slave_1|SRAM_A[11]~36_combout  = \Slave_1|SRAM_A[10]~35  $ (\Slave_1|SRAM_A [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Slave_1|SRAM_A [11]),
	.cin(\Slave_1|SRAM_A[10]~35 ),
	.combout(\Slave_1|SRAM_A[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[11]~36 .lut_mask = 16'h0FF0;
defparam \Slave_1|SRAM_A[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneive_lcell_comb \Master_0|Selector0~1 (
// Equation(s):
// \Master_0|Selector0~1_combout  = (!\u_BUS|Equal1~0_combout  & (((\Master_0|offset_row[5]~8_combout  & !\Master_0|Selector0~0_combout )) # (!\Master_0|Selector5~0_combout )))

	.dataa(\Master_0|offset_row[5]~8_combout ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|Selector0~0_combout ),
	.datad(\Master_0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector0~1 .lut_mask = 16'h0233;
defparam \Master_0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N28
cycloneive_lcell_comb \Master_0|layer1_A[11] (
// Equation(s):
// \Master_0|layer1_A [11] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_wrt_addr [11]))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_A [11]))

	.dataa(gnd),
	.datab(\Master_0|layer1_A [11]),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.datad(\Master_0|layer1_wrt_addr [11]),
	.cin(gnd),
	.combout(\Master_0|layer1_A [11]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_A[11] .lut_mask = 16'hFC0C;
defparam \Master_0|layer1_A[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N20
cycloneive_lcell_comb \Master_0|Selector0~2 (
// Equation(s):
// \Master_0|Selector0~2_combout  = (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & ((\Master_0|kernel_center [11]) # ((\Master_0|state.WAIT_LAYER0_READ_READY~q  & \Master_0|layer1_wrt_addr [9])))) # (!\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & 
// (((\Master_0|state.WAIT_LAYER0_READ_READY~q  & \Master_0|layer1_wrt_addr [9]))))

	.dataa(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datab(\Master_0|kernel_center [11]),
	.datac(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datad(\Master_0|layer1_wrt_addr [9]),
	.cin(gnd),
	.combout(\Master_0|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector0~2 .lut_mask = 16'hF888;
defparam \Master_0|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N18
cycloneive_lcell_comb \Master_0|Selector0~3 (
// Equation(s):
// \Master_0|Selector0~3_combout  = (\Master_0|WideOr0~0_combout  & ((\Master_0|Selector0~1_combout ) # ((\Master_0|Selector0~2_combout )))) # (!\Master_0|WideOr0~0_combout  & (((\Master_0|layer1_A [11]))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|Selector0~1_combout ),
	.datac(\Master_0|layer1_A [11]),
	.datad(\Master_0|Selector0~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector0~3 .lut_mask = 16'hFAD8;
defparam \Master_0|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N31
dffeas \Slave_1|SRAM_A[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[11]~36_combout ),
	.asdata(\Master_0|Selector0~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_1|state.IDLE~q ),
	.ena(\Slave_1|SRAM_A[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[11] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L0[2]~input (
	.i(SRAM_Q_L0[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[2]~input .bus_hold = "false";
defparam \SRAM_Q_L0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y38_N7
dffeas \Slave_1|RDATA_S[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[2]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[2] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[2]~input (
	.i(ROM_Q_IMG[2]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[2]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[2]~input .bus_hold = "false";
defparam \ROM_Q_IMG[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N0
cycloneive_lcell_comb \Slave_0|RDATA_S[2]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[2]~feeder_combout  = \ROM_Q_IMG[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[2]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[2]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N1
dffeas \Slave_0|RDATA_S[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[2] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N6
cycloneive_lcell_comb \u_BUS|Mux13~0 (
// Equation(s):
// \u_BUS|Mux13~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [2]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [2]))))

	.dataa(\Master_0|WideOr0~combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Slave_1|RDATA_S [2]),
	.datad(\Slave_0|RDATA_S [2]),
	.cin(gnd),
	.combout(\u_BUS|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux13~0 .lut_mask = 16'h5410;
defparam \u_BUS|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N10
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|op_1~0_combout  = \Master_0|kernel_cnt [1] $ (VCC)
// \Master_0|Mod0|auto_generated|divider|divider|op_1~1  = CARRY(\Master_0|kernel_cnt [1])

	.dataa(gnd),
	.datab(\Master_0|kernel_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\Master_0|Mod0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h33CC;
defparam \Master_0|Mod0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N26
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0_combout  = (\Master_0|kernel_cnt [3] & !\Master_0|kernel_cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|kernel_cnt [3]),
	.datad(\Master_0|kernel_cnt [2]),
	.cin(gnd),
	.combout(\Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0 .lut_mask = 16'h00F0;
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N28
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout  = (!\Master_0|kernel_cnt [3] & \Master_0|kernel_cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|kernel_cnt [3]),
	.datad(\Master_0|kernel_cnt [2]),
	.cin(gnd),
	.combout(\Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1 .lut_mask = 16'h0F00;
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N12
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|op_1~2_combout  = (\Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout  & (!\Master_0|Mod0|auto_generated|divider|divider|op_1~1 )) # 
// (!\Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout  & ((\Master_0|Mod0|auto_generated|divider|divider|op_1~1 ) # (GND)))
// \Master_0|Mod0|auto_generated|divider|divider|op_1~3  = CARRY((!\Master_0|Mod0|auto_generated|divider|divider|op_1~1 ) # (!\Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout ))

	.dataa(gnd),
	.datab(\Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Mod0|auto_generated|divider|divider|op_1~1 ),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\Master_0|Mod0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'h3C3F;
defparam \Master_0|Mod0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N14
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|op_1~5 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|op_1~5_cout  = CARRY((\Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0_combout ) # (!\Master_0|Mod0|auto_generated|divider|divider|op_1~3 ))

	.dataa(\Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Mod0|auto_generated|divider|divider|op_1~3 ),
	.combout(),
	.cout(\Master_0|Mod0|auto_generated|divider|divider|op_1~5_cout ));
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|op_1~5 .lut_mask = 16'h00AF;
defparam \Master_0|Mod0|auto_generated|divider|divider|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N16
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout  = !\Master_0|Mod0|auto_generated|divider|divider|op_1~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|Mod0|auto_generated|divider|divider|op_1~5_cout ),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \Master_0|Mod0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N0
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout  = (\Master_0|Mod0|auto_generated|divider|divider|op_1~0_combout  & !\Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(\Master_0|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3 .lut_mask = 16'h00AA;
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N6
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2_combout  = (\Master_0|kernel_cnt [1] & \Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|kernel_cnt [1]),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2 .lut_mask = 16'hF000;
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N8
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~1 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~1_combout  = (\Master_0|Mod0|auto_generated|divider|divider|op_1~2_combout  & !\Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(\Master_0|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~1 .lut_mask = 16'h00AA;
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N22
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~0 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~0_combout  = (\Master_0|kernel_cnt [2] & (!\Master_0|kernel_cnt [3] & \Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout ))

	.dataa(\Master_0|kernel_cnt [2]),
	.datab(gnd),
	.datac(\Master_0|kernel_cnt [3]),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~0 .lut_mask = 16'h0A00;
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N8
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|op_2~0_combout  = \Master_0|kernel_cnt [0] $ (VCC)
// \Master_0|Mod0|auto_generated|divider|divider|op_2~1  = CARRY(\Master_0|kernel_cnt [0])

	.dataa(gnd),
	.datab(\Master_0|kernel_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\Master_0|Mod0|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h33CC;
defparam \Master_0|Mod0|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N10
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|op_2~2_combout  = (\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout  & (((!\Master_0|Mod0|auto_generated|divider|divider|op_2~1 )))) # 
// (!\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout  & ((\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2_combout  & (!\Master_0|Mod0|auto_generated|divider|divider|op_2~1 )) # 
// (!\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2_combout  & ((\Master_0|Mod0|auto_generated|divider|divider|op_2~1 ) # (GND)))))
// \Master_0|Mod0|auto_generated|divider|divider|op_2~3  = CARRY(((!\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout  & !\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2_combout )) # 
// (!\Master_0|Mod0|auto_generated|divider|divider|op_2~1 ))

	.dataa(\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout ),
	.datab(\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Mod0|auto_generated|divider|divider|op_2~1 ),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\Master_0|Mod0|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|op_2~2 .lut_mask = 16'h1E1F;
defparam \Master_0|Mod0|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N12
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|op_2~5_cout  = CARRY((\Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~1_combout ) # ((\Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~0_combout ) # 
// (!\Master_0|Mod0|auto_generated|divider|divider|op_2~3 )))

	.dataa(\Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~1_combout ),
	.datab(\Master_0|Mod0|auto_generated|divider|divider|StageOut[7]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Mod0|auto_generated|divider|divider|op_2~3 ),
	.combout(),
	.cout(\Master_0|Mod0|auto_generated|divider|divider|op_2~5_cout ));
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|op_2~5 .lut_mask = 16'h00EF;
defparam \Master_0|Mod0|auto_generated|divider|divider|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N14
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|op_2~6 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout  = !\Master_0|Mod0|auto_generated|divider|divider|op_2~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|Mod0|auto_generated|divider|divider|op_2~5_cout ),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|op_2~6 .lut_mask = 16'h0F0F;
defparam \Master_0|Mod0|auto_generated|divider|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N22
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout  = (\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout ) # 
// ((\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2_combout )))) # (!\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout  & (((\Master_0|Mod0|auto_generated|divider|divider|op_2~2_combout ))))

	.dataa(\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout ),
	.datab(\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~2_combout ),
	.datac(\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5 .lut_mask = 16'hEFE0;
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N30
cycloneive_lcell_comb \Master_0|kernel[0][0][0]~0 (
// Equation(s):
// \Master_0|kernel[0][0][0]~0_combout  = (!\rst~input_o  & (\Master_0|state.LOAD_FROM_ROM~q  & ((!\Master_0|kernel_cnt [2]) # (!\Master_0|kernel_cnt [3]))))

	.dataa(\Master_0|kernel_cnt [3]),
	.datab(\rst~input_o ),
	.datac(\Master_0|state.LOAD_FROM_ROM~q ),
	.datad(\Master_0|kernel_cnt [2]),
	.cin(gnd),
	.combout(\Master_0|kernel[0][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[0][0][0]~0 .lut_mask = 16'h1030;
defparam \Master_0|kernel[0][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N22
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|op_1~0_combout  = \Master_0|kernel_cnt [1] $ (VCC)
// \Master_0|Div0|auto_generated|divider|divider|op_1~1  = CARRY(\Master_0|kernel_cnt [1])

	.dataa(\Master_0|kernel_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Div0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\Master_0|Div0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h55AA;
defparam \Master_0|Div0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N24
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|op_1~2_combout  = (\Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout  & (!\Master_0|Div0|auto_generated|divider|divider|op_1~1 )) # 
// (!\Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout  & ((\Master_0|Div0|auto_generated|divider|divider|op_1~1 ) # (GND)))
// \Master_0|Div0|auto_generated|divider|divider|op_1~3  = CARRY((!\Master_0|Div0|auto_generated|divider|divider|op_1~1 ) # (!\Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout ))

	.dataa(gnd),
	.datab(\Master_0|Div0|auto_generated|divider|divider|StageOut[3]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Div0|auto_generated|divider|divider|op_1~1 ),
	.combout(\Master_0|Div0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\Master_0|Div0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'h3C3F;
defparam \Master_0|Div0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N26
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|op_1~5 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|op_1~5_cout  = CARRY((\Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0_combout ) # (!\Master_0|Div0|auto_generated|divider|divider|op_1~3 ))

	.dataa(gnd),
	.datab(\Master_0|Div0|auto_generated|divider|divider|StageOut[4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Div0|auto_generated|divider|divider|op_1~3 ),
	.combout(),
	.cout(\Master_0|Div0|auto_generated|divider|divider|op_1~5_cout ));
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|op_1~5 .lut_mask = 16'h00CF;
defparam \Master_0|Div0|auto_generated|divider|divider|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N28
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|op_1~6_combout  = !\Master_0|Div0|auto_generated|divider|divider|op_1~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|Div0|auto_generated|divider|divider|op_1~5_cout ),
	.combout(\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \Master_0|Div0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N2
cycloneive_lcell_comb \Master_0|kernel[0][0][0]~1 (
// Equation(s):
// \Master_0|kernel[0][0][0]~1_combout  = (\Master_0|kernel[0][0][0]~0_combout  & \Master_0|Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|kernel[0][0][0]~0_combout ),
	.datad(\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[0][0][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[0][0][0]~1 .lut_mask = 16'hF000;
defparam \Master_0|kernel[0][0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N10
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~3 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~3_combout  = (\Master_0|Div0|auto_generated|divider|divider|op_1~2_combout  & !\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(\Master_0|Div0|auto_generated|divider|divider|op_1~2_combout ),
	.datac(gnd),
	.datad(\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Div0|auto_generated|divider|divider|StageOut[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~3 .lut_mask = 16'h00CC;
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N20
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~2 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~2_combout  = (\Master_0|kernel_cnt [2] & (!\Master_0|kernel_cnt [3] & \Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ))

	.dataa(\Master_0|kernel_cnt [2]),
	.datab(gnd),
	.datac(\Master_0|kernel_cnt [3]),
	.datad(\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Div0|auto_generated|divider|divider|StageOut[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~2 .lut_mask = 16'h0A00;
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N4
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|StageOut[6]~4 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|StageOut[6]~4_combout  = (\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout  & (\Master_0|kernel_cnt [1])) # (!\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout  & 
// ((\Master_0|Div0|auto_generated|divider|divider|op_1~0_combout )))

	.dataa(\Master_0|kernel_cnt [1]),
	.datab(gnd),
	.datac(\Master_0|Div0|auto_generated|divider|divider|op_1~0_combout ),
	.datad(\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Div0|auto_generated|divider|divider|StageOut[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[6]~4 .lut_mask = 16'hAAF0;
defparam \Master_0|Div0|auto_generated|divider|divider|StageOut[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N12
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|op_2~1 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|op_2~1_cout  = CARRY((\Master_0|kernel_cnt [0] & \Master_0|Div0|auto_generated|divider|divider|StageOut[6]~4_combout ))

	.dataa(\Master_0|kernel_cnt [0]),
	.datab(\Master_0|Div0|auto_generated|divider|divider|StageOut[6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|Div0|auto_generated|divider|divider|op_2~1_cout ));
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|op_2~1 .lut_mask = 16'h0088;
defparam \Master_0|Div0|auto_generated|divider|divider|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N14
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|op_2~3 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|op_2~3_cout  = CARRY((!\Master_0|Div0|auto_generated|divider|divider|StageOut[7]~3_combout  & (!\Master_0|Div0|auto_generated|divider|divider|StageOut[7]~2_combout  & 
// !\Master_0|Div0|auto_generated|divider|divider|op_2~1_cout )))

	.dataa(\Master_0|Div0|auto_generated|divider|divider|StageOut[7]~3_combout ),
	.datab(\Master_0|Div0|auto_generated|divider|divider|StageOut[7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Div0|auto_generated|divider|divider|op_2~1_cout ),
	.combout(),
	.cout(\Master_0|Div0|auto_generated|divider|divider|op_2~3_cout ));
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|op_2~3 .lut_mask = 16'h0001;
defparam \Master_0|Div0|auto_generated|divider|divider|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N16
cycloneive_lcell_comb \Master_0|Div0|auto_generated|divider|divider|op_2~4 (
// Equation(s):
// \Master_0|Div0|auto_generated|divider|divider|op_2~4_combout  = \Master_0|Div0|auto_generated|divider|divider|op_2~3_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|Div0|auto_generated|divider|divider|op_2~3_cout ),
	.combout(\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Div0|auto_generated|divider|divider|op_2~4 .lut_mask = 16'hF0F0;
defparam \Master_0|Div0|auto_generated|divider|divider|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N16
cycloneive_lcell_comb \Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4 (
// Equation(s):
// \Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout  = (\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout  & (\Master_0|kernel_cnt [0])) # (!\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout  & 
// ((\Master_0|Mod0|auto_generated|divider|divider|op_2~0_combout )))

	.dataa(\Master_0|kernel_cnt [0]),
	.datab(\Master_0|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datac(gnd),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4 .lut_mask = 16'hAACC;
defparam \Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N30
cycloneive_lcell_comb \Master_0|kernel[1][0][0]~0 (
// Equation(s):
// \Master_0|kernel[1][0][0]~0_combout  = (!\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout  & (\Master_0|kernel[0][0][0]~1_combout  & (!\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout  & 
// !\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout )))

	.dataa(\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datab(\Master_0|kernel[0][0][0]~1_combout ),
	.datac(\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[1][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[1][0][0]~0 .lut_mask = 16'h0004;
defparam \Master_0|kernel[1][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N3
dffeas \Master_0|kernel[1][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][2] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[0]~input (
	.i(SRAM_Q_L0[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[0]~input .bus_hold = "false";
defparam \SRAM_Q_L0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y38_N3
dffeas \Slave_1|RDATA_S[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[0]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[0] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[0]~input (
	.i(ROM_Q_IMG[0]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[0]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[0]~input .bus_hold = "false";
defparam \ROM_Q_IMG[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N24
cycloneive_lcell_comb \Slave_0|RDATA_S[0]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[0]~feeder_combout  = \ROM_Q_IMG[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[0]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[0]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N25
dffeas \Slave_0|RDATA_S[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[0] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N2
cycloneive_lcell_comb \u_BUS|Mux15~0 (
// Equation(s):
// \u_BUS|Mux15~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [0]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [0]))))

	.dataa(\Master_0|WideOr0~combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Slave_1|RDATA_S [0]),
	.datad(\Slave_0|RDATA_S [0]),
	.cin(gnd),
	.combout(\u_BUS|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux15~0 .lut_mask = 16'h5410;
defparam \u_BUS|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N31
dffeas \Master_0|kernel[1][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][0] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[1]~input (
	.i(SRAM_Q_L0[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[1]~input .bus_hold = "false";
defparam \SRAM_Q_L0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y38_N23
dffeas \Slave_1|RDATA_S[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[1]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[1] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneive_io_ibuf \ROM_Q_IMG[1]~input (
	.i(ROM_Q_IMG[1]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[1]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[1]~input .bus_hold = "false";
defparam \ROM_Q_IMG[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N12
cycloneive_lcell_comb \Slave_0|RDATA_S[1]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[1]~feeder_combout  = \ROM_Q_IMG[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[1]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[1]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N13
dffeas \Slave_0|RDATA_S[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[1] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N22
cycloneive_lcell_comb \u_BUS|Mux14~0 (
// Equation(s):
// \u_BUS|Mux14~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [1]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [1]))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [1]),
	.datad(\Slave_0|RDATA_S [1]),
	.cin(gnd),
	.combout(\u_BUS|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux14~0 .lut_mask = 16'h3210;
defparam \u_BUS|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N1
dffeas \Master_0|kernel[1][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][1] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N0
cycloneive_lcell_comb \Master_0|Add3~1 (
// Equation(s):
// \Master_0|Add3~1_cout  = CARRY((!\Master_0|kernel[1][0][0]~q  & !\Master_0|kernel[1][0][1]~q ))

	.dataa(\Master_0|kernel[1][0][0]~q ),
	.datab(\Master_0|kernel[1][0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|Add3~1_cout ));
// synopsys translate_off
defparam \Master_0|Add3~1 .lut_mask = 16'h0011;
defparam \Master_0|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N2
cycloneive_lcell_comb \Master_0|Add3~2 (
// Equation(s):
// \Master_0|Add3~2_combout  = (\Master_0|kernel[1][0][2]~q  & ((\Master_0|Add3~1_cout ) # (GND))) # (!\Master_0|kernel[1][0][2]~q  & (!\Master_0|Add3~1_cout ))
// \Master_0|Add3~3  = CARRY((\Master_0|kernel[1][0][2]~q ) # (!\Master_0|Add3~1_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~1_cout ),
	.combout(\Master_0|Add3~2_combout ),
	.cout(\Master_0|Add3~3 ));
// synopsys translate_off
defparam \Master_0|Add3~2 .lut_mask = 16'hC3CF;
defparam \Master_0|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L0[3]~input (
	.i(SRAM_Q_L0[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[3]~input .bus_hold = "false";
defparam \SRAM_Q_L0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y38_N19
dffeas \Slave_1|RDATA_S[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[3]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[3] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[3]~input (
	.i(ROM_Q_IMG[3]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[3]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[3]~input .bus_hold = "false";
defparam \ROM_Q_IMG[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N16
cycloneive_lcell_comb \Slave_0|RDATA_S[3]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[3]~feeder_combout  = \ROM_Q_IMG[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[3]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[3]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N17
dffeas \Slave_0|RDATA_S[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[3] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N18
cycloneive_lcell_comb \u_BUS|Mux12~0 (
// Equation(s):
// \u_BUS|Mux12~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [3]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [3]))))

	.dataa(\Master_0|WideOr0~combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Slave_1|RDATA_S [3]),
	.datad(\Slave_0|RDATA_S [3]),
	.cin(gnd),
	.combout(\u_BUS|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux12~0 .lut_mask = 16'h5410;
defparam \u_BUS|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N0
cycloneive_lcell_comb \Master_0|kernel[0][1][0]~0 (
// Equation(s):
// \Master_0|kernel[0][1][0]~0_combout  = (!\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout  & (\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout  & (\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout  & 
// \Master_0|kernel[0][0][0]~1_combout )))

	.dataa(\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datab(\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ),
	.datac(\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ),
	.datad(\Master_0|kernel[0][0][0]~1_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[0][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[0][1][0]~0 .lut_mask = 16'h4000;
defparam \Master_0|kernel[0][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N5
dffeas \Master_0|kernel[0][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][3] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N3
dffeas \Master_0|kernel[0][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][2] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N31
dffeas \Master_0|kernel[0][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][0] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N1
dffeas \Master_0|kernel[0][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][1] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N0
cycloneive_lcell_comb \Master_0|Add1~1 (
// Equation(s):
// \Master_0|Add1~1_cout  = CARRY((!\Master_0|kernel[0][1][0]~q  & !\Master_0|kernel[0][1][1]~q ))

	.dataa(\Master_0|kernel[0][1][0]~q ),
	.datab(\Master_0|kernel[0][1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|Add1~1_cout ));
// synopsys translate_off
defparam \Master_0|Add1~1 .lut_mask = 16'h0011;
defparam \Master_0|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N2
cycloneive_lcell_comb \Master_0|Add1~3 (
// Equation(s):
// \Master_0|Add1~3_cout  = CARRY((\Master_0|kernel[0][1][2]~q ) # (!\Master_0|Add1~1_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~1_cout ),
	.combout(),
	.cout(\Master_0|Add1~3_cout ));
// synopsys translate_off
defparam \Master_0|Add1~3 .lut_mask = 16'h00CF;
defparam \Master_0|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N4
cycloneive_lcell_comb \Master_0|Add1~4 (
// Equation(s):
// \Master_0|Add1~4_combout  = (\Master_0|kernel[0][1][3]~q  & (!\Master_0|Add1~3_cout  & VCC)) # (!\Master_0|kernel[0][1][3]~q  & (\Master_0|Add1~3_cout  $ (GND)))
// \Master_0|Add1~5  = CARRY((!\Master_0|kernel[0][1][3]~q  & !\Master_0|Add1~3_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~3_cout ),
	.combout(\Master_0|Add1~4_combout ),
	.cout(\Master_0|Add1~5 ));
// synopsys translate_off
defparam \Master_0|Add1~4 .lut_mask = 16'h3C03;
defparam \Master_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[4]~input (
	.i(SRAM_Q_L0[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[4]~input .bus_hold = "false";
defparam \SRAM_Q_L0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N1
dffeas \Slave_1|RDATA_S[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[4]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[4] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \ROM_Q_IMG[4]~input (
	.i(ROM_Q_IMG[4]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[4]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[4]~input .bus_hold = "false";
defparam \ROM_Q_IMG[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N4
cycloneive_lcell_comb \Slave_0|RDATA_S[4]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[4]~feeder_combout  = \ROM_Q_IMG[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[4]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[4]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y38_N5
dffeas \Slave_0|RDATA_S[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[4] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N0
cycloneive_lcell_comb \u_BUS|Mux11~0 (
// Equation(s):
// \u_BUS|Mux11~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [4]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [4]))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [4]),
	.datad(\Slave_0|RDATA_S [4]),
	.cin(gnd),
	.combout(\u_BUS|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux11~0 .lut_mask = 16'h3210;
defparam \u_BUS|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N18
cycloneive_lcell_comb \Master_0|kernel[0][0][0]~2 (
// Equation(s):
// \Master_0|kernel[0][0][0]~2_combout  = (\Master_0|kernel[0][0][0]~1_combout  & (\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout  & (!\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout  & 
// !\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout )))

	.dataa(\Master_0|kernel[0][0][0]~1_combout ),
	.datab(\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ),
	.datac(\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[0][0][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[0][0][0]~2 .lut_mask = 16'h0008;
defparam \Master_0|kernel[0][0][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N7
dffeas \Master_0|kernel[0][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][4] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \Master_0|kernel[0][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][3] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N3
dffeas \Master_0|kernel[0][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][2] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N31
dffeas \Master_0|kernel[0][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][0] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \Master_0|kernel[0][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][1] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \Master_0|Add0~1 (
// Equation(s):
// \Master_0|Add0~1_cout  = CARRY((!\Master_0|kernel[0][0][0]~q  & !\Master_0|kernel[0][0][1]~q ))

	.dataa(\Master_0|kernel[0][0][0]~q ),
	.datab(\Master_0|kernel[0][0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|Add0~1_cout ));
// synopsys translate_off
defparam \Master_0|Add0~1 .lut_mask = 16'h0011;
defparam \Master_0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cycloneive_lcell_comb \Master_0|Add0~3 (
// Equation(s):
// \Master_0|Add0~3_cout  = CARRY((\Master_0|kernel[0][0][2]~q ) # (!\Master_0|Add0~1_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~1_cout ),
	.combout(),
	.cout(\Master_0|Add0~3_cout ));
// synopsys translate_off
defparam \Master_0|Add0~3 .lut_mask = 16'h00CF;
defparam \Master_0|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cycloneive_lcell_comb \Master_0|Add0~5 (
// Equation(s):
// \Master_0|Add0~5_cout  = CARRY((!\Master_0|kernel[0][0][3]~q  & !\Master_0|Add0~3_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~3_cout ),
	.combout(),
	.cout(\Master_0|Add0~5_cout ));
// synopsys translate_off
defparam \Master_0|Add0~5 .lut_mask = 16'h0003;
defparam \Master_0|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneive_lcell_comb \Master_0|Add0~6 (
// Equation(s):
// \Master_0|Add0~6_combout  = (\Master_0|kernel[0][0][4]~q  & ((\Master_0|Add0~5_cout ) # (GND))) # (!\Master_0|kernel[0][0][4]~q  & (!\Master_0|Add0~5_cout ))
// \Master_0|Add0~7  = CARRY((\Master_0|kernel[0][0][4]~q ) # (!\Master_0|Add0~5_cout ))

	.dataa(\Master_0|kernel[0][0][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~5_cout ),
	.combout(\Master_0|Add0~6_combout ),
	.cout(\Master_0|Add0~7 ));
// synopsys translate_off
defparam \Master_0|Add0~6 .lut_mask = 16'hA5AF;
defparam \Master_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N0
cycloneive_lcell_comb \Master_0|Add8~0 (
// Equation(s):
// \Master_0|Add8~0_combout  = (\Master_0|Add1~4_combout  & (\Master_0|Add0~6_combout  $ (VCC))) # (!\Master_0|Add1~4_combout  & (\Master_0|Add0~6_combout  & VCC))
// \Master_0|Add8~1  = CARRY((\Master_0|Add1~4_combout  & \Master_0|Add0~6_combout ))

	.dataa(\Master_0|Add1~4_combout ),
	.datab(\Master_0|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add8~0_combout ),
	.cout(\Master_0|Add8~1 ));
// synopsys translate_off
defparam \Master_0|Add8~0 .lut_mask = 16'h6688;
defparam \Master_0|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N24
cycloneive_lcell_comb \Master_0|kernel[0][2][0]~0 (
// Equation(s):
// \Master_0|kernel[0][2][0]~0_combout  = (\Master_0|kernel[0][0][0]~1_combout  & (\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout  & (\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout  & 
// !\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout )))

	.dataa(\Master_0|kernel[0][0][0]~1_combout ),
	.datab(\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ),
	.datac(\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[0][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[0][2][0]~0 .lut_mask = 16'h0080;
defparam \Master_0|kernel[0][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N7
dffeas \Master_0|kernel[0][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][4] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N5
dffeas \Master_0|kernel[0][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][3] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N3
dffeas \Master_0|kernel[0][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][2] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N31
dffeas \Master_0|kernel[0][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][0] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N1
dffeas \Master_0|kernel[0][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][1] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N0
cycloneive_lcell_comb \Master_0|Add2~1 (
// Equation(s):
// \Master_0|Add2~1_cout  = CARRY((!\Master_0|kernel[0][2][0]~q  & !\Master_0|kernel[0][2][1]~q ))

	.dataa(\Master_0|kernel[0][2][0]~q ),
	.datab(\Master_0|kernel[0][2][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|Add2~1_cout ));
// synopsys translate_off
defparam \Master_0|Add2~1 .lut_mask = 16'h0011;
defparam \Master_0|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N2
cycloneive_lcell_comb \Master_0|Add2~3 (
// Equation(s):
// \Master_0|Add2~3_cout  = CARRY((\Master_0|kernel[0][2][2]~q ) # (!\Master_0|Add2~1_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][2][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~1_cout ),
	.combout(),
	.cout(\Master_0|Add2~3_cout ));
// synopsys translate_off
defparam \Master_0|Add2~3 .lut_mask = 16'h00CF;
defparam \Master_0|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N4
cycloneive_lcell_comb \Master_0|Add2~5 (
// Equation(s):
// \Master_0|Add2~5_cout  = CARRY((!\Master_0|kernel[0][2][3]~q  & !\Master_0|Add2~3_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~3_cout ),
	.combout(),
	.cout(\Master_0|Add2~5_cout ));
// synopsys translate_off
defparam \Master_0|Add2~5 .lut_mask = 16'h0003;
defparam \Master_0|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N6
cycloneive_lcell_comb \Master_0|Add2~6 (
// Equation(s):
// \Master_0|Add2~6_combout  = (\Master_0|kernel[0][2][4]~q  & ((\Master_0|Add2~5_cout ) # (GND))) # (!\Master_0|kernel[0][2][4]~q  & (!\Master_0|Add2~5_cout ))
// \Master_0|Add2~7  = CARRY((\Master_0|kernel[0][2][4]~q ) # (!\Master_0|Add2~5_cout ))

	.dataa(\Master_0|kernel[0][2][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~5_cout ),
	.combout(\Master_0|Add2~6_combout ),
	.cout(\Master_0|Add2~7 ));
// synopsys translate_off
defparam \Master_0|Add2~6 .lut_mask = 16'hA5AF;
defparam \Master_0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N0
cycloneive_lcell_comb \Master_0|Add9~0 (
// Equation(s):
// \Master_0|Add9~0_combout  = (\Master_0|Add8~0_combout  & (\Master_0|Add2~6_combout  $ (VCC))) # (!\Master_0|Add8~0_combout  & (\Master_0|Add2~6_combout  & VCC))
// \Master_0|Add9~1  = CARRY((\Master_0|Add8~0_combout  & \Master_0|Add2~6_combout ))

	.dataa(\Master_0|Add8~0_combout ),
	.datab(\Master_0|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add9~0_combout ),
	.cout(\Master_0|Add9~1 ));
// synopsys translate_off
defparam \Master_0|Add9~0 .lut_mask = 16'h6688;
defparam \Master_0|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N14
cycloneive_lcell_comb \Master_0|Add10~0 (
// Equation(s):
// \Master_0|Add10~0_combout  = (\Master_0|Add3~2_combout  & (\Master_0|Add9~0_combout  $ (VCC))) # (!\Master_0|Add3~2_combout  & (\Master_0|Add9~0_combout  & VCC))
// \Master_0|Add10~1  = CARRY((\Master_0|Add3~2_combout  & \Master_0|Add9~0_combout ))

	.dataa(\Master_0|Add3~2_combout ),
	.datab(\Master_0|Add9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add10~0_combout ),
	.cout(\Master_0|Add10~1 ));
// synopsys translate_off
defparam \Master_0|Add10~0 .lut_mask = 16'h6688;
defparam \Master_0|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
cycloneive_lcell_comb \Master_0|kernel[1][1][0]~0 (
// Equation(s):
// \Master_0|kernel[1][1][0]~0_combout  = (\Master_0|kernel[0][0][0]~1_combout  & (!\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout  & (!\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout  & 
// \Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout )))

	.dataa(\Master_0|kernel[0][0][0]~1_combout ),
	.datab(\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ),
	.datac(\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[1][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[1][1][0]~0 .lut_mask = 16'h0200;
defparam \Master_0|kernel[1][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N15
dffeas \Master_0|kernel[1][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][0] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N14
cycloneive_lcell_comb \Master_0|Add11~0 (
// Equation(s):
// \Master_0|Add11~0_combout  = (\Master_0|Add10~0_combout  & (\Master_0|kernel[1][1][0]~q  $ (VCC))) # (!\Master_0|Add10~0_combout  & (\Master_0|kernel[1][1][0]~q  & VCC))
// \Master_0|Add11~1  = CARRY((\Master_0|Add10~0_combout  & \Master_0|kernel[1][1][0]~q ))

	.dataa(\Master_0|Add10~0_combout ),
	.datab(\Master_0|kernel[1][1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add11~0_combout ),
	.cout(\Master_0|Add11~1 ));
// synopsys translate_off
defparam \Master_0|Add11~0 .lut_mask = 16'h6688;
defparam \Master_0|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N28
cycloneive_lcell_comb \Master_0|kernel[1][2][0]~0 (
// Equation(s):
// \Master_0|kernel[1][2][0]~0_combout  = (\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout  & (\Master_0|kernel[0][0][0]~1_combout  & (!\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout  & 
// !\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout )))

	.dataa(\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datab(\Master_0|kernel[0][0][0]~1_combout ),
	.datac(\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[1][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[1][2][0]~0 .lut_mask = 16'h0008;
defparam \Master_0|kernel[1][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N3
dffeas \Master_0|kernel[1][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][2] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N31
dffeas \Master_0|kernel[1][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][0] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N1
dffeas \Master_0|kernel[1][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][1] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N0
cycloneive_lcell_comb \Master_0|Add4~1 (
// Equation(s):
// \Master_0|Add4~1_cout  = CARRY((!\Master_0|kernel[1][2][0]~q  & !\Master_0|kernel[1][2][1]~q ))

	.dataa(\Master_0|kernel[1][2][0]~q ),
	.datab(\Master_0|kernel[1][2][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|Add4~1_cout ));
// synopsys translate_off
defparam \Master_0|Add4~1 .lut_mask = 16'h0011;
defparam \Master_0|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N2
cycloneive_lcell_comb \Master_0|Add4~2 (
// Equation(s):
// \Master_0|Add4~2_combout  = (\Master_0|kernel[1][2][2]~q  & ((\Master_0|Add4~1_cout ) # (GND))) # (!\Master_0|kernel[1][2][2]~q  & (!\Master_0|Add4~1_cout ))
// \Master_0|Add4~3  = CARRY((\Master_0|kernel[1][2][2]~q ) # (!\Master_0|Add4~1_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][2][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~1_cout ),
	.combout(\Master_0|Add4~2_combout ),
	.cout(\Master_0|Add4~3 ));
// synopsys translate_off
defparam \Master_0|Add4~2 .lut_mask = 16'hC3CF;
defparam \Master_0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N12
cycloneive_lcell_comb \Master_0|Add12~0 (
// Equation(s):
// \Master_0|Add12~0_combout  = (\Master_0|Add11~0_combout  & (\Master_0|Add4~2_combout  $ (VCC))) # (!\Master_0|Add11~0_combout  & (\Master_0|Add4~2_combout  & VCC))
// \Master_0|Add12~1  = CARRY((\Master_0|Add11~0_combout  & \Master_0|Add4~2_combout ))

	.dataa(\Master_0|Add11~0_combout ),
	.datab(\Master_0|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add12~0_combout ),
	.cout(\Master_0|Add12~1 ));
// synopsys translate_off
defparam \Master_0|Add12~0 .lut_mask = 16'h6688;
defparam \Master_0|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N26
cycloneive_lcell_comb \Master_0|kernel[2][0][0]~2 (
// Equation(s):
// \Master_0|kernel[2][0][0]~2_combout  = (\Master_0|kernel[0][0][0]~0_combout  & (!\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout  & (!\Master_0|Mod0|auto_generated|divider|divider|op_2~0_combout  & 
// !\Master_0|Mod0|auto_generated|divider|divider|op_2~2_combout )))

	.dataa(\Master_0|kernel[0][0][0]~0_combout ),
	.datab(\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(\Master_0|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datad(\Master_0|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[2][0][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[2][0][0]~2 .lut_mask = 16'h0002;
defparam \Master_0|kernel[2][0][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N6
cycloneive_lcell_comb \Master_0|kernel[2][0][0]~3 (
// Equation(s):
// \Master_0|kernel[2][0][0]~3_combout  = (\Master_0|kernel[0][0][0]~0_combout  & (!\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout  & (!\Master_0|kernel_cnt [0] & !\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout )))

	.dataa(\Master_0|kernel[0][0][0]~0_combout ),
	.datab(\Master_0|Mod0|auto_generated|divider|divider|StageOut[6]~3_combout ),
	.datac(\Master_0|kernel_cnt [0]),
	.datad(\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[2][0][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[2][0][0]~3 .lut_mask = 16'h0002;
defparam \Master_0|kernel[2][0][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N18
cycloneive_lcell_comb \Master_0|kernel[2][0][0]~6 (
// Equation(s):
// \Master_0|kernel[2][0][0]~6_combout  = (\Master_0|kernel[2][0][0]~3_combout  & ((!\Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout ) # (!\Master_0|kernel_cnt [1])))

	.dataa(\Master_0|kernel_cnt [1]),
	.datab(gnd),
	.datac(\Master_0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\Master_0|kernel[2][0][0]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[2][0][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[2][0][0]~6 .lut_mask = 16'h5F00;
defparam \Master_0|kernel[2][0][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N4
cycloneive_lcell_comb \Master_0|kernel[2][0][0]~4 (
// Equation(s):
// \Master_0|kernel[2][0][0]~4_combout  = (\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout  & ((\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\Master_0|kernel[2][0][0]~6_combout ))) # 
// (!\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout  & (\Master_0|kernel[2][0][0]~2_combout ))))

	.dataa(\Master_0|kernel[2][0][0]~2_combout ),
	.datab(\Master_0|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datac(\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ),
	.datad(\Master_0|kernel[2][0][0]~6_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[2][0][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[2][0][0]~4 .lut_mask = 16'hE020;
defparam \Master_0|kernel[2][0][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N7
dffeas \Master_0|kernel[2][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][4] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N5
dffeas \Master_0|kernel[2][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][3] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N3
dffeas \Master_0|kernel[2][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][2] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N31
dffeas \Master_0|kernel[2][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][0] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N1
dffeas \Master_0|kernel[2][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][1] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N0
cycloneive_lcell_comb \Master_0|Add5~1 (
// Equation(s):
// \Master_0|Add5~1_cout  = CARRY((!\Master_0|kernel[2][0][0]~q  & !\Master_0|kernel[2][0][1]~q ))

	.dataa(\Master_0|kernel[2][0][0]~q ),
	.datab(\Master_0|kernel[2][0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|Add5~1_cout ));
// synopsys translate_off
defparam \Master_0|Add5~1 .lut_mask = 16'h0011;
defparam \Master_0|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N2
cycloneive_lcell_comb \Master_0|Add5~3 (
// Equation(s):
// \Master_0|Add5~3_cout  = CARRY((\Master_0|kernel[2][0][2]~q ) # (!\Master_0|Add5~1_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~1_cout ),
	.combout(),
	.cout(\Master_0|Add5~3_cout ));
// synopsys translate_off
defparam \Master_0|Add5~3 .lut_mask = 16'h00CF;
defparam \Master_0|Add5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N4
cycloneive_lcell_comb \Master_0|Add5~5 (
// Equation(s):
// \Master_0|Add5~5_cout  = CARRY((!\Master_0|kernel[2][0][3]~q  & !\Master_0|Add5~3_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~3_cout ),
	.combout(),
	.cout(\Master_0|Add5~5_cout ));
// synopsys translate_off
defparam \Master_0|Add5~5 .lut_mask = 16'h0003;
defparam \Master_0|Add5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N6
cycloneive_lcell_comb \Master_0|Add5~6 (
// Equation(s):
// \Master_0|Add5~6_combout  = (\Master_0|kernel[2][0][4]~q  & ((\Master_0|Add5~5_cout ) # (GND))) # (!\Master_0|kernel[2][0][4]~q  & (!\Master_0|Add5~5_cout ))
// \Master_0|Add5~7  = CARRY((\Master_0|kernel[2][0][4]~q ) # (!\Master_0|Add5~5_cout ))

	.dataa(\Master_0|kernel[2][0][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~5_cout ),
	.combout(\Master_0|Add5~6_combout ),
	.cout(\Master_0|Add5~7 ));
// synopsys translate_off
defparam \Master_0|Add5~6 .lut_mask = 16'hA5AF;
defparam \Master_0|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cycloneive_lcell_comb \Master_0|Add13~0 (
// Equation(s):
// \Master_0|Add13~0_combout  = (\Master_0|Add12~0_combout  & (\Master_0|Add5~6_combout  $ (VCC))) # (!\Master_0|Add12~0_combout  & (\Master_0|Add5~6_combout  & VCC))
// \Master_0|Add13~1  = CARRY((\Master_0|Add12~0_combout  & \Master_0|Add5~6_combout ))

	.dataa(\Master_0|Add12~0_combout ),
	.datab(\Master_0|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add13~0_combout ),
	.cout(\Master_0|Add13~1 ));
// synopsys translate_off
defparam \Master_0|Add13~0 .lut_mask = 16'h6688;
defparam \Master_0|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N18
cycloneive_lcell_comb \Master_0|kernel[2][0][0]~5 (
// Equation(s):
// \Master_0|kernel[2][0][0]~5_combout  = (\Master_0|kernel[0][0][0]~0_combout  & (\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout  & !\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][0]~0_combout ),
	.datac(\Master_0|Div0|auto_generated|divider|divider|op_2~4_combout ),
	.datad(\Master_0|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[2][0][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[2][0][0]~5 .lut_mask = 16'h00C0;
defparam \Master_0|kernel[2][0][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N6
cycloneive_lcell_comb \Master_0|kernel[2][1][0]~0 (
// Equation(s):
// \Master_0|kernel[2][1][0]~0_combout  = (\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout  & (!\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout  & \Master_0|kernel[2][0][0]~5_combout ))

	.dataa(gnd),
	.datab(\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ),
	.datac(\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datad(\Master_0|kernel[2][0][0]~5_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[2][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[2][1][0]~0 .lut_mask = 16'h0C00;
defparam \Master_0|kernel[2][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N5
dffeas \Master_0|kernel[2][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][3] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N3
dffeas \Master_0|kernel[2][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][2] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N31
dffeas \Master_0|kernel[2][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][0] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N1
dffeas \Master_0|kernel[2][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][1] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N0
cycloneive_lcell_comb \Master_0|Add6~1 (
// Equation(s):
// \Master_0|Add6~1_cout  = CARRY((!\Master_0|kernel[2][1][0]~q  & !\Master_0|kernel[2][1][1]~q ))

	.dataa(\Master_0|kernel[2][1][0]~q ),
	.datab(\Master_0|kernel[2][1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|Add6~1_cout ));
// synopsys translate_off
defparam \Master_0|Add6~1 .lut_mask = 16'h0011;
defparam \Master_0|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N2
cycloneive_lcell_comb \Master_0|Add6~3 (
// Equation(s):
// \Master_0|Add6~3_cout  = CARRY((\Master_0|kernel[2][1][2]~q ) # (!\Master_0|Add6~1_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~1_cout ),
	.combout(),
	.cout(\Master_0|Add6~3_cout ));
// synopsys translate_off
defparam \Master_0|Add6~3 .lut_mask = 16'h00CF;
defparam \Master_0|Add6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N4
cycloneive_lcell_comb \Master_0|Add6~4 (
// Equation(s):
// \Master_0|Add6~4_combout  = (\Master_0|kernel[2][1][3]~q  & (!\Master_0|Add6~3_cout  & VCC)) # (!\Master_0|kernel[2][1][3]~q  & (\Master_0|Add6~3_cout  $ (GND)))
// \Master_0|Add6~5  = CARRY((!\Master_0|kernel[2][1][3]~q  & !\Master_0|Add6~3_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~3_cout ),
	.combout(\Master_0|Add6~4_combout ),
	.cout(\Master_0|Add6~5 ));
// synopsys translate_off
defparam \Master_0|Add6~4 .lut_mask = 16'h3C03;
defparam \Master_0|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneive_lcell_comb \Master_0|Add14~0 (
// Equation(s):
// \Master_0|Add14~0_combout  = (\Master_0|Add13~0_combout  & (\Master_0|Add6~4_combout  $ (VCC))) # (!\Master_0|Add13~0_combout  & (\Master_0|Add6~4_combout  & VCC))
// \Master_0|Add14~1  = CARRY((\Master_0|Add13~0_combout  & \Master_0|Add6~4_combout ))

	.dataa(\Master_0|Add13~0_combout ),
	.datab(\Master_0|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add14~0_combout ),
	.cout(\Master_0|Add14~1 ));
// synopsys translate_off
defparam \Master_0|Add14~0 .lut_mask = 16'h6688;
defparam \Master_0|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N20
cycloneive_lcell_comb \Master_0|kernel[2][2][0]~0 (
// Equation(s):
// \Master_0|kernel[2][2][0]~0_combout  = (\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout  & (!\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout  & \Master_0|kernel[2][0][0]~5_combout ))

	.dataa(\Master_0|Mod0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datab(\Master_0|Mod0|auto_generated|divider|divider|StageOut[9]~4_combout ),
	.datac(gnd),
	.datad(\Master_0|kernel[2][0][0]~5_combout ),
	.cin(gnd),
	.combout(\Master_0|kernel[2][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[2][2][0]~0 .lut_mask = 16'h2200;
defparam \Master_0|kernel[2][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N7
dffeas \Master_0|kernel[2][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][4] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y37_N5
dffeas \Master_0|kernel[2][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][3] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N21
dffeas \Master_0|kernel[2][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][2] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y37_N23
dffeas \Master_0|kernel[2][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][0] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y37_N1
dffeas \Master_0|kernel[2][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][1] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
cycloneive_lcell_comb \Master_0|Add7~1 (
// Equation(s):
// \Master_0|Add7~1_cout  = CARRY((!\Master_0|kernel[2][2][0]~q  & !\Master_0|kernel[2][2][1]~q ))

	.dataa(\Master_0|kernel[2][2][0]~q ),
	.datab(\Master_0|kernel[2][2][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|Add7~1_cout ));
// synopsys translate_off
defparam \Master_0|Add7~1 .lut_mask = 16'h0011;
defparam \Master_0|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
cycloneive_lcell_comb \Master_0|Add7~3 (
// Equation(s):
// \Master_0|Add7~3_cout  = CARRY((\Master_0|kernel[2][2][2]~q ) # (!\Master_0|Add7~1_cout ))

	.dataa(\Master_0|kernel[2][2][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~1_cout ),
	.combout(),
	.cout(\Master_0|Add7~3_cout ));
// synopsys translate_off
defparam \Master_0|Add7~3 .lut_mask = 16'h00AF;
defparam \Master_0|Add7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N4
cycloneive_lcell_comb \Master_0|Add7~5 (
// Equation(s):
// \Master_0|Add7~5_cout  = CARRY((!\Master_0|kernel[2][2][3]~q  & !\Master_0|Add7~3_cout ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~3_cout ),
	.combout(),
	.cout(\Master_0|Add7~5_cout ));
// synopsys translate_off
defparam \Master_0|Add7~5 .lut_mask = 16'h0003;
defparam \Master_0|Add7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N6
cycloneive_lcell_comb \Master_0|Add7~6 (
// Equation(s):
// \Master_0|Add7~6_combout  = (\Master_0|kernel[2][2][4]~q  & ((\Master_0|Add7~5_cout ) # (GND))) # (!\Master_0|kernel[2][2][4]~q  & (!\Master_0|Add7~5_cout ))
// \Master_0|Add7~7  = CARRY((\Master_0|kernel[2][2][4]~q ) # (!\Master_0|Add7~5_cout ))

	.dataa(\Master_0|kernel[2][2][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~5_cout ),
	.combout(\Master_0|Add7~6_combout ),
	.cout(\Master_0|Add7~7 ));
// synopsys translate_off
defparam \Master_0|Add7~6 .lut_mask = 16'hA5AF;
defparam \Master_0|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
cycloneive_lcell_comb \Master_0|Add15~0 (
// Equation(s):
// \Master_0|Add15~0_combout  = (\Master_0|Add14~0_combout  & (\Master_0|Add7~6_combout  $ (VCC))) # (!\Master_0|Add14~0_combout  & (\Master_0|Add7~6_combout  & VCC))
// \Master_0|Add15~1  = CARRY((\Master_0|Add14~0_combout  & \Master_0|Add7~6_combout ))

	.dataa(\Master_0|Add14~0_combout ),
	.datab(\Master_0|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add15~0_combout ),
	.cout(\Master_0|Add15~1 ));
// synopsys translate_off
defparam \Master_0|Add15~0 .lut_mask = 16'h6688;
defparam \Master_0|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y38_N22
cycloneive_io_ibuf \SRAM_Q_L0[15]~input (
	.i(SRAM_Q_L0[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[15]~input .bus_hold = "false";
defparam \SRAM_Q_L0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y38_N15
dffeas \Slave_1|RDATA_S[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[15]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[15] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X71_Y53_N8
cycloneive_io_ibuf \ROM_Q_IMG[15]~input (
	.i(ROM_Q_IMG[15]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[15]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[15]~input .bus_hold = "false";
defparam \ROM_Q_IMG[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N28
cycloneive_lcell_comb \Slave_0|RDATA_S[15]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[15]~feeder_combout  = \ROM_Q_IMG[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[15]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[15]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N29
dffeas \Slave_0|RDATA_S[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[15] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N14
cycloneive_lcell_comb \u_BUS|Mux0~0 (
// Equation(s):
// \u_BUS|Mux0~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [15]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [15]))))

	.dataa(\Master_0|WideOr0~combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Slave_1|RDATA_S [15]),
	.datad(\Slave_0|RDATA_S [15]),
	.cin(gnd),
	.combout(\u_BUS|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux0~0 .lut_mask = 16'h5410;
defparam \u_BUS|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N19
dffeas \Master_0|kernel[2][2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][15] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[14]~input (
	.i(SRAM_Q_L0[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[14]~input .bus_hold = "false";
defparam \SRAM_Q_L0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N9
dffeas \Slave_1|RDATA_S[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[14]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[14] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneive_io_ibuf \ROM_Q_IMG[14]~input (
	.i(ROM_Q_IMG[14]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[14]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[14]~input .bus_hold = "false";
defparam \ROM_Q_IMG[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N18
cycloneive_lcell_comb \Slave_0|RDATA_S[14]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[14]~feeder_combout  = \ROM_Q_IMG[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[14]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[14]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N19
dffeas \Slave_0|RDATA_S[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[14] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N8
cycloneive_lcell_comb \u_BUS|Mux1~0 (
// Equation(s):
// \u_BUS|Mux1~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [14]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [14]))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [14]),
	.datad(\Slave_0|RDATA_S [14]),
	.cin(gnd),
	.combout(\u_BUS|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux1~0 .lut_mask = 16'h3210;
defparam \u_BUS|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N27
dffeas \Master_0|kernel[2][2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][14] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[13]~input (
	.i(SRAM_Q_L0[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[13]~input .bus_hold = "false";
defparam \SRAM_Q_L0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y38_N11
dffeas \Slave_1|RDATA_S[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[13]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[13] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N8
cycloneive_io_ibuf \ROM_Q_IMG[13]~input (
	.i(ROM_Q_IMG[13]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[13]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[13]~input .bus_hold = "false";
defparam \ROM_Q_IMG[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N20
cycloneive_lcell_comb \Slave_0|RDATA_S[13]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[13]~feeder_combout  = \ROM_Q_IMG[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[13]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[13]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N21
dffeas \Slave_0|RDATA_S[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[13] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N10
cycloneive_lcell_comb \u_BUS|Mux2~0 (
// Equation(s):
// \u_BUS|Mux2~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [13]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [13]))))

	.dataa(\Master_0|WideOr0~combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Slave_1|RDATA_S [13]),
	.datad(\Slave_0|RDATA_S [13]),
	.cin(gnd),
	.combout(\u_BUS|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux2~0 .lut_mask = 16'h5410;
defparam \u_BUS|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N25
dffeas \Master_0|kernel[2][2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][13] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[12]~input (
	.i(ROM_Q_IMG[12]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[12]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[12]~input .bus_hold = "false";
defparam \ROM_Q_IMG[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y38_N7
dffeas \Slave_0|RDATA_S[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM_Q_IMG[12]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[12] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[12]~input (
	.i(SRAM_Q_L0[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[12]~input .bus_hold = "false";
defparam \SRAM_Q_L0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N15
dffeas \Slave_1|RDATA_S[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[12]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[12] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N14
cycloneive_lcell_comb \u_BUS|Mux3~0 (
// Equation(s):
// \u_BUS|Mux3~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & (\Slave_0|RDATA_S [12])) # (!\Master_0|WideOr1~combout  & ((\Slave_1|RDATA_S [12])))))

	.dataa(\Master_0|WideOr0~combout ),
	.datab(\Slave_0|RDATA_S [12]),
	.datac(\Slave_1|RDATA_S [12]),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux3~0 .lut_mask = 16'h4450;
defparam \u_BUS|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N21
dffeas \Master_0|kernel[2][2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][12] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L0[11]~input (
	.i(SRAM_Q_L0[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[11]~input .bus_hold = "false";
defparam \SRAM_Q_L0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N31
dffeas \Slave_1|RDATA_S[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[11]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[11] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N8
cycloneive_io_ibuf \ROM_Q_IMG[11]~input (
	.i(ROM_Q_IMG[11]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[11]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[11]~input .bus_hold = "false";
defparam \ROM_Q_IMG[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N12
cycloneive_lcell_comb \Slave_0|RDATA_S[11]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[11]~feeder_combout  = \ROM_Q_IMG[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[11]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[11]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N13
dffeas \Slave_0|RDATA_S[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[11] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N30
cycloneive_lcell_comb \u_BUS|Mux4~0 (
// Equation(s):
// \u_BUS|Mux4~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [11]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [11]))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [11]),
	.datad(\Slave_0|RDATA_S [11]),
	.cin(gnd),
	.combout(\u_BUS|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux4~0 .lut_mask = 16'h3210;
defparam \u_BUS|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N21
dffeas \Master_0|kernel[2][2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][11] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[10]~input (
	.i(SRAM_Q_L0[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[10]~input .bus_hold = "false";
defparam \SRAM_Q_L0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N5
dffeas \Slave_1|RDATA_S[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[10]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[10] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[10]~input (
	.i(ROM_Q_IMG[10]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[10]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[10]~input .bus_hold = "false";
defparam \ROM_Q_IMG[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N16
cycloneive_lcell_comb \Slave_0|RDATA_S[10]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[10]~feeder_combout  = \ROM_Q_IMG[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[10]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[10]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y38_N17
dffeas \Slave_0|RDATA_S[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[10] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N4
cycloneive_lcell_comb \u_BUS|Mux5~0 (
// Equation(s):
// \u_BUS|Mux5~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [10]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [10]))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [10]),
	.datad(\Slave_0|RDATA_S [10]),
	.cin(gnd),
	.combout(\u_BUS|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux5~0 .lut_mask = 16'h3210;
defparam \u_BUS|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N17
dffeas \Master_0|kernel[2][2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][10] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L0[9]~input (
	.i(SRAM_Q_L0[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[9]~input .bus_hold = "false";
defparam \SRAM_Q_L0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N25
dffeas \Slave_1|RDATA_S[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[9]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[9] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N8
cycloneive_io_ibuf \ROM_Q_IMG[9]~input (
	.i(ROM_Q_IMG[9]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[9]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[9]~input .bus_hold = "false";
defparam \ROM_Q_IMG[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N6
cycloneive_lcell_comb \Slave_0|RDATA_S[9]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[9]~feeder_combout  = \ROM_Q_IMG[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[9]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[9]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N7
dffeas \Slave_0|RDATA_S[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[9] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N24
cycloneive_lcell_comb \u_BUS|Mux6~0 (
// Equation(s):
// \u_BUS|Mux6~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [9]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [9]))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [9]),
	.datad(\Slave_0|RDATA_S [9]),
	.cin(gnd),
	.combout(\u_BUS|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux6~0 .lut_mask = 16'h3210;
defparam \u_BUS|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N17
dffeas \Master_0|kernel[2][2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][9] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[8]~input (
	.i(SRAM_Q_L0[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[8]~input .bus_hold = "false";
defparam \SRAM_Q_L0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N29
dffeas \Slave_1|RDATA_S[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[8]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[8] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[8]~input (
	.i(ROM_Q_IMG[8]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[8]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[8]~input .bus_hold = "false";
defparam \ROM_Q_IMG[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N10
cycloneive_lcell_comb \Slave_0|RDATA_S[8]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[8]~feeder_combout  = \ROM_Q_IMG[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[8]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[8]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N11
dffeas \Slave_0|RDATA_S[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[8] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N28
cycloneive_lcell_comb \u_BUS|Mux7~0 (
// Equation(s):
// \u_BUS|Mux7~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [8]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [8]))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [8]),
	.datad(\Slave_0|RDATA_S [8]),
	.cin(gnd),
	.combout(\u_BUS|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux7~0 .lut_mask = 16'h3210;
defparam \u_BUS|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N23
dffeas \Master_0|kernel[2][2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][8] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \SRAM_Q_L0[7]~input (
	.i(SRAM_Q_L0[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[7]~input .bus_hold = "false";
defparam \SRAM_Q_L0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N21
dffeas \Slave_1|RDATA_S[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[7]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[7] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[7]~input (
	.i(ROM_Q_IMG[7]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[7]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[7]~input .bus_hold = "false";
defparam \ROM_Q_IMG[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N3
dffeas \Slave_0|RDATA_S[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM_Q_IMG[7]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[7] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N20
cycloneive_lcell_comb \u_BUS|Mux8~0 (
// Equation(s):
// \u_BUS|Mux8~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [7]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [7]))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [7]),
	.datad(\Slave_0|RDATA_S [7]),
	.cin(gnd),
	.combout(\u_BUS|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux8~0 .lut_mask = 16'h3210;
defparam \u_BUS|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N13
dffeas \Master_0|kernel[2][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][7] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L0[6]~input (
	.i(SRAM_Q_L0[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[6]~input .bus_hold = "false";
defparam \SRAM_Q_L0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N17
dffeas \Slave_1|RDATA_S[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[6]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[6] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[6]~input (
	.i(ROM_Q_IMG[6]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[6]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[6]~input .bus_hold = "false";
defparam \ROM_Q_IMG[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N26
cycloneive_lcell_comb \Slave_0|RDATA_S[6]~feeder (
// Equation(s):
// \Slave_0|RDATA_S[6]~feeder_combout  = \ROM_Q_IMG[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM_Q_IMG[6]~input_o ),
	.cin(gnd),
	.combout(\Slave_0|RDATA_S[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|RDATA_S[6]~feeder .lut_mask = 16'hFF00;
defparam \Slave_0|RDATA_S[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N27
dffeas \Slave_0|RDATA_S[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|RDATA_S[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[6] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N16
cycloneive_lcell_comb \u_BUS|Mux9~0 (
// Equation(s):
// \u_BUS|Mux9~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & ((\Slave_0|RDATA_S [6]))) # (!\Master_0|WideOr1~combout  & (\Slave_1|RDATA_S [6]))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [6]),
	.datad(\Slave_0|RDATA_S [6]),
	.cin(gnd),
	.combout(\u_BUS|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux9~0 .lut_mask = 16'h3210;
defparam \u_BUS|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N11
dffeas \Master_0|kernel[2][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][6] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N1
cycloneive_io_ibuf \ROM_Q_IMG[5]~input (
	.i(ROM_Q_IMG[5]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[5]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[5]~input .bus_hold = "false";
defparam \ROM_Q_IMG[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y38_N27
dffeas \Slave_0|RDATA_S[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM_Q_IMG[5]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_0|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|RDATA_S [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|RDATA_S[5] .is_wysiwyg = "true";
defparam \Slave_0|RDATA_S[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[5]~input (
	.i(SRAM_Q_L0[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[5]~input .bus_hold = "false";
defparam \SRAM_Q_L0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y38_N23
dffeas \Slave_1|RDATA_S[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_Q_L0[5]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Slave_1|state.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|RDATA_S [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|RDATA_S[5] .is_wysiwyg = "true";
defparam \Slave_1|RDATA_S[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N22
cycloneive_lcell_comb \u_BUS|Mux10~0 (
// Equation(s):
// \u_BUS|Mux10~0_combout  = (!\Master_0|WideOr0~combout  & ((\Master_0|WideOr1~combout  & (\Slave_0|RDATA_S [5])) # (!\Master_0|WideOr1~combout  & ((\Slave_1|RDATA_S [5])))))

	.dataa(\Slave_0|RDATA_S [5]),
	.datab(\Master_0|WideOr0~combout ),
	.datac(\Slave_1|RDATA_S [5]),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux10~0 .lut_mask = 16'h2230;
defparam \u_BUS|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N9
dffeas \Master_0|kernel[2][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][2][5] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
cycloneive_lcell_comb \Master_0|Add7~8 (
// Equation(s):
// \Master_0|Add7~8_combout  = (\Master_0|kernel[2][2][5]~q  & (!\Master_0|Add7~7  & VCC)) # (!\Master_0|kernel[2][2][5]~q  & (\Master_0|Add7~7  $ (GND)))
// \Master_0|Add7~9  = CARRY((!\Master_0|kernel[2][2][5]~q  & !\Master_0|Add7~7 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~7 ),
	.combout(\Master_0|Add7~8_combout ),
	.cout(\Master_0|Add7~9 ));
// synopsys translate_off
defparam \Master_0|Add7~8 .lut_mask = 16'h3C03;
defparam \Master_0|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
cycloneive_lcell_comb \Master_0|Add7~10 (
// Equation(s):
// \Master_0|Add7~10_combout  = (\Master_0|kernel[2][2][6]~q  & ((\Master_0|Add7~9 ) # (GND))) # (!\Master_0|kernel[2][2][6]~q  & (!\Master_0|Add7~9 ))
// \Master_0|Add7~11  = CARRY((\Master_0|kernel[2][2][6]~q ) # (!\Master_0|Add7~9 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~9 ),
	.combout(\Master_0|Add7~10_combout ),
	.cout(\Master_0|Add7~11 ));
// synopsys translate_off
defparam \Master_0|Add7~10 .lut_mask = 16'hC3CF;
defparam \Master_0|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
cycloneive_lcell_comb \Master_0|Add7~12 (
// Equation(s):
// \Master_0|Add7~12_combout  = (\Master_0|kernel[2][2][7]~q  & (!\Master_0|Add7~11  & VCC)) # (!\Master_0|kernel[2][2][7]~q  & (\Master_0|Add7~11  $ (GND)))
// \Master_0|Add7~13  = CARRY((!\Master_0|kernel[2][2][7]~q  & !\Master_0|Add7~11 ))

	.dataa(\Master_0|kernel[2][2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~11 ),
	.combout(\Master_0|Add7~12_combout ),
	.cout(\Master_0|Add7~13 ));
// synopsys translate_off
defparam \Master_0|Add7~12 .lut_mask = 16'h5A05;
defparam \Master_0|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
cycloneive_lcell_comb \Master_0|Add7~14 (
// Equation(s):
// \Master_0|Add7~14_combout  = (\Master_0|kernel[2][2][8]~q  & ((\Master_0|Add7~13 ) # (GND))) # (!\Master_0|kernel[2][2][8]~q  & (!\Master_0|Add7~13 ))
// \Master_0|Add7~15  = CARRY((\Master_0|kernel[2][2][8]~q ) # (!\Master_0|Add7~13 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~13 ),
	.combout(\Master_0|Add7~14_combout ),
	.cout(\Master_0|Add7~15 ));
// synopsys translate_off
defparam \Master_0|Add7~14 .lut_mask = 16'hC3CF;
defparam \Master_0|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
cycloneive_lcell_comb \Master_0|Add7~16 (
// Equation(s):
// \Master_0|Add7~16_combout  = (\Master_0|kernel[2][2][9]~q  & (!\Master_0|Add7~15  & VCC)) # (!\Master_0|kernel[2][2][9]~q  & (\Master_0|Add7~15  $ (GND)))
// \Master_0|Add7~17  = CARRY((!\Master_0|kernel[2][2][9]~q  & !\Master_0|Add7~15 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~15 ),
	.combout(\Master_0|Add7~16_combout ),
	.cout(\Master_0|Add7~17 ));
// synopsys translate_off
defparam \Master_0|Add7~16 .lut_mask = 16'h3C03;
defparam \Master_0|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
cycloneive_lcell_comb \Master_0|Add7~18 (
// Equation(s):
// \Master_0|Add7~18_combout  = (\Master_0|kernel[2][2][10]~q  & ((\Master_0|Add7~17 ) # (GND))) # (!\Master_0|kernel[2][2][10]~q  & (!\Master_0|Add7~17 ))
// \Master_0|Add7~19  = CARRY((\Master_0|kernel[2][2][10]~q ) # (!\Master_0|Add7~17 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~17 ),
	.combout(\Master_0|Add7~18_combout ),
	.cout(\Master_0|Add7~19 ));
// synopsys translate_off
defparam \Master_0|Add7~18 .lut_mask = 16'hC3CF;
defparam \Master_0|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
cycloneive_lcell_comb \Master_0|Add7~20 (
// Equation(s):
// \Master_0|Add7~20_combout  = (\Master_0|kernel[2][2][11]~q  & (!\Master_0|Add7~19  & VCC)) # (!\Master_0|kernel[2][2][11]~q  & (\Master_0|Add7~19  $ (GND)))
// \Master_0|Add7~21  = CARRY((!\Master_0|kernel[2][2][11]~q  & !\Master_0|Add7~19 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~19 ),
	.combout(\Master_0|Add7~20_combout ),
	.cout(\Master_0|Add7~21 ));
// synopsys translate_off
defparam \Master_0|Add7~20 .lut_mask = 16'h3C03;
defparam \Master_0|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
cycloneive_lcell_comb \Master_0|Add7~22 (
// Equation(s):
// \Master_0|Add7~22_combout  = (\Master_0|kernel[2][2][12]~q  & ((\Master_0|Add7~21 ) # (GND))) # (!\Master_0|kernel[2][2][12]~q  & (!\Master_0|Add7~21 ))
// \Master_0|Add7~23  = CARRY((\Master_0|kernel[2][2][12]~q ) # (!\Master_0|Add7~21 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~21 ),
	.combout(\Master_0|Add7~22_combout ),
	.cout(\Master_0|Add7~23 ));
// synopsys translate_off
defparam \Master_0|Add7~22 .lut_mask = 16'hC3CF;
defparam \Master_0|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
cycloneive_lcell_comb \Master_0|Add7~24 (
// Equation(s):
// \Master_0|Add7~24_combout  = (\Master_0|kernel[2][2][13]~q  & (!\Master_0|Add7~23  & VCC)) # (!\Master_0|kernel[2][2][13]~q  & (\Master_0|Add7~23  $ (GND)))
// \Master_0|Add7~25  = CARRY((!\Master_0|kernel[2][2][13]~q  & !\Master_0|Add7~23 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~23 ),
	.combout(\Master_0|Add7~24_combout ),
	.cout(\Master_0|Add7~25 ));
// synopsys translate_off
defparam \Master_0|Add7~24 .lut_mask = 16'h3C03;
defparam \Master_0|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
cycloneive_lcell_comb \Master_0|Add7~26 (
// Equation(s):
// \Master_0|Add7~26_combout  = (\Master_0|kernel[2][2][14]~q  & ((\Master_0|Add7~25 ) # (GND))) # (!\Master_0|kernel[2][2][14]~q  & (!\Master_0|Add7~25 ))
// \Master_0|Add7~27  = CARRY((\Master_0|kernel[2][2][14]~q ) # (!\Master_0|Add7~25 ))

	.dataa(\Master_0|kernel[2][2][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~25 ),
	.combout(\Master_0|Add7~26_combout ),
	.cout(\Master_0|Add7~27 ));
// synopsys translate_off
defparam \Master_0|Add7~26 .lut_mask = 16'hA5AF;
defparam \Master_0|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
cycloneive_lcell_comb \Master_0|Add7~28 (
// Equation(s):
// \Master_0|Add7~28_combout  = (\Master_0|kernel[2][2][15]~q  & (!\Master_0|Add7~27  & VCC)) # (!\Master_0|kernel[2][2][15]~q  & (\Master_0|Add7~27  $ (GND)))
// \Master_0|Add7~29  = CARRY((!\Master_0|kernel[2][2][15]~q  & !\Master_0|Add7~27 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][2][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~27 ),
	.combout(\Master_0|Add7~28_combout ),
	.cout(\Master_0|Add7~29 ));
// synopsys translate_off
defparam \Master_0|Add7~28 .lut_mask = 16'h3C03;
defparam \Master_0|Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
cycloneive_lcell_comb \Master_0|Add7~30 (
// Equation(s):
// \Master_0|Add7~30_combout  = \Master_0|Add7~29  $ (!\Master_0|kernel[2][2][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel[2][2][15]~q ),
	.cin(\Master_0|Add7~29 ),
	.combout(\Master_0|Add7~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~30 .lut_mask = 16'hF00F;
defparam \Master_0|Add7~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y37_N29
dffeas \Master_0|kernel[2][1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][15] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N27
dffeas \Master_0|kernel[2][1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][14] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N25
dffeas \Master_0|kernel[2][1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][13] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y37_N17
dffeas \Master_0|kernel[2][1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][12] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y37_N13
dffeas \Master_0|kernel[2][1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][11] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y37_N15
dffeas \Master_0|kernel[2][1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][10] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N2
cycloneive_lcell_comb \Master_0|kernel[2][1][9]~feeder (
// Equation(s):
// \Master_0|kernel[2][1][9]~feeder_combout  = \u_BUS|Mux6~0_combout 

	.dataa(\u_BUS|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|kernel[2][1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[2][1][9]~feeder .lut_mask = 16'hAAAA;
defparam \Master_0|kernel[2][1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N3
dffeas \Master_0|kernel[2][1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel[2][1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][9] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N15
dffeas \Master_0|kernel[2][1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][8] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N13
dffeas \Master_0|kernel[2][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][7] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N11
dffeas \Master_0|kernel[2][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][6] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N9
dffeas \Master_0|kernel[2][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][5] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N7
dffeas \Master_0|kernel[2][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][1][4] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N6
cycloneive_lcell_comb \Master_0|Add6~6 (
// Equation(s):
// \Master_0|Add6~6_combout  = (\Master_0|kernel[2][1][4]~q  & ((\Master_0|Add6~5 ) # (GND))) # (!\Master_0|kernel[2][1][4]~q  & (!\Master_0|Add6~5 ))
// \Master_0|Add6~7  = CARRY((\Master_0|kernel[2][1][4]~q ) # (!\Master_0|Add6~5 ))

	.dataa(\Master_0|kernel[2][1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~5 ),
	.combout(\Master_0|Add6~6_combout ),
	.cout(\Master_0|Add6~7 ));
// synopsys translate_off
defparam \Master_0|Add6~6 .lut_mask = 16'hA5AF;
defparam \Master_0|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N8
cycloneive_lcell_comb \Master_0|Add6~8 (
// Equation(s):
// \Master_0|Add6~8_combout  = (\Master_0|kernel[2][1][5]~q  & (!\Master_0|Add6~7  & VCC)) # (!\Master_0|kernel[2][1][5]~q  & (\Master_0|Add6~7  $ (GND)))
// \Master_0|Add6~9  = CARRY((!\Master_0|kernel[2][1][5]~q  & !\Master_0|Add6~7 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~7 ),
	.combout(\Master_0|Add6~8_combout ),
	.cout(\Master_0|Add6~9 ));
// synopsys translate_off
defparam \Master_0|Add6~8 .lut_mask = 16'h3C03;
defparam \Master_0|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N10
cycloneive_lcell_comb \Master_0|Add6~10 (
// Equation(s):
// \Master_0|Add6~10_combout  = (\Master_0|kernel[2][1][6]~q  & ((\Master_0|Add6~9 ) # (GND))) # (!\Master_0|kernel[2][1][6]~q  & (!\Master_0|Add6~9 ))
// \Master_0|Add6~11  = CARRY((\Master_0|kernel[2][1][6]~q ) # (!\Master_0|Add6~9 ))

	.dataa(\Master_0|kernel[2][1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~9 ),
	.combout(\Master_0|Add6~10_combout ),
	.cout(\Master_0|Add6~11 ));
// synopsys translate_off
defparam \Master_0|Add6~10 .lut_mask = 16'hA5AF;
defparam \Master_0|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N12
cycloneive_lcell_comb \Master_0|Add6~12 (
// Equation(s):
// \Master_0|Add6~12_combout  = (\Master_0|kernel[2][1][7]~q  & (!\Master_0|Add6~11  & VCC)) # (!\Master_0|kernel[2][1][7]~q  & (\Master_0|Add6~11  $ (GND)))
// \Master_0|Add6~13  = CARRY((!\Master_0|kernel[2][1][7]~q  & !\Master_0|Add6~11 ))

	.dataa(\Master_0|kernel[2][1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~11 ),
	.combout(\Master_0|Add6~12_combout ),
	.cout(\Master_0|Add6~13 ));
// synopsys translate_off
defparam \Master_0|Add6~12 .lut_mask = 16'h5A05;
defparam \Master_0|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N14
cycloneive_lcell_comb \Master_0|Add6~14 (
// Equation(s):
// \Master_0|Add6~14_combout  = (\Master_0|kernel[2][1][8]~q  & ((\Master_0|Add6~13 ) # (GND))) # (!\Master_0|kernel[2][1][8]~q  & (!\Master_0|Add6~13 ))
// \Master_0|Add6~15  = CARRY((\Master_0|kernel[2][1][8]~q ) # (!\Master_0|Add6~13 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~13 ),
	.combout(\Master_0|Add6~14_combout ),
	.cout(\Master_0|Add6~15 ));
// synopsys translate_off
defparam \Master_0|Add6~14 .lut_mask = 16'hC3CF;
defparam \Master_0|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N16
cycloneive_lcell_comb \Master_0|Add6~16 (
// Equation(s):
// \Master_0|Add6~16_combout  = (\Master_0|kernel[2][1][9]~q  & (!\Master_0|Add6~15  & VCC)) # (!\Master_0|kernel[2][1][9]~q  & (\Master_0|Add6~15  $ (GND)))
// \Master_0|Add6~17  = CARRY((!\Master_0|kernel[2][1][9]~q  & !\Master_0|Add6~15 ))

	.dataa(\Master_0|kernel[2][1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~15 ),
	.combout(\Master_0|Add6~16_combout ),
	.cout(\Master_0|Add6~17 ));
// synopsys translate_off
defparam \Master_0|Add6~16 .lut_mask = 16'h5A05;
defparam \Master_0|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N18
cycloneive_lcell_comb \Master_0|Add6~18 (
// Equation(s):
// \Master_0|Add6~18_combout  = (\Master_0|kernel[2][1][10]~q  & ((\Master_0|Add6~17 ) # (GND))) # (!\Master_0|kernel[2][1][10]~q  & (!\Master_0|Add6~17 ))
// \Master_0|Add6~19  = CARRY((\Master_0|kernel[2][1][10]~q ) # (!\Master_0|Add6~17 ))

	.dataa(\Master_0|kernel[2][1][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~17 ),
	.combout(\Master_0|Add6~18_combout ),
	.cout(\Master_0|Add6~19 ));
// synopsys translate_off
defparam \Master_0|Add6~18 .lut_mask = 16'hA5AF;
defparam \Master_0|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N20
cycloneive_lcell_comb \Master_0|Add6~20 (
// Equation(s):
// \Master_0|Add6~20_combout  = (\Master_0|kernel[2][1][11]~q  & (!\Master_0|Add6~19  & VCC)) # (!\Master_0|kernel[2][1][11]~q  & (\Master_0|Add6~19  $ (GND)))
// \Master_0|Add6~21  = CARRY((!\Master_0|kernel[2][1][11]~q  & !\Master_0|Add6~19 ))

	.dataa(\Master_0|kernel[2][1][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~19 ),
	.combout(\Master_0|Add6~20_combout ),
	.cout(\Master_0|Add6~21 ));
// synopsys translate_off
defparam \Master_0|Add6~20 .lut_mask = 16'h5A05;
defparam \Master_0|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N22
cycloneive_lcell_comb \Master_0|Add6~22 (
// Equation(s):
// \Master_0|Add6~22_combout  = (\Master_0|kernel[2][1][12]~q  & ((\Master_0|Add6~21 ) # (GND))) # (!\Master_0|kernel[2][1][12]~q  & (!\Master_0|Add6~21 ))
// \Master_0|Add6~23  = CARRY((\Master_0|kernel[2][1][12]~q ) # (!\Master_0|Add6~21 ))

	.dataa(\Master_0|kernel[2][1][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~21 ),
	.combout(\Master_0|Add6~22_combout ),
	.cout(\Master_0|Add6~23 ));
// synopsys translate_off
defparam \Master_0|Add6~22 .lut_mask = 16'hA5AF;
defparam \Master_0|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N24
cycloneive_lcell_comb \Master_0|Add6~24 (
// Equation(s):
// \Master_0|Add6~24_combout  = (\Master_0|kernel[2][1][13]~q  & (!\Master_0|Add6~23  & VCC)) # (!\Master_0|kernel[2][1][13]~q  & (\Master_0|Add6~23  $ (GND)))
// \Master_0|Add6~25  = CARRY((!\Master_0|kernel[2][1][13]~q  & !\Master_0|Add6~23 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~23 ),
	.combout(\Master_0|Add6~24_combout ),
	.cout(\Master_0|Add6~25 ));
// synopsys translate_off
defparam \Master_0|Add6~24 .lut_mask = 16'h3C03;
defparam \Master_0|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N26
cycloneive_lcell_comb \Master_0|Add6~26 (
// Equation(s):
// \Master_0|Add6~26_combout  = (\Master_0|kernel[2][1][14]~q  & ((\Master_0|Add6~25 ) # (GND))) # (!\Master_0|kernel[2][1][14]~q  & (!\Master_0|Add6~25 ))
// \Master_0|Add6~27  = CARRY((\Master_0|kernel[2][1][14]~q ) # (!\Master_0|Add6~25 ))

	.dataa(\Master_0|kernel[2][1][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~25 ),
	.combout(\Master_0|Add6~26_combout ),
	.cout(\Master_0|Add6~27 ));
// synopsys translate_off
defparam \Master_0|Add6~26 .lut_mask = 16'hA5AF;
defparam \Master_0|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N28
cycloneive_lcell_comb \Master_0|Add6~28 (
// Equation(s):
// \Master_0|Add6~28_combout  = (\Master_0|kernel[2][1][15]~q  & (!\Master_0|Add6~27  & VCC)) # (!\Master_0|kernel[2][1][15]~q  & (\Master_0|Add6~27  $ (GND)))
// \Master_0|Add6~29  = CARRY((!\Master_0|kernel[2][1][15]~q  & !\Master_0|Add6~27 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~27 ),
	.combout(\Master_0|Add6~28_combout ),
	.cout(\Master_0|Add6~29 ));
// synopsys translate_off
defparam \Master_0|Add6~28 .lut_mask = 16'h3C03;
defparam \Master_0|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N30
cycloneive_lcell_comb \Master_0|Add6~30 (
// Equation(s):
// \Master_0|Add6~30_combout  = \Master_0|Add6~29  $ (!\Master_0|kernel[2][1][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel[2][1][15]~q ),
	.cin(\Master_0|Add6~29 ),
	.combout(\Master_0|Add6~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add6~30 .lut_mask = 16'hF00F;
defparam \Master_0|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y34_N29
dffeas \Master_0|kernel[0][2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][15] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N27
dffeas \Master_0|kernel[0][2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][14] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N25
dffeas \Master_0|kernel[0][2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][13] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N23
dffeas \Master_0|kernel[0][2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][12] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N21
dffeas \Master_0|kernel[0][2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][11] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N19
dffeas \Master_0|kernel[0][2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][10] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N17
dffeas \Master_0|kernel[0][2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][9] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N15
dffeas \Master_0|kernel[0][2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][8] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N13
dffeas \Master_0|kernel[0][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][7] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N11
dffeas \Master_0|kernel[0][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][6] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N9
dffeas \Master_0|kernel[0][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][2][5] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N8
cycloneive_lcell_comb \Master_0|Add2~8 (
// Equation(s):
// \Master_0|Add2~8_combout  = (\Master_0|kernel[0][2][5]~q  & (!\Master_0|Add2~7  & VCC)) # (!\Master_0|kernel[0][2][5]~q  & (\Master_0|Add2~7  $ (GND)))
// \Master_0|Add2~9  = CARRY((!\Master_0|kernel[0][2][5]~q  & !\Master_0|Add2~7 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][2][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~7 ),
	.combout(\Master_0|Add2~8_combout ),
	.cout(\Master_0|Add2~9 ));
// synopsys translate_off
defparam \Master_0|Add2~8 .lut_mask = 16'h3C03;
defparam \Master_0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
cycloneive_lcell_comb \Master_0|Add2~10 (
// Equation(s):
// \Master_0|Add2~10_combout  = (\Master_0|kernel[0][2][6]~q  & ((\Master_0|Add2~9 ) # (GND))) # (!\Master_0|kernel[0][2][6]~q  & (!\Master_0|Add2~9 ))
// \Master_0|Add2~11  = CARRY((\Master_0|kernel[0][2][6]~q ) # (!\Master_0|Add2~9 ))

	.dataa(\Master_0|kernel[0][2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~9 ),
	.combout(\Master_0|Add2~10_combout ),
	.cout(\Master_0|Add2~11 ));
// synopsys translate_off
defparam \Master_0|Add2~10 .lut_mask = 16'hA5AF;
defparam \Master_0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N12
cycloneive_lcell_comb \Master_0|Add2~12 (
// Equation(s):
// \Master_0|Add2~12_combout  = (\Master_0|kernel[0][2][7]~q  & (!\Master_0|Add2~11  & VCC)) # (!\Master_0|kernel[0][2][7]~q  & (\Master_0|Add2~11  $ (GND)))
// \Master_0|Add2~13  = CARRY((!\Master_0|kernel[0][2][7]~q  & !\Master_0|Add2~11 ))

	.dataa(\Master_0|kernel[0][2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~11 ),
	.combout(\Master_0|Add2~12_combout ),
	.cout(\Master_0|Add2~13 ));
// synopsys translate_off
defparam \Master_0|Add2~12 .lut_mask = 16'h5A05;
defparam \Master_0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N14
cycloneive_lcell_comb \Master_0|Add2~14 (
// Equation(s):
// \Master_0|Add2~14_combout  = (\Master_0|kernel[0][2][8]~q  & ((\Master_0|Add2~13 ) # (GND))) # (!\Master_0|kernel[0][2][8]~q  & (!\Master_0|Add2~13 ))
// \Master_0|Add2~15  = CARRY((\Master_0|kernel[0][2][8]~q ) # (!\Master_0|Add2~13 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~13 ),
	.combout(\Master_0|Add2~14_combout ),
	.cout(\Master_0|Add2~15 ));
// synopsys translate_off
defparam \Master_0|Add2~14 .lut_mask = 16'hC3CF;
defparam \Master_0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
cycloneive_lcell_comb \Master_0|Add2~16 (
// Equation(s):
// \Master_0|Add2~16_combout  = (\Master_0|kernel[0][2][9]~q  & (!\Master_0|Add2~15  & VCC)) # (!\Master_0|kernel[0][2][9]~q  & (\Master_0|Add2~15  $ (GND)))
// \Master_0|Add2~17  = CARRY((!\Master_0|kernel[0][2][9]~q  & !\Master_0|Add2~15 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~15 ),
	.combout(\Master_0|Add2~16_combout ),
	.cout(\Master_0|Add2~17 ));
// synopsys translate_off
defparam \Master_0|Add2~16 .lut_mask = 16'h3C03;
defparam \Master_0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N18
cycloneive_lcell_comb \Master_0|Add2~18 (
// Equation(s):
// \Master_0|Add2~18_combout  = (\Master_0|kernel[0][2][10]~q  & ((\Master_0|Add2~17 ) # (GND))) # (!\Master_0|kernel[0][2][10]~q  & (!\Master_0|Add2~17 ))
// \Master_0|Add2~19  = CARRY((\Master_0|kernel[0][2][10]~q ) # (!\Master_0|Add2~17 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][2][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~17 ),
	.combout(\Master_0|Add2~18_combout ),
	.cout(\Master_0|Add2~19 ));
// synopsys translate_off
defparam \Master_0|Add2~18 .lut_mask = 16'hC3CF;
defparam \Master_0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N20
cycloneive_lcell_comb \Master_0|Add2~20 (
// Equation(s):
// \Master_0|Add2~20_combout  = (\Master_0|kernel[0][2][11]~q  & (!\Master_0|Add2~19  & VCC)) # (!\Master_0|kernel[0][2][11]~q  & (\Master_0|Add2~19  $ (GND)))
// \Master_0|Add2~21  = CARRY((!\Master_0|kernel[0][2][11]~q  & !\Master_0|Add2~19 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][2][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~19 ),
	.combout(\Master_0|Add2~20_combout ),
	.cout(\Master_0|Add2~21 ));
// synopsys translate_off
defparam \Master_0|Add2~20 .lut_mask = 16'h3C03;
defparam \Master_0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
cycloneive_lcell_comb \Master_0|Add2~22 (
// Equation(s):
// \Master_0|Add2~22_combout  = (\Master_0|kernel[0][2][12]~q  & ((\Master_0|Add2~21 ) # (GND))) # (!\Master_0|kernel[0][2][12]~q  & (!\Master_0|Add2~21 ))
// \Master_0|Add2~23  = CARRY((\Master_0|kernel[0][2][12]~q ) # (!\Master_0|Add2~21 ))

	.dataa(\Master_0|kernel[0][2][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~21 ),
	.combout(\Master_0|Add2~22_combout ),
	.cout(\Master_0|Add2~23 ));
// synopsys translate_off
defparam \Master_0|Add2~22 .lut_mask = 16'hA5AF;
defparam \Master_0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
cycloneive_lcell_comb \Master_0|Add2~24 (
// Equation(s):
// \Master_0|Add2~24_combout  = (\Master_0|kernel[0][2][13]~q  & (!\Master_0|Add2~23  & VCC)) # (!\Master_0|kernel[0][2][13]~q  & (\Master_0|Add2~23  $ (GND)))
// \Master_0|Add2~25  = CARRY((!\Master_0|kernel[0][2][13]~q  & !\Master_0|Add2~23 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][2][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~23 ),
	.combout(\Master_0|Add2~24_combout ),
	.cout(\Master_0|Add2~25 ));
// synopsys translate_off
defparam \Master_0|Add2~24 .lut_mask = 16'h3C03;
defparam \Master_0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
cycloneive_lcell_comb \Master_0|Add2~26 (
// Equation(s):
// \Master_0|Add2~26_combout  = (\Master_0|kernel[0][2][14]~q  & ((\Master_0|Add2~25 ) # (GND))) # (!\Master_0|kernel[0][2][14]~q  & (!\Master_0|Add2~25 ))
// \Master_0|Add2~27  = CARRY((\Master_0|kernel[0][2][14]~q ) # (!\Master_0|Add2~25 ))

	.dataa(\Master_0|kernel[0][2][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~25 ),
	.combout(\Master_0|Add2~26_combout ),
	.cout(\Master_0|Add2~27 ));
// synopsys translate_off
defparam \Master_0|Add2~26 .lut_mask = 16'hA5AF;
defparam \Master_0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N28
cycloneive_lcell_comb \Master_0|Add2~28 (
// Equation(s):
// \Master_0|Add2~28_combout  = (\Master_0|kernel[0][2][15]~q  & (!\Master_0|Add2~27  & VCC)) # (!\Master_0|kernel[0][2][15]~q  & (\Master_0|Add2~27  $ (GND)))
// \Master_0|Add2~29  = CARRY((!\Master_0|kernel[0][2][15]~q  & !\Master_0|Add2~27 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][2][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~27 ),
	.combout(\Master_0|Add2~28_combout ),
	.cout(\Master_0|Add2~29 ));
// synopsys translate_off
defparam \Master_0|Add2~28 .lut_mask = 16'h3C03;
defparam \Master_0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N30
cycloneive_lcell_comb \Master_0|Add2~30 (
// Equation(s):
// \Master_0|Add2~30_combout  = \Master_0|Add2~29  $ (!\Master_0|kernel[0][2][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel[0][2][15]~q ),
	.cin(\Master_0|Add2~29 ),
	.combout(\Master_0|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add2~30 .lut_mask = 16'hF00F;
defparam \Master_0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y34_N29
dffeas \Master_0|kernel[0][0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][15] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N27
dffeas \Master_0|kernel[0][0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][14] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \Master_0|kernel[0][0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][13] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \Master_0|kernel[0][0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][12] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N21
dffeas \Master_0|kernel[0][0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][11] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N19
dffeas \Master_0|kernel[0][0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][10] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N17
dffeas \Master_0|kernel[0][0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][9] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N15
dffeas \Master_0|kernel[0][0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][8] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N13
dffeas \Master_0|kernel[0][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][7] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N11
dffeas \Master_0|kernel[0][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][6] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N9
dffeas \Master_0|kernel[0][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][0][5] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \Master_0|Add0~8 (
// Equation(s):
// \Master_0|Add0~8_combout  = (\Master_0|kernel[0][0][5]~q  & (!\Master_0|Add0~7  & VCC)) # (!\Master_0|kernel[0][0][5]~q  & (\Master_0|Add0~7  $ (GND)))
// \Master_0|Add0~9  = CARRY((!\Master_0|kernel[0][0][5]~q  & !\Master_0|Add0~7 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~7 ),
	.combout(\Master_0|Add0~8_combout ),
	.cout(\Master_0|Add0~9 ));
// synopsys translate_off
defparam \Master_0|Add0~8 .lut_mask = 16'h3C03;
defparam \Master_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
cycloneive_lcell_comb \Master_0|Add0~10 (
// Equation(s):
// \Master_0|Add0~10_combout  = (\Master_0|kernel[0][0][6]~q  & ((\Master_0|Add0~9 ) # (GND))) # (!\Master_0|kernel[0][0][6]~q  & (!\Master_0|Add0~9 ))
// \Master_0|Add0~11  = CARRY((\Master_0|kernel[0][0][6]~q ) # (!\Master_0|Add0~9 ))

	.dataa(\Master_0|kernel[0][0][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~9 ),
	.combout(\Master_0|Add0~10_combout ),
	.cout(\Master_0|Add0~11 ));
// synopsys translate_off
defparam \Master_0|Add0~10 .lut_mask = 16'hA5AF;
defparam \Master_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneive_lcell_comb \Master_0|Add0~12 (
// Equation(s):
// \Master_0|Add0~12_combout  = (\Master_0|kernel[0][0][7]~q  & (!\Master_0|Add0~11  & VCC)) # (!\Master_0|kernel[0][0][7]~q  & (\Master_0|Add0~11  $ (GND)))
// \Master_0|Add0~13  = CARRY((!\Master_0|kernel[0][0][7]~q  & !\Master_0|Add0~11 ))

	.dataa(\Master_0|kernel[0][0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~11 ),
	.combout(\Master_0|Add0~12_combout ),
	.cout(\Master_0|Add0~13 ));
// synopsys translate_off
defparam \Master_0|Add0~12 .lut_mask = 16'h5A05;
defparam \Master_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
cycloneive_lcell_comb \Master_0|Add0~14 (
// Equation(s):
// \Master_0|Add0~14_combout  = (\Master_0|kernel[0][0][8]~q  & ((\Master_0|Add0~13 ) # (GND))) # (!\Master_0|kernel[0][0][8]~q  & (!\Master_0|Add0~13 ))
// \Master_0|Add0~15  = CARRY((\Master_0|kernel[0][0][8]~q ) # (!\Master_0|Add0~13 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~13 ),
	.combout(\Master_0|Add0~14_combout ),
	.cout(\Master_0|Add0~15 ));
// synopsys translate_off
defparam \Master_0|Add0~14 .lut_mask = 16'hC3CF;
defparam \Master_0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
cycloneive_lcell_comb \Master_0|Add0~16 (
// Equation(s):
// \Master_0|Add0~16_combout  = (\Master_0|kernel[0][0][9]~q  & (!\Master_0|Add0~15  & VCC)) # (!\Master_0|kernel[0][0][9]~q  & (\Master_0|Add0~15  $ (GND)))
// \Master_0|Add0~17  = CARRY((!\Master_0|kernel[0][0][9]~q  & !\Master_0|Add0~15 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~15 ),
	.combout(\Master_0|Add0~16_combout ),
	.cout(\Master_0|Add0~17 ));
// synopsys translate_off
defparam \Master_0|Add0~16 .lut_mask = 16'h3C03;
defparam \Master_0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
cycloneive_lcell_comb \Master_0|Add0~18 (
// Equation(s):
// \Master_0|Add0~18_combout  = (\Master_0|kernel[0][0][10]~q  & ((\Master_0|Add0~17 ) # (GND))) # (!\Master_0|kernel[0][0][10]~q  & (!\Master_0|Add0~17 ))
// \Master_0|Add0~19  = CARRY((\Master_0|kernel[0][0][10]~q ) # (!\Master_0|Add0~17 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~17 ),
	.combout(\Master_0|Add0~18_combout ),
	.cout(\Master_0|Add0~19 ));
// synopsys translate_off
defparam \Master_0|Add0~18 .lut_mask = 16'hC3CF;
defparam \Master_0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \Master_0|Add0~20 (
// Equation(s):
// \Master_0|Add0~20_combout  = (\Master_0|kernel[0][0][11]~q  & (!\Master_0|Add0~19  & VCC)) # (!\Master_0|kernel[0][0][11]~q  & (\Master_0|Add0~19  $ (GND)))
// \Master_0|Add0~21  = CARRY((!\Master_0|kernel[0][0][11]~q  & !\Master_0|Add0~19 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~19 ),
	.combout(\Master_0|Add0~20_combout ),
	.cout(\Master_0|Add0~21 ));
// synopsys translate_off
defparam \Master_0|Add0~20 .lut_mask = 16'h3C03;
defparam \Master_0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
cycloneive_lcell_comb \Master_0|Add0~22 (
// Equation(s):
// \Master_0|Add0~22_combout  = (\Master_0|kernel[0][0][12]~q  & ((\Master_0|Add0~21 ) # (GND))) # (!\Master_0|kernel[0][0][12]~q  & (!\Master_0|Add0~21 ))
// \Master_0|Add0~23  = CARRY((\Master_0|kernel[0][0][12]~q ) # (!\Master_0|Add0~21 ))

	.dataa(\Master_0|kernel[0][0][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~21 ),
	.combout(\Master_0|Add0~22_combout ),
	.cout(\Master_0|Add0~23 ));
// synopsys translate_off
defparam \Master_0|Add0~22 .lut_mask = 16'hA5AF;
defparam \Master_0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cycloneive_lcell_comb \Master_0|Add0~24 (
// Equation(s):
// \Master_0|Add0~24_combout  = (\Master_0|kernel[0][0][13]~q  & (!\Master_0|Add0~23  & VCC)) # (!\Master_0|kernel[0][0][13]~q  & (\Master_0|Add0~23  $ (GND)))
// \Master_0|Add0~25  = CARRY((!\Master_0|kernel[0][0][13]~q  & !\Master_0|Add0~23 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~23 ),
	.combout(\Master_0|Add0~24_combout ),
	.cout(\Master_0|Add0~25 ));
// synopsys translate_off
defparam \Master_0|Add0~24 .lut_mask = 16'h3C03;
defparam \Master_0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneive_lcell_comb \Master_0|Add0~26 (
// Equation(s):
// \Master_0|Add0~26_combout  = (\Master_0|kernel[0][0][14]~q  & ((\Master_0|Add0~25 ) # (GND))) # (!\Master_0|kernel[0][0][14]~q  & (!\Master_0|Add0~25 ))
// \Master_0|Add0~27  = CARRY((\Master_0|kernel[0][0][14]~q ) # (!\Master_0|Add0~25 ))

	.dataa(\Master_0|kernel[0][0][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~25 ),
	.combout(\Master_0|Add0~26_combout ),
	.cout(\Master_0|Add0~27 ));
// synopsys translate_off
defparam \Master_0|Add0~26 .lut_mask = 16'hA5AF;
defparam \Master_0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \Master_0|Add0~28 (
// Equation(s):
// \Master_0|Add0~28_combout  = (\Master_0|kernel[0][0][15]~q  & (!\Master_0|Add0~27  & VCC)) # (!\Master_0|kernel[0][0][15]~q  & (\Master_0|Add0~27  $ (GND)))
// \Master_0|Add0~29  = CARRY((!\Master_0|kernel[0][0][15]~q  & !\Master_0|Add0~27 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~27 ),
	.combout(\Master_0|Add0~28_combout ),
	.cout(\Master_0|Add0~29 ));
// synopsys translate_off
defparam \Master_0|Add0~28 .lut_mask = 16'h3C03;
defparam \Master_0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
cycloneive_lcell_comb \Master_0|Add0~30 (
// Equation(s):
// \Master_0|Add0~30_combout  = \Master_0|Add0~29  $ (!\Master_0|kernel[0][0][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel[0][0][15]~q ),
	.cin(\Master_0|Add0~29 ),
	.combout(\Master_0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~30 .lut_mask = 16'hF00F;
defparam \Master_0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y38_N29
dffeas \Master_0|kernel[0][1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][15] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N27
dffeas \Master_0|kernel[0][1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][14] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N25
dffeas \Master_0|kernel[0][1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][13] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N23
dffeas \Master_0|kernel[0][1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][12] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N21
dffeas \Master_0|kernel[0][1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][11] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N19
dffeas \Master_0|kernel[0][1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][10] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N17
dffeas \Master_0|kernel[0][1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][9] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N15
dffeas \Master_0|kernel[0][1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][8] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N13
dffeas \Master_0|kernel[0][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][7] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N11
dffeas \Master_0|kernel[0][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][6] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N9
dffeas \Master_0|kernel[0][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][5] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N7
dffeas \Master_0|kernel[0][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[0][1][4] .is_wysiwyg = "true";
defparam \Master_0|kernel[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
cycloneive_lcell_comb \Master_0|Add1~6 (
// Equation(s):
// \Master_0|Add1~6_combout  = (\Master_0|kernel[0][1][4]~q  & ((\Master_0|Add1~5 ) # (GND))) # (!\Master_0|kernel[0][1][4]~q  & (!\Master_0|Add1~5 ))
// \Master_0|Add1~7  = CARRY((\Master_0|kernel[0][1][4]~q ) # (!\Master_0|Add1~5 ))

	.dataa(\Master_0|kernel[0][1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~5 ),
	.combout(\Master_0|Add1~6_combout ),
	.cout(\Master_0|Add1~7 ));
// synopsys translate_off
defparam \Master_0|Add1~6 .lut_mask = 16'hA5AF;
defparam \Master_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N8
cycloneive_lcell_comb \Master_0|Add1~8 (
// Equation(s):
// \Master_0|Add1~8_combout  = (\Master_0|kernel[0][1][5]~q  & (!\Master_0|Add1~7  & VCC)) # (!\Master_0|kernel[0][1][5]~q  & (\Master_0|Add1~7  $ (GND)))
// \Master_0|Add1~9  = CARRY((!\Master_0|kernel[0][1][5]~q  & !\Master_0|Add1~7 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~7 ),
	.combout(\Master_0|Add1~8_combout ),
	.cout(\Master_0|Add1~9 ));
// synopsys translate_off
defparam \Master_0|Add1~8 .lut_mask = 16'h3C03;
defparam \Master_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N10
cycloneive_lcell_comb \Master_0|Add1~10 (
// Equation(s):
// \Master_0|Add1~10_combout  = (\Master_0|kernel[0][1][6]~q  & ((\Master_0|Add1~9 ) # (GND))) # (!\Master_0|kernel[0][1][6]~q  & (!\Master_0|Add1~9 ))
// \Master_0|Add1~11  = CARRY((\Master_0|kernel[0][1][6]~q ) # (!\Master_0|Add1~9 ))

	.dataa(\Master_0|kernel[0][1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~9 ),
	.combout(\Master_0|Add1~10_combout ),
	.cout(\Master_0|Add1~11 ));
// synopsys translate_off
defparam \Master_0|Add1~10 .lut_mask = 16'hA5AF;
defparam \Master_0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N12
cycloneive_lcell_comb \Master_0|Add1~12 (
// Equation(s):
// \Master_0|Add1~12_combout  = (\Master_0|kernel[0][1][7]~q  & (!\Master_0|Add1~11  & VCC)) # (!\Master_0|kernel[0][1][7]~q  & (\Master_0|Add1~11  $ (GND)))
// \Master_0|Add1~13  = CARRY((!\Master_0|kernel[0][1][7]~q  & !\Master_0|Add1~11 ))

	.dataa(\Master_0|kernel[0][1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~11 ),
	.combout(\Master_0|Add1~12_combout ),
	.cout(\Master_0|Add1~13 ));
// synopsys translate_off
defparam \Master_0|Add1~12 .lut_mask = 16'h5A05;
defparam \Master_0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N14
cycloneive_lcell_comb \Master_0|Add1~14 (
// Equation(s):
// \Master_0|Add1~14_combout  = (\Master_0|kernel[0][1][8]~q  & ((\Master_0|Add1~13 ) # (GND))) # (!\Master_0|kernel[0][1][8]~q  & (!\Master_0|Add1~13 ))
// \Master_0|Add1~15  = CARRY((\Master_0|kernel[0][1][8]~q ) # (!\Master_0|Add1~13 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~13 ),
	.combout(\Master_0|Add1~14_combout ),
	.cout(\Master_0|Add1~15 ));
// synopsys translate_off
defparam \Master_0|Add1~14 .lut_mask = 16'hC3CF;
defparam \Master_0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
cycloneive_lcell_comb \Master_0|Add1~16 (
// Equation(s):
// \Master_0|Add1~16_combout  = (\Master_0|kernel[0][1][9]~q  & (!\Master_0|Add1~15  & VCC)) # (!\Master_0|kernel[0][1][9]~q  & (\Master_0|Add1~15  $ (GND)))
// \Master_0|Add1~17  = CARRY((!\Master_0|kernel[0][1][9]~q  & !\Master_0|Add1~15 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~15 ),
	.combout(\Master_0|Add1~16_combout ),
	.cout(\Master_0|Add1~17 ));
// synopsys translate_off
defparam \Master_0|Add1~16 .lut_mask = 16'h3C03;
defparam \Master_0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N18
cycloneive_lcell_comb \Master_0|Add1~18 (
// Equation(s):
// \Master_0|Add1~18_combout  = (\Master_0|kernel[0][1][10]~q  & ((\Master_0|Add1~17 ) # (GND))) # (!\Master_0|kernel[0][1][10]~q  & (!\Master_0|Add1~17 ))
// \Master_0|Add1~19  = CARRY((\Master_0|kernel[0][1][10]~q ) # (!\Master_0|Add1~17 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~17 ),
	.combout(\Master_0|Add1~18_combout ),
	.cout(\Master_0|Add1~19 ));
// synopsys translate_off
defparam \Master_0|Add1~18 .lut_mask = 16'hC3CF;
defparam \Master_0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N20
cycloneive_lcell_comb \Master_0|Add1~20 (
// Equation(s):
// \Master_0|Add1~20_combout  = (\Master_0|kernel[0][1][11]~q  & (!\Master_0|Add1~19  & VCC)) # (!\Master_0|kernel[0][1][11]~q  & (\Master_0|Add1~19  $ (GND)))
// \Master_0|Add1~21  = CARRY((!\Master_0|kernel[0][1][11]~q  & !\Master_0|Add1~19 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~19 ),
	.combout(\Master_0|Add1~20_combout ),
	.cout(\Master_0|Add1~21 ));
// synopsys translate_off
defparam \Master_0|Add1~20 .lut_mask = 16'h3C03;
defparam \Master_0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N22
cycloneive_lcell_comb \Master_0|Add1~22 (
// Equation(s):
// \Master_0|Add1~22_combout  = (\Master_0|kernel[0][1][12]~q  & ((\Master_0|Add1~21 ) # (GND))) # (!\Master_0|kernel[0][1][12]~q  & (!\Master_0|Add1~21 ))
// \Master_0|Add1~23  = CARRY((\Master_0|kernel[0][1][12]~q ) # (!\Master_0|Add1~21 ))

	.dataa(\Master_0|kernel[0][1][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~21 ),
	.combout(\Master_0|Add1~22_combout ),
	.cout(\Master_0|Add1~23 ));
// synopsys translate_off
defparam \Master_0|Add1~22 .lut_mask = 16'hA5AF;
defparam \Master_0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneive_lcell_comb \Master_0|Add1~24 (
// Equation(s):
// \Master_0|Add1~24_combout  = (\Master_0|kernel[0][1][13]~q  & (!\Master_0|Add1~23  & VCC)) # (!\Master_0|kernel[0][1][13]~q  & (\Master_0|Add1~23  $ (GND)))
// \Master_0|Add1~25  = CARRY((!\Master_0|kernel[0][1][13]~q  & !\Master_0|Add1~23 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~23 ),
	.combout(\Master_0|Add1~24_combout ),
	.cout(\Master_0|Add1~25 ));
// synopsys translate_off
defparam \Master_0|Add1~24 .lut_mask = 16'h3C03;
defparam \Master_0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N26
cycloneive_lcell_comb \Master_0|Add1~26 (
// Equation(s):
// \Master_0|Add1~26_combout  = (\Master_0|kernel[0][1][14]~q  & ((\Master_0|Add1~25 ) # (GND))) # (!\Master_0|kernel[0][1][14]~q  & (!\Master_0|Add1~25 ))
// \Master_0|Add1~27  = CARRY((\Master_0|kernel[0][1][14]~q ) # (!\Master_0|Add1~25 ))

	.dataa(\Master_0|kernel[0][1][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~25 ),
	.combout(\Master_0|Add1~26_combout ),
	.cout(\Master_0|Add1~27 ));
// synopsys translate_off
defparam \Master_0|Add1~26 .lut_mask = 16'hA5AF;
defparam \Master_0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N28
cycloneive_lcell_comb \Master_0|Add1~28 (
// Equation(s):
// \Master_0|Add1~28_combout  = (\Master_0|kernel[0][1][15]~q  & (!\Master_0|Add1~27  & VCC)) # (!\Master_0|kernel[0][1][15]~q  & (\Master_0|Add1~27  $ (GND)))
// \Master_0|Add1~29  = CARRY((!\Master_0|kernel[0][1][15]~q  & !\Master_0|Add1~27 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[0][1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~27 ),
	.combout(\Master_0|Add1~28_combout ),
	.cout(\Master_0|Add1~29 ));
// synopsys translate_off
defparam \Master_0|Add1~28 .lut_mask = 16'h3C03;
defparam \Master_0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N30
cycloneive_lcell_comb \Master_0|Add1~30 (
// Equation(s):
// \Master_0|Add1~30_combout  = \Master_0|Add1~29  $ (!\Master_0|kernel[0][1][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel[0][1][15]~q ),
	.cin(\Master_0|Add1~29 ),
	.combout(\Master_0|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add1~30 .lut_mask = 16'hF00F;
defparam \Master_0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N2
cycloneive_lcell_comb \Master_0|Add8~2 (
// Equation(s):
// \Master_0|Add8~2_combout  = (\Master_0|Add0~8_combout  & ((\Master_0|Add1~6_combout  & (\Master_0|Add8~1  & VCC)) # (!\Master_0|Add1~6_combout  & (!\Master_0|Add8~1 )))) # (!\Master_0|Add0~8_combout  & ((\Master_0|Add1~6_combout  & (!\Master_0|Add8~1 )) # 
// (!\Master_0|Add1~6_combout  & ((\Master_0|Add8~1 ) # (GND)))))
// \Master_0|Add8~3  = CARRY((\Master_0|Add0~8_combout  & (!\Master_0|Add1~6_combout  & !\Master_0|Add8~1 )) # (!\Master_0|Add0~8_combout  & ((!\Master_0|Add8~1 ) # (!\Master_0|Add1~6_combout ))))

	.dataa(\Master_0|Add0~8_combout ),
	.datab(\Master_0|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~1 ),
	.combout(\Master_0|Add8~2_combout ),
	.cout(\Master_0|Add8~3 ));
// synopsys translate_off
defparam \Master_0|Add8~2 .lut_mask = 16'h9617;
defparam \Master_0|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
cycloneive_lcell_comb \Master_0|Add8~4 (
// Equation(s):
// \Master_0|Add8~4_combout  = ((\Master_0|Add0~10_combout  $ (\Master_0|Add1~8_combout  $ (!\Master_0|Add8~3 )))) # (GND)
// \Master_0|Add8~5  = CARRY((\Master_0|Add0~10_combout  & ((\Master_0|Add1~8_combout ) # (!\Master_0|Add8~3 ))) # (!\Master_0|Add0~10_combout  & (\Master_0|Add1~8_combout  & !\Master_0|Add8~3 )))

	.dataa(\Master_0|Add0~10_combout ),
	.datab(\Master_0|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~3 ),
	.combout(\Master_0|Add8~4_combout ),
	.cout(\Master_0|Add8~5 ));
// synopsys translate_off
defparam \Master_0|Add8~4 .lut_mask = 16'h698E;
defparam \Master_0|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
cycloneive_lcell_comb \Master_0|Add8~6 (
// Equation(s):
// \Master_0|Add8~6_combout  = (\Master_0|Add1~10_combout  & ((\Master_0|Add0~12_combout  & (\Master_0|Add8~5  & VCC)) # (!\Master_0|Add0~12_combout  & (!\Master_0|Add8~5 )))) # (!\Master_0|Add1~10_combout  & ((\Master_0|Add0~12_combout  & (!\Master_0|Add8~5 
// )) # (!\Master_0|Add0~12_combout  & ((\Master_0|Add8~5 ) # (GND)))))
// \Master_0|Add8~7  = CARRY((\Master_0|Add1~10_combout  & (!\Master_0|Add0~12_combout  & !\Master_0|Add8~5 )) # (!\Master_0|Add1~10_combout  & ((!\Master_0|Add8~5 ) # (!\Master_0|Add0~12_combout ))))

	.dataa(\Master_0|Add1~10_combout ),
	.datab(\Master_0|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~5 ),
	.combout(\Master_0|Add8~6_combout ),
	.cout(\Master_0|Add8~7 ));
// synopsys translate_off
defparam \Master_0|Add8~6 .lut_mask = 16'h9617;
defparam \Master_0|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N8
cycloneive_lcell_comb \Master_0|Add8~8 (
// Equation(s):
// \Master_0|Add8~8_combout  = ((\Master_0|Add0~14_combout  $ (\Master_0|Add1~12_combout  $ (!\Master_0|Add8~7 )))) # (GND)
// \Master_0|Add8~9  = CARRY((\Master_0|Add0~14_combout  & ((\Master_0|Add1~12_combout ) # (!\Master_0|Add8~7 ))) # (!\Master_0|Add0~14_combout  & (\Master_0|Add1~12_combout  & !\Master_0|Add8~7 )))

	.dataa(\Master_0|Add0~14_combout ),
	.datab(\Master_0|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~7 ),
	.combout(\Master_0|Add8~8_combout ),
	.cout(\Master_0|Add8~9 ));
// synopsys translate_off
defparam \Master_0|Add8~8 .lut_mask = 16'h698E;
defparam \Master_0|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
cycloneive_lcell_comb \Master_0|Add8~10 (
// Equation(s):
// \Master_0|Add8~10_combout  = (\Master_0|Add1~14_combout  & ((\Master_0|Add0~16_combout  & (\Master_0|Add8~9  & VCC)) # (!\Master_0|Add0~16_combout  & (!\Master_0|Add8~9 )))) # (!\Master_0|Add1~14_combout  & ((\Master_0|Add0~16_combout  & 
// (!\Master_0|Add8~9 )) # (!\Master_0|Add0~16_combout  & ((\Master_0|Add8~9 ) # (GND)))))
// \Master_0|Add8~11  = CARRY((\Master_0|Add1~14_combout  & (!\Master_0|Add0~16_combout  & !\Master_0|Add8~9 )) # (!\Master_0|Add1~14_combout  & ((!\Master_0|Add8~9 ) # (!\Master_0|Add0~16_combout ))))

	.dataa(\Master_0|Add1~14_combout ),
	.datab(\Master_0|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~9 ),
	.combout(\Master_0|Add8~10_combout ),
	.cout(\Master_0|Add8~11 ));
// synopsys translate_off
defparam \Master_0|Add8~10 .lut_mask = 16'h9617;
defparam \Master_0|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
cycloneive_lcell_comb \Master_0|Add8~12 (
// Equation(s):
// \Master_0|Add8~12_combout  = ((\Master_0|Add0~18_combout  $ (\Master_0|Add1~16_combout  $ (!\Master_0|Add8~11 )))) # (GND)
// \Master_0|Add8~13  = CARRY((\Master_0|Add0~18_combout  & ((\Master_0|Add1~16_combout ) # (!\Master_0|Add8~11 ))) # (!\Master_0|Add0~18_combout  & (\Master_0|Add1~16_combout  & !\Master_0|Add8~11 )))

	.dataa(\Master_0|Add0~18_combout ),
	.datab(\Master_0|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~11 ),
	.combout(\Master_0|Add8~12_combout ),
	.cout(\Master_0|Add8~13 ));
// synopsys translate_off
defparam \Master_0|Add8~12 .lut_mask = 16'h698E;
defparam \Master_0|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N14
cycloneive_lcell_comb \Master_0|Add8~14 (
// Equation(s):
// \Master_0|Add8~14_combout  = (\Master_0|Add0~20_combout  & ((\Master_0|Add1~18_combout  & (\Master_0|Add8~13  & VCC)) # (!\Master_0|Add1~18_combout  & (!\Master_0|Add8~13 )))) # (!\Master_0|Add0~20_combout  & ((\Master_0|Add1~18_combout  & 
// (!\Master_0|Add8~13 )) # (!\Master_0|Add1~18_combout  & ((\Master_0|Add8~13 ) # (GND)))))
// \Master_0|Add8~15  = CARRY((\Master_0|Add0~20_combout  & (!\Master_0|Add1~18_combout  & !\Master_0|Add8~13 )) # (!\Master_0|Add0~20_combout  & ((!\Master_0|Add8~13 ) # (!\Master_0|Add1~18_combout ))))

	.dataa(\Master_0|Add0~20_combout ),
	.datab(\Master_0|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~13 ),
	.combout(\Master_0|Add8~14_combout ),
	.cout(\Master_0|Add8~15 ));
// synopsys translate_off
defparam \Master_0|Add8~14 .lut_mask = 16'h9617;
defparam \Master_0|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
cycloneive_lcell_comb \Master_0|Add8~16 (
// Equation(s):
// \Master_0|Add8~16_combout  = ((\Master_0|Add0~22_combout  $ (\Master_0|Add1~20_combout  $ (!\Master_0|Add8~15 )))) # (GND)
// \Master_0|Add8~17  = CARRY((\Master_0|Add0~22_combout  & ((\Master_0|Add1~20_combout ) # (!\Master_0|Add8~15 ))) # (!\Master_0|Add0~22_combout  & (\Master_0|Add1~20_combout  & !\Master_0|Add8~15 )))

	.dataa(\Master_0|Add0~22_combout ),
	.datab(\Master_0|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~15 ),
	.combout(\Master_0|Add8~16_combout ),
	.cout(\Master_0|Add8~17 ));
// synopsys translate_off
defparam \Master_0|Add8~16 .lut_mask = 16'h698E;
defparam \Master_0|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N18
cycloneive_lcell_comb \Master_0|Add8~18 (
// Equation(s):
// \Master_0|Add8~18_combout  = (\Master_0|Add0~24_combout  & ((\Master_0|Add1~22_combout  & (\Master_0|Add8~17  & VCC)) # (!\Master_0|Add1~22_combout  & (!\Master_0|Add8~17 )))) # (!\Master_0|Add0~24_combout  & ((\Master_0|Add1~22_combout  & 
// (!\Master_0|Add8~17 )) # (!\Master_0|Add1~22_combout  & ((\Master_0|Add8~17 ) # (GND)))))
// \Master_0|Add8~19  = CARRY((\Master_0|Add0~24_combout  & (!\Master_0|Add1~22_combout  & !\Master_0|Add8~17 )) # (!\Master_0|Add0~24_combout  & ((!\Master_0|Add8~17 ) # (!\Master_0|Add1~22_combout ))))

	.dataa(\Master_0|Add0~24_combout ),
	.datab(\Master_0|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~17 ),
	.combout(\Master_0|Add8~18_combout ),
	.cout(\Master_0|Add8~19 ));
// synopsys translate_off
defparam \Master_0|Add8~18 .lut_mask = 16'h9617;
defparam \Master_0|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
cycloneive_lcell_comb \Master_0|Add8~20 (
// Equation(s):
// \Master_0|Add8~20_combout  = ((\Master_0|Add0~26_combout  $ (\Master_0|Add1~24_combout  $ (!\Master_0|Add8~19 )))) # (GND)
// \Master_0|Add8~21  = CARRY((\Master_0|Add0~26_combout  & ((\Master_0|Add1~24_combout ) # (!\Master_0|Add8~19 ))) # (!\Master_0|Add0~26_combout  & (\Master_0|Add1~24_combout  & !\Master_0|Add8~19 )))

	.dataa(\Master_0|Add0~26_combout ),
	.datab(\Master_0|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~19 ),
	.combout(\Master_0|Add8~20_combout ),
	.cout(\Master_0|Add8~21 ));
// synopsys translate_off
defparam \Master_0|Add8~20 .lut_mask = 16'h698E;
defparam \Master_0|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
cycloneive_lcell_comb \Master_0|Add8~22 (
// Equation(s):
// \Master_0|Add8~22_combout  = (\Master_0|Add0~28_combout  & ((\Master_0|Add1~26_combout  & (\Master_0|Add8~21  & VCC)) # (!\Master_0|Add1~26_combout  & (!\Master_0|Add8~21 )))) # (!\Master_0|Add0~28_combout  & ((\Master_0|Add1~26_combout  & 
// (!\Master_0|Add8~21 )) # (!\Master_0|Add1~26_combout  & ((\Master_0|Add8~21 ) # (GND)))))
// \Master_0|Add8~23  = CARRY((\Master_0|Add0~28_combout  & (!\Master_0|Add1~26_combout  & !\Master_0|Add8~21 )) # (!\Master_0|Add0~28_combout  & ((!\Master_0|Add8~21 ) # (!\Master_0|Add1~26_combout ))))

	.dataa(\Master_0|Add0~28_combout ),
	.datab(\Master_0|Add1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~21 ),
	.combout(\Master_0|Add8~22_combout ),
	.cout(\Master_0|Add8~23 ));
// synopsys translate_off
defparam \Master_0|Add8~22 .lut_mask = 16'h9617;
defparam \Master_0|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
cycloneive_lcell_comb \Master_0|Add8~24 (
// Equation(s):
// \Master_0|Add8~24_combout  = ((\Master_0|Add1~28_combout  $ (\Master_0|Add0~30_combout  $ (!\Master_0|Add8~23 )))) # (GND)
// \Master_0|Add8~25  = CARRY((\Master_0|Add1~28_combout  & ((\Master_0|Add0~30_combout ) # (!\Master_0|Add8~23 ))) # (!\Master_0|Add1~28_combout  & (\Master_0|Add0~30_combout  & !\Master_0|Add8~23 )))

	.dataa(\Master_0|Add1~28_combout ),
	.datab(\Master_0|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~23 ),
	.combout(\Master_0|Add8~24_combout ),
	.cout(\Master_0|Add8~25 ));
// synopsys translate_off
defparam \Master_0|Add8~24 .lut_mask = 16'h698E;
defparam \Master_0|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
cycloneive_lcell_comb \Master_0|Add8~26 (
// Equation(s):
// \Master_0|Add8~26_combout  = (\Master_0|Add0~30_combout  & ((\Master_0|Add1~30_combout  & (\Master_0|Add8~25  & VCC)) # (!\Master_0|Add1~30_combout  & (!\Master_0|Add8~25 )))) # (!\Master_0|Add0~30_combout  & ((\Master_0|Add1~30_combout  & 
// (!\Master_0|Add8~25 )) # (!\Master_0|Add1~30_combout  & ((\Master_0|Add8~25 ) # (GND)))))
// \Master_0|Add8~27  = CARRY((\Master_0|Add0~30_combout  & (!\Master_0|Add1~30_combout  & !\Master_0|Add8~25 )) # (!\Master_0|Add0~30_combout  & ((!\Master_0|Add8~25 ) # (!\Master_0|Add1~30_combout ))))

	.dataa(\Master_0|Add0~30_combout ),
	.datab(\Master_0|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~25 ),
	.combout(\Master_0|Add8~26_combout ),
	.cout(\Master_0|Add8~27 ));
// synopsys translate_off
defparam \Master_0|Add8~26 .lut_mask = 16'h9617;
defparam \Master_0|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
cycloneive_lcell_comb \Master_0|Add8~28 (
// Equation(s):
// \Master_0|Add8~28_combout  = ((\Master_0|Add0~30_combout  $ (\Master_0|Add1~30_combout  $ (!\Master_0|Add8~27 )))) # (GND)
// \Master_0|Add8~29  = CARRY((\Master_0|Add0~30_combout  & ((\Master_0|Add1~30_combout ) # (!\Master_0|Add8~27 ))) # (!\Master_0|Add0~30_combout  & (\Master_0|Add1~30_combout  & !\Master_0|Add8~27 )))

	.dataa(\Master_0|Add0~30_combout ),
	.datab(\Master_0|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~27 ),
	.combout(\Master_0|Add8~28_combout ),
	.cout(\Master_0|Add8~29 ));
// synopsys translate_off
defparam \Master_0|Add8~28 .lut_mask = 16'h698E;
defparam \Master_0|Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N30
cycloneive_lcell_comb \Master_0|Add8~30 (
// Equation(s):
// \Master_0|Add8~30_combout  = \Master_0|Add0~30_combout  $ (\Master_0|Add8~29  $ (\Master_0|Add1~30_combout ))

	.dataa(gnd),
	.datab(\Master_0|Add0~30_combout ),
	.datac(gnd),
	.datad(\Master_0|Add1~30_combout ),
	.cin(\Master_0|Add8~29 ),
	.combout(\Master_0|Add8~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add8~30 .lut_mask = 16'hC33C;
defparam \Master_0|Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N2
cycloneive_lcell_comb \Master_0|Add9~2 (
// Equation(s):
// \Master_0|Add9~2_combout  = (\Master_0|Add8~2_combout  & ((\Master_0|Add2~8_combout  & (\Master_0|Add9~1  & VCC)) # (!\Master_0|Add2~8_combout  & (!\Master_0|Add9~1 )))) # (!\Master_0|Add8~2_combout  & ((\Master_0|Add2~8_combout  & (!\Master_0|Add9~1 )) # 
// (!\Master_0|Add2~8_combout  & ((\Master_0|Add9~1 ) # (GND)))))
// \Master_0|Add9~3  = CARRY((\Master_0|Add8~2_combout  & (!\Master_0|Add2~8_combout  & !\Master_0|Add9~1 )) # (!\Master_0|Add8~2_combout  & ((!\Master_0|Add9~1 ) # (!\Master_0|Add2~8_combout ))))

	.dataa(\Master_0|Add8~2_combout ),
	.datab(\Master_0|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~1 ),
	.combout(\Master_0|Add9~2_combout ),
	.cout(\Master_0|Add9~3 ));
// synopsys translate_off
defparam \Master_0|Add9~2 .lut_mask = 16'h9617;
defparam \Master_0|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N4
cycloneive_lcell_comb \Master_0|Add9~4 (
// Equation(s):
// \Master_0|Add9~4_combout  = ((\Master_0|Add2~10_combout  $ (\Master_0|Add8~4_combout  $ (!\Master_0|Add9~3 )))) # (GND)
// \Master_0|Add9~5  = CARRY((\Master_0|Add2~10_combout  & ((\Master_0|Add8~4_combout ) # (!\Master_0|Add9~3 ))) # (!\Master_0|Add2~10_combout  & (\Master_0|Add8~4_combout  & !\Master_0|Add9~3 )))

	.dataa(\Master_0|Add2~10_combout ),
	.datab(\Master_0|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~3 ),
	.combout(\Master_0|Add9~4_combout ),
	.cout(\Master_0|Add9~5 ));
// synopsys translate_off
defparam \Master_0|Add9~4 .lut_mask = 16'h698E;
defparam \Master_0|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N6
cycloneive_lcell_comb \Master_0|Add9~6 (
// Equation(s):
// \Master_0|Add9~6_combout  = (\Master_0|Add2~12_combout  & ((\Master_0|Add8~6_combout  & (\Master_0|Add9~5  & VCC)) # (!\Master_0|Add8~6_combout  & (!\Master_0|Add9~5 )))) # (!\Master_0|Add2~12_combout  & ((\Master_0|Add8~6_combout  & (!\Master_0|Add9~5 )) 
// # (!\Master_0|Add8~6_combout  & ((\Master_0|Add9~5 ) # (GND)))))
// \Master_0|Add9~7  = CARRY((\Master_0|Add2~12_combout  & (!\Master_0|Add8~6_combout  & !\Master_0|Add9~5 )) # (!\Master_0|Add2~12_combout  & ((!\Master_0|Add9~5 ) # (!\Master_0|Add8~6_combout ))))

	.dataa(\Master_0|Add2~12_combout ),
	.datab(\Master_0|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~5 ),
	.combout(\Master_0|Add9~6_combout ),
	.cout(\Master_0|Add9~7 ));
// synopsys translate_off
defparam \Master_0|Add9~6 .lut_mask = 16'h9617;
defparam \Master_0|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N8
cycloneive_lcell_comb \Master_0|Add9~8 (
// Equation(s):
// \Master_0|Add9~8_combout  = ((\Master_0|Add8~8_combout  $ (\Master_0|Add2~14_combout  $ (!\Master_0|Add9~7 )))) # (GND)
// \Master_0|Add9~9  = CARRY((\Master_0|Add8~8_combout  & ((\Master_0|Add2~14_combout ) # (!\Master_0|Add9~7 ))) # (!\Master_0|Add8~8_combout  & (\Master_0|Add2~14_combout  & !\Master_0|Add9~7 )))

	.dataa(\Master_0|Add8~8_combout ),
	.datab(\Master_0|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~7 ),
	.combout(\Master_0|Add9~8_combout ),
	.cout(\Master_0|Add9~9 ));
// synopsys translate_off
defparam \Master_0|Add9~8 .lut_mask = 16'h698E;
defparam \Master_0|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N10
cycloneive_lcell_comb \Master_0|Add9~10 (
// Equation(s):
// \Master_0|Add9~10_combout  = (\Master_0|Add8~10_combout  & ((\Master_0|Add2~16_combout  & (\Master_0|Add9~9  & VCC)) # (!\Master_0|Add2~16_combout  & (!\Master_0|Add9~9 )))) # (!\Master_0|Add8~10_combout  & ((\Master_0|Add2~16_combout  & 
// (!\Master_0|Add9~9 )) # (!\Master_0|Add2~16_combout  & ((\Master_0|Add9~9 ) # (GND)))))
// \Master_0|Add9~11  = CARRY((\Master_0|Add8~10_combout  & (!\Master_0|Add2~16_combout  & !\Master_0|Add9~9 )) # (!\Master_0|Add8~10_combout  & ((!\Master_0|Add9~9 ) # (!\Master_0|Add2~16_combout ))))

	.dataa(\Master_0|Add8~10_combout ),
	.datab(\Master_0|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~9 ),
	.combout(\Master_0|Add9~10_combout ),
	.cout(\Master_0|Add9~11 ));
// synopsys translate_off
defparam \Master_0|Add9~10 .lut_mask = 16'h9617;
defparam \Master_0|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N12
cycloneive_lcell_comb \Master_0|Add9~12 (
// Equation(s):
// \Master_0|Add9~12_combout  = ((\Master_0|Add8~12_combout  $ (\Master_0|Add2~18_combout  $ (!\Master_0|Add9~11 )))) # (GND)
// \Master_0|Add9~13  = CARRY((\Master_0|Add8~12_combout  & ((\Master_0|Add2~18_combout ) # (!\Master_0|Add9~11 ))) # (!\Master_0|Add8~12_combout  & (\Master_0|Add2~18_combout  & !\Master_0|Add9~11 )))

	.dataa(\Master_0|Add8~12_combout ),
	.datab(\Master_0|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~11 ),
	.combout(\Master_0|Add9~12_combout ),
	.cout(\Master_0|Add9~13 ));
// synopsys translate_off
defparam \Master_0|Add9~12 .lut_mask = 16'h698E;
defparam \Master_0|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N14
cycloneive_lcell_comb \Master_0|Add9~14 (
// Equation(s):
// \Master_0|Add9~14_combout  = (\Master_0|Add8~14_combout  & ((\Master_0|Add2~20_combout  & (\Master_0|Add9~13  & VCC)) # (!\Master_0|Add2~20_combout  & (!\Master_0|Add9~13 )))) # (!\Master_0|Add8~14_combout  & ((\Master_0|Add2~20_combout  & 
// (!\Master_0|Add9~13 )) # (!\Master_0|Add2~20_combout  & ((\Master_0|Add9~13 ) # (GND)))))
// \Master_0|Add9~15  = CARRY((\Master_0|Add8~14_combout  & (!\Master_0|Add2~20_combout  & !\Master_0|Add9~13 )) # (!\Master_0|Add8~14_combout  & ((!\Master_0|Add9~13 ) # (!\Master_0|Add2~20_combout ))))

	.dataa(\Master_0|Add8~14_combout ),
	.datab(\Master_0|Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~13 ),
	.combout(\Master_0|Add9~14_combout ),
	.cout(\Master_0|Add9~15 ));
// synopsys translate_off
defparam \Master_0|Add9~14 .lut_mask = 16'h9617;
defparam \Master_0|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N16
cycloneive_lcell_comb \Master_0|Add9~16 (
// Equation(s):
// \Master_0|Add9~16_combout  = ((\Master_0|Add8~16_combout  $ (\Master_0|Add2~22_combout  $ (!\Master_0|Add9~15 )))) # (GND)
// \Master_0|Add9~17  = CARRY((\Master_0|Add8~16_combout  & ((\Master_0|Add2~22_combout ) # (!\Master_0|Add9~15 ))) # (!\Master_0|Add8~16_combout  & (\Master_0|Add2~22_combout  & !\Master_0|Add9~15 )))

	.dataa(\Master_0|Add8~16_combout ),
	.datab(\Master_0|Add2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~15 ),
	.combout(\Master_0|Add9~16_combout ),
	.cout(\Master_0|Add9~17 ));
// synopsys translate_off
defparam \Master_0|Add9~16 .lut_mask = 16'h698E;
defparam \Master_0|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N18
cycloneive_lcell_comb \Master_0|Add9~18 (
// Equation(s):
// \Master_0|Add9~18_combout  = (\Master_0|Add2~24_combout  & ((\Master_0|Add8~18_combout  & (\Master_0|Add9~17  & VCC)) # (!\Master_0|Add8~18_combout  & (!\Master_0|Add9~17 )))) # (!\Master_0|Add2~24_combout  & ((\Master_0|Add8~18_combout  & 
// (!\Master_0|Add9~17 )) # (!\Master_0|Add8~18_combout  & ((\Master_0|Add9~17 ) # (GND)))))
// \Master_0|Add9~19  = CARRY((\Master_0|Add2~24_combout  & (!\Master_0|Add8~18_combout  & !\Master_0|Add9~17 )) # (!\Master_0|Add2~24_combout  & ((!\Master_0|Add9~17 ) # (!\Master_0|Add8~18_combout ))))

	.dataa(\Master_0|Add2~24_combout ),
	.datab(\Master_0|Add8~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~17 ),
	.combout(\Master_0|Add9~18_combout ),
	.cout(\Master_0|Add9~19 ));
// synopsys translate_off
defparam \Master_0|Add9~18 .lut_mask = 16'h9617;
defparam \Master_0|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N20
cycloneive_lcell_comb \Master_0|Add9~20 (
// Equation(s):
// \Master_0|Add9~20_combout  = ((\Master_0|Add2~26_combout  $ (\Master_0|Add8~20_combout  $ (!\Master_0|Add9~19 )))) # (GND)
// \Master_0|Add9~21  = CARRY((\Master_0|Add2~26_combout  & ((\Master_0|Add8~20_combout ) # (!\Master_0|Add9~19 ))) # (!\Master_0|Add2~26_combout  & (\Master_0|Add8~20_combout  & !\Master_0|Add9~19 )))

	.dataa(\Master_0|Add2~26_combout ),
	.datab(\Master_0|Add8~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~19 ),
	.combout(\Master_0|Add9~20_combout ),
	.cout(\Master_0|Add9~21 ));
// synopsys translate_off
defparam \Master_0|Add9~20 .lut_mask = 16'h698E;
defparam \Master_0|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N22
cycloneive_lcell_comb \Master_0|Add9~22 (
// Equation(s):
// \Master_0|Add9~22_combout  = (\Master_0|Add2~28_combout  & ((\Master_0|Add8~22_combout  & (\Master_0|Add9~21  & VCC)) # (!\Master_0|Add8~22_combout  & (!\Master_0|Add9~21 )))) # (!\Master_0|Add2~28_combout  & ((\Master_0|Add8~22_combout  & 
// (!\Master_0|Add9~21 )) # (!\Master_0|Add8~22_combout  & ((\Master_0|Add9~21 ) # (GND)))))
// \Master_0|Add9~23  = CARRY((\Master_0|Add2~28_combout  & (!\Master_0|Add8~22_combout  & !\Master_0|Add9~21 )) # (!\Master_0|Add2~28_combout  & ((!\Master_0|Add9~21 ) # (!\Master_0|Add8~22_combout ))))

	.dataa(\Master_0|Add2~28_combout ),
	.datab(\Master_0|Add8~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~21 ),
	.combout(\Master_0|Add9~22_combout ),
	.cout(\Master_0|Add9~23 ));
// synopsys translate_off
defparam \Master_0|Add9~22 .lut_mask = 16'h9617;
defparam \Master_0|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N24
cycloneive_lcell_comb \Master_0|Add9~24 (
// Equation(s):
// \Master_0|Add9~24_combout  = ((\Master_0|Add2~30_combout  $ (\Master_0|Add8~24_combout  $ (!\Master_0|Add9~23 )))) # (GND)
// \Master_0|Add9~25  = CARRY((\Master_0|Add2~30_combout  & ((\Master_0|Add8~24_combout ) # (!\Master_0|Add9~23 ))) # (!\Master_0|Add2~30_combout  & (\Master_0|Add8~24_combout  & !\Master_0|Add9~23 )))

	.dataa(\Master_0|Add2~30_combout ),
	.datab(\Master_0|Add8~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~23 ),
	.combout(\Master_0|Add9~24_combout ),
	.cout(\Master_0|Add9~25 ));
// synopsys translate_off
defparam \Master_0|Add9~24 .lut_mask = 16'h698E;
defparam \Master_0|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N26
cycloneive_lcell_comb \Master_0|Add9~26 (
// Equation(s):
// \Master_0|Add9~26_combout  = (\Master_0|Add8~26_combout  & ((\Master_0|Add2~30_combout  & (\Master_0|Add9~25  & VCC)) # (!\Master_0|Add2~30_combout  & (!\Master_0|Add9~25 )))) # (!\Master_0|Add8~26_combout  & ((\Master_0|Add2~30_combout  & 
// (!\Master_0|Add9~25 )) # (!\Master_0|Add2~30_combout  & ((\Master_0|Add9~25 ) # (GND)))))
// \Master_0|Add9~27  = CARRY((\Master_0|Add8~26_combout  & (!\Master_0|Add2~30_combout  & !\Master_0|Add9~25 )) # (!\Master_0|Add8~26_combout  & ((!\Master_0|Add9~25 ) # (!\Master_0|Add2~30_combout ))))

	.dataa(\Master_0|Add8~26_combout ),
	.datab(\Master_0|Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~25 ),
	.combout(\Master_0|Add9~26_combout ),
	.cout(\Master_0|Add9~27 ));
// synopsys translate_off
defparam \Master_0|Add9~26 .lut_mask = 16'h9617;
defparam \Master_0|Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N28
cycloneive_lcell_comb \Master_0|Add9~28 (
// Equation(s):
// \Master_0|Add9~28_combout  = ((\Master_0|Add2~30_combout  $ (\Master_0|Add8~28_combout  $ (!\Master_0|Add9~27 )))) # (GND)
// \Master_0|Add9~29  = CARRY((\Master_0|Add2~30_combout  & ((\Master_0|Add8~28_combout ) # (!\Master_0|Add9~27 ))) # (!\Master_0|Add2~30_combout  & (\Master_0|Add8~28_combout  & !\Master_0|Add9~27 )))

	.dataa(\Master_0|Add2~30_combout ),
	.datab(\Master_0|Add8~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add9~27 ),
	.combout(\Master_0|Add9~28_combout ),
	.cout(\Master_0|Add9~29 ));
// synopsys translate_off
defparam \Master_0|Add9~28 .lut_mask = 16'h698E;
defparam \Master_0|Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N30
cycloneive_lcell_comb \Master_0|Add9~30 (
// Equation(s):
// \Master_0|Add9~30_combout  = \Master_0|Add2~30_combout  $ (\Master_0|Add9~29  $ (\Master_0|Add8~30_combout ))

	.dataa(\Master_0|Add2~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Add8~30_combout ),
	.cin(\Master_0|Add9~29 ),
	.combout(\Master_0|Add9~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add9~30 .lut_mask = 16'hA55A;
defparam \Master_0|Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y36_N29
dffeas \Master_0|kernel[1][0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][15] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N27
dffeas \Master_0|kernel[1][0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][14] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \Master_0|kernel[1][0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][13] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N23
dffeas \Master_0|kernel[1][0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][12] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N21
dffeas \Master_0|kernel[1][0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][11] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N19
dffeas \Master_0|kernel[1][0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][10] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N17
dffeas \Master_0|kernel[1][0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][9] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N15
dffeas \Master_0|kernel[1][0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][8] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N13
dffeas \Master_0|kernel[1][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][7] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N11
dffeas \Master_0|kernel[1][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][6] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N9
dffeas \Master_0|kernel[1][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][5] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N7
dffeas \Master_0|kernel[1][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][4] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N5
dffeas \Master_0|kernel[1][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][0][3] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N4
cycloneive_lcell_comb \Master_0|Add3~4 (
// Equation(s):
// \Master_0|Add3~4_combout  = (\Master_0|kernel[1][0][3]~q  & (!\Master_0|Add3~3  & VCC)) # (!\Master_0|kernel[1][0][3]~q  & (\Master_0|Add3~3  $ (GND)))
// \Master_0|Add3~5  = CARRY((!\Master_0|kernel[1][0][3]~q  & !\Master_0|Add3~3 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~3 ),
	.combout(\Master_0|Add3~4_combout ),
	.cout(\Master_0|Add3~5 ));
// synopsys translate_off
defparam \Master_0|Add3~4 .lut_mask = 16'h3C03;
defparam \Master_0|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N6
cycloneive_lcell_comb \Master_0|Add3~6 (
// Equation(s):
// \Master_0|Add3~6_combout  = (\Master_0|kernel[1][0][4]~q  & ((\Master_0|Add3~5 ) # (GND))) # (!\Master_0|kernel[1][0][4]~q  & (!\Master_0|Add3~5 ))
// \Master_0|Add3~7  = CARRY((\Master_0|kernel[1][0][4]~q ) # (!\Master_0|Add3~5 ))

	.dataa(\Master_0|kernel[1][0][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~5 ),
	.combout(\Master_0|Add3~6_combout ),
	.cout(\Master_0|Add3~7 ));
// synopsys translate_off
defparam \Master_0|Add3~6 .lut_mask = 16'hA5AF;
defparam \Master_0|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N8
cycloneive_lcell_comb \Master_0|Add3~8 (
// Equation(s):
// \Master_0|Add3~8_combout  = (\Master_0|kernel[1][0][5]~q  & (!\Master_0|Add3~7  & VCC)) # (!\Master_0|kernel[1][0][5]~q  & (\Master_0|Add3~7  $ (GND)))
// \Master_0|Add3~9  = CARRY((!\Master_0|kernel[1][0][5]~q  & !\Master_0|Add3~7 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~7 ),
	.combout(\Master_0|Add3~8_combout ),
	.cout(\Master_0|Add3~9 ));
// synopsys translate_off
defparam \Master_0|Add3~8 .lut_mask = 16'h3C03;
defparam \Master_0|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N10
cycloneive_lcell_comb \Master_0|Add3~10 (
// Equation(s):
// \Master_0|Add3~10_combout  = (\Master_0|kernel[1][0][6]~q  & ((\Master_0|Add3~9 ) # (GND))) # (!\Master_0|kernel[1][0][6]~q  & (!\Master_0|Add3~9 ))
// \Master_0|Add3~11  = CARRY((\Master_0|kernel[1][0][6]~q ) # (!\Master_0|Add3~9 ))

	.dataa(\Master_0|kernel[1][0][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~9 ),
	.combout(\Master_0|Add3~10_combout ),
	.cout(\Master_0|Add3~11 ));
// synopsys translate_off
defparam \Master_0|Add3~10 .lut_mask = 16'hA5AF;
defparam \Master_0|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N12
cycloneive_lcell_comb \Master_0|Add3~12 (
// Equation(s):
// \Master_0|Add3~12_combout  = (\Master_0|kernel[1][0][7]~q  & (!\Master_0|Add3~11  & VCC)) # (!\Master_0|kernel[1][0][7]~q  & (\Master_0|Add3~11  $ (GND)))
// \Master_0|Add3~13  = CARRY((!\Master_0|kernel[1][0][7]~q  & !\Master_0|Add3~11 ))

	.dataa(\Master_0|kernel[1][0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~11 ),
	.combout(\Master_0|Add3~12_combout ),
	.cout(\Master_0|Add3~13 ));
// synopsys translate_off
defparam \Master_0|Add3~12 .lut_mask = 16'h5A05;
defparam \Master_0|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N14
cycloneive_lcell_comb \Master_0|Add3~14 (
// Equation(s):
// \Master_0|Add3~14_combout  = (\Master_0|kernel[1][0][8]~q  & ((\Master_0|Add3~13 ) # (GND))) # (!\Master_0|kernel[1][0][8]~q  & (!\Master_0|Add3~13 ))
// \Master_0|Add3~15  = CARRY((\Master_0|kernel[1][0][8]~q ) # (!\Master_0|Add3~13 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~13 ),
	.combout(\Master_0|Add3~14_combout ),
	.cout(\Master_0|Add3~15 ));
// synopsys translate_off
defparam \Master_0|Add3~14 .lut_mask = 16'hC3CF;
defparam \Master_0|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N16
cycloneive_lcell_comb \Master_0|Add3~16 (
// Equation(s):
// \Master_0|Add3~16_combout  = (\Master_0|kernel[1][0][9]~q  & (!\Master_0|Add3~15  & VCC)) # (!\Master_0|kernel[1][0][9]~q  & (\Master_0|Add3~15  $ (GND)))
// \Master_0|Add3~17  = CARRY((!\Master_0|kernel[1][0][9]~q  & !\Master_0|Add3~15 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][0][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~15 ),
	.combout(\Master_0|Add3~16_combout ),
	.cout(\Master_0|Add3~17 ));
// synopsys translate_off
defparam \Master_0|Add3~16 .lut_mask = 16'h3C03;
defparam \Master_0|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N18
cycloneive_lcell_comb \Master_0|Add3~18 (
// Equation(s):
// \Master_0|Add3~18_combout  = (\Master_0|kernel[1][0][10]~q  & ((\Master_0|Add3~17 ) # (GND))) # (!\Master_0|kernel[1][0][10]~q  & (!\Master_0|Add3~17 ))
// \Master_0|Add3~19  = CARRY((\Master_0|kernel[1][0][10]~q ) # (!\Master_0|Add3~17 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~17 ),
	.combout(\Master_0|Add3~18_combout ),
	.cout(\Master_0|Add3~19 ));
// synopsys translate_off
defparam \Master_0|Add3~18 .lut_mask = 16'hC3CF;
defparam \Master_0|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N20
cycloneive_lcell_comb \Master_0|Add3~20 (
// Equation(s):
// \Master_0|Add3~20_combout  = (\Master_0|kernel[1][0][11]~q  & (!\Master_0|Add3~19  & VCC)) # (!\Master_0|kernel[1][0][11]~q  & (\Master_0|Add3~19  $ (GND)))
// \Master_0|Add3~21  = CARRY((!\Master_0|kernel[1][0][11]~q  & !\Master_0|Add3~19 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~19 ),
	.combout(\Master_0|Add3~20_combout ),
	.cout(\Master_0|Add3~21 ));
// synopsys translate_off
defparam \Master_0|Add3~20 .lut_mask = 16'h3C03;
defparam \Master_0|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N22
cycloneive_lcell_comb \Master_0|Add3~22 (
// Equation(s):
// \Master_0|Add3~22_combout  = (\Master_0|kernel[1][0][12]~q  & ((\Master_0|Add3~21 ) # (GND))) # (!\Master_0|kernel[1][0][12]~q  & (!\Master_0|Add3~21 ))
// \Master_0|Add3~23  = CARRY((\Master_0|kernel[1][0][12]~q ) # (!\Master_0|Add3~21 ))

	.dataa(\Master_0|kernel[1][0][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~21 ),
	.combout(\Master_0|Add3~22_combout ),
	.cout(\Master_0|Add3~23 ));
// synopsys translate_off
defparam \Master_0|Add3~22 .lut_mask = 16'hA5AF;
defparam \Master_0|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
cycloneive_lcell_comb \Master_0|Add3~24 (
// Equation(s):
// \Master_0|Add3~24_combout  = (\Master_0|kernel[1][0][13]~q  & (!\Master_0|Add3~23  & VCC)) # (!\Master_0|kernel[1][0][13]~q  & (\Master_0|Add3~23  $ (GND)))
// \Master_0|Add3~25  = CARRY((!\Master_0|kernel[1][0][13]~q  & !\Master_0|Add3~23 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~23 ),
	.combout(\Master_0|Add3~24_combout ),
	.cout(\Master_0|Add3~25 ));
// synopsys translate_off
defparam \Master_0|Add3~24 .lut_mask = 16'h3C03;
defparam \Master_0|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N26
cycloneive_lcell_comb \Master_0|Add3~26 (
// Equation(s):
// \Master_0|Add3~26_combout  = (\Master_0|kernel[1][0][14]~q  & ((\Master_0|Add3~25 ) # (GND))) # (!\Master_0|kernel[1][0][14]~q  & (!\Master_0|Add3~25 ))
// \Master_0|Add3~27  = CARRY((\Master_0|kernel[1][0][14]~q ) # (!\Master_0|Add3~25 ))

	.dataa(\Master_0|kernel[1][0][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~25 ),
	.combout(\Master_0|Add3~26_combout ),
	.cout(\Master_0|Add3~27 ));
// synopsys translate_off
defparam \Master_0|Add3~26 .lut_mask = 16'hA5AF;
defparam \Master_0|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N28
cycloneive_lcell_comb \Master_0|Add3~28 (
// Equation(s):
// \Master_0|Add3~28_combout  = (\Master_0|kernel[1][0][15]~q  & (!\Master_0|Add3~27  & VCC)) # (!\Master_0|kernel[1][0][15]~q  & (\Master_0|Add3~27  $ (GND)))
// \Master_0|Add3~29  = CARRY((!\Master_0|kernel[1][0][15]~q  & !\Master_0|Add3~27 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add3~27 ),
	.combout(\Master_0|Add3~28_combout ),
	.cout(\Master_0|Add3~29 ));
// synopsys translate_off
defparam \Master_0|Add3~28 .lut_mask = 16'h3C03;
defparam \Master_0|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N30
cycloneive_lcell_comb \Master_0|Add3~30 (
// Equation(s):
// \Master_0|Add3~30_combout  = \Master_0|Add3~29  $ (!\Master_0|kernel[1][0][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel[1][0][15]~q ),
	.cin(\Master_0|Add3~29 ),
	.combout(\Master_0|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add3~30 .lut_mask = 16'hF00F;
defparam \Master_0|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N16
cycloneive_lcell_comb \Master_0|Add10~2 (
// Equation(s):
// \Master_0|Add10~2_combout  = (\Master_0|Add9~2_combout  & ((\Master_0|Add3~4_combout  & (\Master_0|Add10~1  & VCC)) # (!\Master_0|Add3~4_combout  & (!\Master_0|Add10~1 )))) # (!\Master_0|Add9~2_combout  & ((\Master_0|Add3~4_combout  & (!\Master_0|Add10~1 
// )) # (!\Master_0|Add3~4_combout  & ((\Master_0|Add10~1 ) # (GND)))))
// \Master_0|Add10~3  = CARRY((\Master_0|Add9~2_combout  & (!\Master_0|Add3~4_combout  & !\Master_0|Add10~1 )) # (!\Master_0|Add9~2_combout  & ((!\Master_0|Add10~1 ) # (!\Master_0|Add3~4_combout ))))

	.dataa(\Master_0|Add9~2_combout ),
	.datab(\Master_0|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~1 ),
	.combout(\Master_0|Add10~2_combout ),
	.cout(\Master_0|Add10~3 ));
// synopsys translate_off
defparam \Master_0|Add10~2 .lut_mask = 16'h9617;
defparam \Master_0|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N18
cycloneive_lcell_comb \Master_0|Add10~4 (
// Equation(s):
// \Master_0|Add10~4_combout  = ((\Master_0|Add9~4_combout  $ (\Master_0|Add3~6_combout  $ (!\Master_0|Add10~3 )))) # (GND)
// \Master_0|Add10~5  = CARRY((\Master_0|Add9~4_combout  & ((\Master_0|Add3~6_combout ) # (!\Master_0|Add10~3 ))) # (!\Master_0|Add9~4_combout  & (\Master_0|Add3~6_combout  & !\Master_0|Add10~3 )))

	.dataa(\Master_0|Add9~4_combout ),
	.datab(\Master_0|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~3 ),
	.combout(\Master_0|Add10~4_combout ),
	.cout(\Master_0|Add10~5 ));
// synopsys translate_off
defparam \Master_0|Add10~4 .lut_mask = 16'h698E;
defparam \Master_0|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N20
cycloneive_lcell_comb \Master_0|Add10~6 (
// Equation(s):
// \Master_0|Add10~6_combout  = (\Master_0|Add3~8_combout  & ((\Master_0|Add9~6_combout  & (\Master_0|Add10~5  & VCC)) # (!\Master_0|Add9~6_combout  & (!\Master_0|Add10~5 )))) # (!\Master_0|Add3~8_combout  & ((\Master_0|Add9~6_combout  & (!\Master_0|Add10~5 
// )) # (!\Master_0|Add9~6_combout  & ((\Master_0|Add10~5 ) # (GND)))))
// \Master_0|Add10~7  = CARRY((\Master_0|Add3~8_combout  & (!\Master_0|Add9~6_combout  & !\Master_0|Add10~5 )) # (!\Master_0|Add3~8_combout  & ((!\Master_0|Add10~5 ) # (!\Master_0|Add9~6_combout ))))

	.dataa(\Master_0|Add3~8_combout ),
	.datab(\Master_0|Add9~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~5 ),
	.combout(\Master_0|Add10~6_combout ),
	.cout(\Master_0|Add10~7 ));
// synopsys translate_off
defparam \Master_0|Add10~6 .lut_mask = 16'h9617;
defparam \Master_0|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N22
cycloneive_lcell_comb \Master_0|Add10~8 (
// Equation(s):
// \Master_0|Add10~8_combout  = ((\Master_0|Add9~8_combout  $ (\Master_0|Add3~10_combout  $ (!\Master_0|Add10~7 )))) # (GND)
// \Master_0|Add10~9  = CARRY((\Master_0|Add9~8_combout  & ((\Master_0|Add3~10_combout ) # (!\Master_0|Add10~7 ))) # (!\Master_0|Add9~8_combout  & (\Master_0|Add3~10_combout  & !\Master_0|Add10~7 )))

	.dataa(\Master_0|Add9~8_combout ),
	.datab(\Master_0|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~7 ),
	.combout(\Master_0|Add10~8_combout ),
	.cout(\Master_0|Add10~9 ));
// synopsys translate_off
defparam \Master_0|Add10~8 .lut_mask = 16'h698E;
defparam \Master_0|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N24
cycloneive_lcell_comb \Master_0|Add10~10 (
// Equation(s):
// \Master_0|Add10~10_combout  = (\Master_0|Add3~12_combout  & ((\Master_0|Add9~10_combout  & (\Master_0|Add10~9  & VCC)) # (!\Master_0|Add9~10_combout  & (!\Master_0|Add10~9 )))) # (!\Master_0|Add3~12_combout  & ((\Master_0|Add9~10_combout  & 
// (!\Master_0|Add10~9 )) # (!\Master_0|Add9~10_combout  & ((\Master_0|Add10~9 ) # (GND)))))
// \Master_0|Add10~11  = CARRY((\Master_0|Add3~12_combout  & (!\Master_0|Add9~10_combout  & !\Master_0|Add10~9 )) # (!\Master_0|Add3~12_combout  & ((!\Master_0|Add10~9 ) # (!\Master_0|Add9~10_combout ))))

	.dataa(\Master_0|Add3~12_combout ),
	.datab(\Master_0|Add9~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~9 ),
	.combout(\Master_0|Add10~10_combout ),
	.cout(\Master_0|Add10~11 ));
// synopsys translate_off
defparam \Master_0|Add10~10 .lut_mask = 16'h9617;
defparam \Master_0|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N26
cycloneive_lcell_comb \Master_0|Add10~12 (
// Equation(s):
// \Master_0|Add10~12_combout  = ((\Master_0|Add3~14_combout  $ (\Master_0|Add9~12_combout  $ (!\Master_0|Add10~11 )))) # (GND)
// \Master_0|Add10~13  = CARRY((\Master_0|Add3~14_combout  & ((\Master_0|Add9~12_combout ) # (!\Master_0|Add10~11 ))) # (!\Master_0|Add3~14_combout  & (\Master_0|Add9~12_combout  & !\Master_0|Add10~11 )))

	.dataa(\Master_0|Add3~14_combout ),
	.datab(\Master_0|Add9~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~11 ),
	.combout(\Master_0|Add10~12_combout ),
	.cout(\Master_0|Add10~13 ));
// synopsys translate_off
defparam \Master_0|Add10~12 .lut_mask = 16'h698E;
defparam \Master_0|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N28
cycloneive_lcell_comb \Master_0|Add10~14 (
// Equation(s):
// \Master_0|Add10~14_combout  = (\Master_0|Add3~16_combout  & ((\Master_0|Add9~14_combout  & (\Master_0|Add10~13  & VCC)) # (!\Master_0|Add9~14_combout  & (!\Master_0|Add10~13 )))) # (!\Master_0|Add3~16_combout  & ((\Master_0|Add9~14_combout  & 
// (!\Master_0|Add10~13 )) # (!\Master_0|Add9~14_combout  & ((\Master_0|Add10~13 ) # (GND)))))
// \Master_0|Add10~15  = CARRY((\Master_0|Add3~16_combout  & (!\Master_0|Add9~14_combout  & !\Master_0|Add10~13 )) # (!\Master_0|Add3~16_combout  & ((!\Master_0|Add10~13 ) # (!\Master_0|Add9~14_combout ))))

	.dataa(\Master_0|Add3~16_combout ),
	.datab(\Master_0|Add9~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~13 ),
	.combout(\Master_0|Add10~14_combout ),
	.cout(\Master_0|Add10~15 ));
// synopsys translate_off
defparam \Master_0|Add10~14 .lut_mask = 16'h9617;
defparam \Master_0|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N30
cycloneive_lcell_comb \Master_0|Add10~16 (
// Equation(s):
// \Master_0|Add10~16_combout  = ((\Master_0|Add9~16_combout  $ (\Master_0|Add3~18_combout  $ (!\Master_0|Add10~15 )))) # (GND)
// \Master_0|Add10~17  = CARRY((\Master_0|Add9~16_combout  & ((\Master_0|Add3~18_combout ) # (!\Master_0|Add10~15 ))) # (!\Master_0|Add9~16_combout  & (\Master_0|Add3~18_combout  & !\Master_0|Add10~15 )))

	.dataa(\Master_0|Add9~16_combout ),
	.datab(\Master_0|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~15 ),
	.combout(\Master_0|Add10~16_combout ),
	.cout(\Master_0|Add10~17 ));
// synopsys translate_off
defparam \Master_0|Add10~16 .lut_mask = 16'h698E;
defparam \Master_0|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
cycloneive_lcell_comb \Master_0|Add10~18 (
// Equation(s):
// \Master_0|Add10~18_combout  = (\Master_0|Add9~18_combout  & ((\Master_0|Add3~20_combout  & (\Master_0|Add10~17  & VCC)) # (!\Master_0|Add3~20_combout  & (!\Master_0|Add10~17 )))) # (!\Master_0|Add9~18_combout  & ((\Master_0|Add3~20_combout  & 
// (!\Master_0|Add10~17 )) # (!\Master_0|Add3~20_combout  & ((\Master_0|Add10~17 ) # (GND)))))
// \Master_0|Add10~19  = CARRY((\Master_0|Add9~18_combout  & (!\Master_0|Add3~20_combout  & !\Master_0|Add10~17 )) # (!\Master_0|Add9~18_combout  & ((!\Master_0|Add10~17 ) # (!\Master_0|Add3~20_combout ))))

	.dataa(\Master_0|Add9~18_combout ),
	.datab(\Master_0|Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~17 ),
	.combout(\Master_0|Add10~18_combout ),
	.cout(\Master_0|Add10~19 ));
// synopsys translate_off
defparam \Master_0|Add10~18 .lut_mask = 16'h9617;
defparam \Master_0|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N2
cycloneive_lcell_comb \Master_0|Add10~20 (
// Equation(s):
// \Master_0|Add10~20_combout  = ((\Master_0|Add3~22_combout  $ (\Master_0|Add9~20_combout  $ (!\Master_0|Add10~19 )))) # (GND)
// \Master_0|Add10~21  = CARRY((\Master_0|Add3~22_combout  & ((\Master_0|Add9~20_combout ) # (!\Master_0|Add10~19 ))) # (!\Master_0|Add3~22_combout  & (\Master_0|Add9~20_combout  & !\Master_0|Add10~19 )))

	.dataa(\Master_0|Add3~22_combout ),
	.datab(\Master_0|Add9~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~19 ),
	.combout(\Master_0|Add10~20_combout ),
	.cout(\Master_0|Add10~21 ));
// synopsys translate_off
defparam \Master_0|Add10~20 .lut_mask = 16'h698E;
defparam \Master_0|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N4
cycloneive_lcell_comb \Master_0|Add10~22 (
// Equation(s):
// \Master_0|Add10~22_combout  = (\Master_0|Add9~22_combout  & ((\Master_0|Add3~24_combout  & (\Master_0|Add10~21  & VCC)) # (!\Master_0|Add3~24_combout  & (!\Master_0|Add10~21 )))) # (!\Master_0|Add9~22_combout  & ((\Master_0|Add3~24_combout  & 
// (!\Master_0|Add10~21 )) # (!\Master_0|Add3~24_combout  & ((\Master_0|Add10~21 ) # (GND)))))
// \Master_0|Add10~23  = CARRY((\Master_0|Add9~22_combout  & (!\Master_0|Add3~24_combout  & !\Master_0|Add10~21 )) # (!\Master_0|Add9~22_combout  & ((!\Master_0|Add10~21 ) # (!\Master_0|Add3~24_combout ))))

	.dataa(\Master_0|Add9~22_combout ),
	.datab(\Master_0|Add3~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~21 ),
	.combout(\Master_0|Add10~22_combout ),
	.cout(\Master_0|Add10~23 ));
// synopsys translate_off
defparam \Master_0|Add10~22 .lut_mask = 16'h9617;
defparam \Master_0|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
cycloneive_lcell_comb \Master_0|Add10~24 (
// Equation(s):
// \Master_0|Add10~24_combout  = ((\Master_0|Add9~24_combout  $ (\Master_0|Add3~26_combout  $ (!\Master_0|Add10~23 )))) # (GND)
// \Master_0|Add10~25  = CARRY((\Master_0|Add9~24_combout  & ((\Master_0|Add3~26_combout ) # (!\Master_0|Add10~23 ))) # (!\Master_0|Add9~24_combout  & (\Master_0|Add3~26_combout  & !\Master_0|Add10~23 )))

	.dataa(\Master_0|Add9~24_combout ),
	.datab(\Master_0|Add3~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~23 ),
	.combout(\Master_0|Add10~24_combout ),
	.cout(\Master_0|Add10~25 ));
// synopsys translate_off
defparam \Master_0|Add10~24 .lut_mask = 16'h698E;
defparam \Master_0|Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
cycloneive_lcell_comb \Master_0|Add10~26 (
// Equation(s):
// \Master_0|Add10~26_combout  = (\Master_0|Add3~28_combout  & ((\Master_0|Add9~26_combout  & (\Master_0|Add10~25  & VCC)) # (!\Master_0|Add9~26_combout  & (!\Master_0|Add10~25 )))) # (!\Master_0|Add3~28_combout  & ((\Master_0|Add9~26_combout  & 
// (!\Master_0|Add10~25 )) # (!\Master_0|Add9~26_combout  & ((\Master_0|Add10~25 ) # (GND)))))
// \Master_0|Add10~27  = CARRY((\Master_0|Add3~28_combout  & (!\Master_0|Add9~26_combout  & !\Master_0|Add10~25 )) # (!\Master_0|Add3~28_combout  & ((!\Master_0|Add10~25 ) # (!\Master_0|Add9~26_combout ))))

	.dataa(\Master_0|Add3~28_combout ),
	.datab(\Master_0|Add9~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~25 ),
	.combout(\Master_0|Add10~26_combout ),
	.cout(\Master_0|Add10~27 ));
// synopsys translate_off
defparam \Master_0|Add10~26 .lut_mask = 16'h9617;
defparam \Master_0|Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
cycloneive_lcell_comb \Master_0|Add10~28 (
// Equation(s):
// \Master_0|Add10~28_combout  = ((\Master_0|Add3~30_combout  $ (\Master_0|Add9~28_combout  $ (!\Master_0|Add10~27 )))) # (GND)
// \Master_0|Add10~29  = CARRY((\Master_0|Add3~30_combout  & ((\Master_0|Add9~28_combout ) # (!\Master_0|Add10~27 ))) # (!\Master_0|Add3~30_combout  & (\Master_0|Add9~28_combout  & !\Master_0|Add10~27 )))

	.dataa(\Master_0|Add3~30_combout ),
	.datab(\Master_0|Add9~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~27 ),
	.combout(\Master_0|Add10~28_combout ),
	.cout(\Master_0|Add10~29 ));
// synopsys translate_off
defparam \Master_0|Add10~28 .lut_mask = 16'h698E;
defparam \Master_0|Add10~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
cycloneive_lcell_comb \Master_0|Add10~30 (
// Equation(s):
// \Master_0|Add10~30_combout  = (\Master_0|Add3~30_combout  & ((\Master_0|Add9~30_combout  & (\Master_0|Add10~29  & VCC)) # (!\Master_0|Add9~30_combout  & (!\Master_0|Add10~29 )))) # (!\Master_0|Add3~30_combout  & ((\Master_0|Add9~30_combout  & 
// (!\Master_0|Add10~29 )) # (!\Master_0|Add9~30_combout  & ((\Master_0|Add10~29 ) # (GND)))))
// \Master_0|Add10~31  = CARRY((\Master_0|Add3~30_combout  & (!\Master_0|Add9~30_combout  & !\Master_0|Add10~29 )) # (!\Master_0|Add3~30_combout  & ((!\Master_0|Add10~29 ) # (!\Master_0|Add9~30_combout ))))

	.dataa(\Master_0|Add3~30_combout ),
	.datab(\Master_0|Add9~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~29 ),
	.combout(\Master_0|Add10~30_combout ),
	.cout(\Master_0|Add10~31 ));
// synopsys translate_off
defparam \Master_0|Add10~30 .lut_mask = 16'h9617;
defparam \Master_0|Add10~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
cycloneive_lcell_comb \Master_0|Add10~32 (
// Equation(s):
// \Master_0|Add10~32_combout  = ((\Master_0|Add3~30_combout  $ (\Master_0|Add9~30_combout  $ (!\Master_0|Add10~31 )))) # (GND)
// \Master_0|Add10~33  = CARRY((\Master_0|Add3~30_combout  & ((\Master_0|Add9~30_combout ) # (!\Master_0|Add10~31 ))) # (!\Master_0|Add3~30_combout  & (\Master_0|Add9~30_combout  & !\Master_0|Add10~31 )))

	.dataa(\Master_0|Add3~30_combout ),
	.datab(\Master_0|Add9~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add10~31 ),
	.combout(\Master_0|Add10~32_combout ),
	.cout(\Master_0|Add10~33 ));
// synopsys translate_off
defparam \Master_0|Add10~32 .lut_mask = 16'h698E;
defparam \Master_0|Add10~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
cycloneive_lcell_comb \Master_0|Add10~34 (
// Equation(s):
// \Master_0|Add10~34_combout  = \Master_0|Add9~30_combout  $ (\Master_0|Add10~33  $ (\Master_0|Add3~30_combout ))

	.dataa(gnd),
	.datab(\Master_0|Add9~30_combout ),
	.datac(gnd),
	.datad(\Master_0|Add3~30_combout ),
	.cin(\Master_0|Add10~33 ),
	.combout(\Master_0|Add10~34_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~34 .lut_mask = 16'hC33C;
defparam \Master_0|Add10~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
cycloneive_lcell_comb \Master_0|kernel[1][1][15]~feeder (
// Equation(s):
// \Master_0|kernel[1][1][15]~feeder_combout  = \u_BUS|Mux0~0_combout 

	.dataa(\u_BUS|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|kernel[1][1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[1][1][15]~feeder .lut_mask = 16'hAAAA;
defparam \Master_0|kernel[1][1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N31
dffeas \Master_0|kernel[1][1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel[1][1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][15] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
cycloneive_lcell_comb \Master_0|kernel[1][1][14]~feeder (
// Equation(s):
// \Master_0|kernel[1][1][14]~feeder_combout  = \u_BUS|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|kernel[1][1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[1][1][14]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|kernel[1][1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N25
dffeas \Master_0|kernel[1][1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel[1][1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][14] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N3
dffeas \Master_0|kernel[1][1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][13] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
cycloneive_lcell_comb \Master_0|kernel[1][1][12]~feeder (
// Equation(s):
// \Master_0|kernel[1][1][12]~feeder_combout  = \u_BUS|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|Mux3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|kernel[1][1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[1][1][12]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|kernel[1][1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N19
dffeas \Master_0|kernel[1][1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel[1][1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][12] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N20
cycloneive_lcell_comb \Master_0|kernel[1][1][11]~feeder (
// Equation(s):
// \Master_0|kernel[1][1][11]~feeder_combout  = \u_BUS|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|kernel[1][1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[1][1][11]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|kernel[1][1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N21
dffeas \Master_0|kernel[1][1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel[1][1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][11] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
cycloneive_lcell_comb \Master_0|kernel[1][1][10]~feeder (
// Equation(s):
// \Master_0|kernel[1][1][10]~feeder_combout  = \u_BUS|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|kernel[1][1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[1][1][10]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|kernel[1][1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N23
dffeas \Master_0|kernel[1][1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel[1][1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][10] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
cycloneive_lcell_comb \Master_0|kernel[1][1][9]~feeder (
// Equation(s):
// \Master_0|kernel[1][1][9]~feeder_combout  = \u_BUS|Mux6~0_combout 

	.dataa(\u_BUS|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|kernel[1][1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|kernel[1][1][9]~feeder .lut_mask = 16'hAAAA;
defparam \Master_0|kernel[1][1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N29
dffeas \Master_0|kernel[1][1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|kernel[1][1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][9] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N31
dffeas \Master_0|kernel[1][1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][8] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N29
dffeas \Master_0|kernel[1][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][7] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N27
dffeas \Master_0|kernel[1][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][6] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N25
dffeas \Master_0|kernel[1][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][5] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N23
dffeas \Master_0|kernel[1][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][4] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N21
dffeas \Master_0|kernel[1][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][3] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N19
dffeas \Master_0|kernel[1][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][2] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N17
dffeas \Master_0|kernel[1][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][1][1] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N16
cycloneive_lcell_comb \Master_0|Add11~2 (
// Equation(s):
// \Master_0|Add11~2_combout  = (\Master_0|Add10~2_combout  & ((\Master_0|kernel[1][1][1]~q  & (\Master_0|Add11~1  & VCC)) # (!\Master_0|kernel[1][1][1]~q  & (!\Master_0|Add11~1 )))) # (!\Master_0|Add10~2_combout  & ((\Master_0|kernel[1][1][1]~q  & 
// (!\Master_0|Add11~1 )) # (!\Master_0|kernel[1][1][1]~q  & ((\Master_0|Add11~1 ) # (GND)))))
// \Master_0|Add11~3  = CARRY((\Master_0|Add10~2_combout  & (!\Master_0|kernel[1][1][1]~q  & !\Master_0|Add11~1 )) # (!\Master_0|Add10~2_combout  & ((!\Master_0|Add11~1 ) # (!\Master_0|kernel[1][1][1]~q ))))

	.dataa(\Master_0|Add10~2_combout ),
	.datab(\Master_0|kernel[1][1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~1 ),
	.combout(\Master_0|Add11~2_combout ),
	.cout(\Master_0|Add11~3 ));
// synopsys translate_off
defparam \Master_0|Add11~2 .lut_mask = 16'h9617;
defparam \Master_0|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N18
cycloneive_lcell_comb \Master_0|Add11~4 (
// Equation(s):
// \Master_0|Add11~4_combout  = ((\Master_0|kernel[1][1][2]~q  $ (\Master_0|Add10~4_combout  $ (!\Master_0|Add11~3 )))) # (GND)
// \Master_0|Add11~5  = CARRY((\Master_0|kernel[1][1][2]~q  & ((\Master_0|Add10~4_combout ) # (!\Master_0|Add11~3 ))) # (!\Master_0|kernel[1][1][2]~q  & (\Master_0|Add10~4_combout  & !\Master_0|Add11~3 )))

	.dataa(\Master_0|kernel[1][1][2]~q ),
	.datab(\Master_0|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~3 ),
	.combout(\Master_0|Add11~4_combout ),
	.cout(\Master_0|Add11~5 ));
// synopsys translate_off
defparam \Master_0|Add11~4 .lut_mask = 16'h698E;
defparam \Master_0|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N20
cycloneive_lcell_comb \Master_0|Add11~6 (
// Equation(s):
// \Master_0|Add11~6_combout  = (\Master_0|kernel[1][1][3]~q  & ((\Master_0|Add10~6_combout  & (\Master_0|Add11~5  & VCC)) # (!\Master_0|Add10~6_combout  & (!\Master_0|Add11~5 )))) # (!\Master_0|kernel[1][1][3]~q  & ((\Master_0|Add10~6_combout  & 
// (!\Master_0|Add11~5 )) # (!\Master_0|Add10~6_combout  & ((\Master_0|Add11~5 ) # (GND)))))
// \Master_0|Add11~7  = CARRY((\Master_0|kernel[1][1][3]~q  & (!\Master_0|Add10~6_combout  & !\Master_0|Add11~5 )) # (!\Master_0|kernel[1][1][3]~q  & ((!\Master_0|Add11~5 ) # (!\Master_0|Add10~6_combout ))))

	.dataa(\Master_0|kernel[1][1][3]~q ),
	.datab(\Master_0|Add10~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~5 ),
	.combout(\Master_0|Add11~6_combout ),
	.cout(\Master_0|Add11~7 ));
// synopsys translate_off
defparam \Master_0|Add11~6 .lut_mask = 16'h9617;
defparam \Master_0|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N22
cycloneive_lcell_comb \Master_0|Add11~8 (
// Equation(s):
// \Master_0|Add11~8_combout  = ((\Master_0|kernel[1][1][4]~q  $ (\Master_0|Add10~8_combout  $ (!\Master_0|Add11~7 )))) # (GND)
// \Master_0|Add11~9  = CARRY((\Master_0|kernel[1][1][4]~q  & ((\Master_0|Add10~8_combout ) # (!\Master_0|Add11~7 ))) # (!\Master_0|kernel[1][1][4]~q  & (\Master_0|Add10~8_combout  & !\Master_0|Add11~7 )))

	.dataa(\Master_0|kernel[1][1][4]~q ),
	.datab(\Master_0|Add10~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~7 ),
	.combout(\Master_0|Add11~8_combout ),
	.cout(\Master_0|Add11~9 ));
// synopsys translate_off
defparam \Master_0|Add11~8 .lut_mask = 16'h698E;
defparam \Master_0|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N24
cycloneive_lcell_comb \Master_0|Add11~10 (
// Equation(s):
// \Master_0|Add11~10_combout  = (\Master_0|kernel[1][1][5]~q  & ((\Master_0|Add10~10_combout  & (\Master_0|Add11~9  & VCC)) # (!\Master_0|Add10~10_combout  & (!\Master_0|Add11~9 )))) # (!\Master_0|kernel[1][1][5]~q  & ((\Master_0|Add10~10_combout  & 
// (!\Master_0|Add11~9 )) # (!\Master_0|Add10~10_combout  & ((\Master_0|Add11~9 ) # (GND)))))
// \Master_0|Add11~11  = CARRY((\Master_0|kernel[1][1][5]~q  & (!\Master_0|Add10~10_combout  & !\Master_0|Add11~9 )) # (!\Master_0|kernel[1][1][5]~q  & ((!\Master_0|Add11~9 ) # (!\Master_0|Add10~10_combout ))))

	.dataa(\Master_0|kernel[1][1][5]~q ),
	.datab(\Master_0|Add10~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~9 ),
	.combout(\Master_0|Add11~10_combout ),
	.cout(\Master_0|Add11~11 ));
// synopsys translate_off
defparam \Master_0|Add11~10 .lut_mask = 16'h9617;
defparam \Master_0|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N26
cycloneive_lcell_comb \Master_0|Add11~12 (
// Equation(s):
// \Master_0|Add11~12_combout  = ((\Master_0|Add10~12_combout  $ (\Master_0|kernel[1][1][6]~q  $ (!\Master_0|Add11~11 )))) # (GND)
// \Master_0|Add11~13  = CARRY((\Master_0|Add10~12_combout  & ((\Master_0|kernel[1][1][6]~q ) # (!\Master_0|Add11~11 ))) # (!\Master_0|Add10~12_combout  & (\Master_0|kernel[1][1][6]~q  & !\Master_0|Add11~11 )))

	.dataa(\Master_0|Add10~12_combout ),
	.datab(\Master_0|kernel[1][1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~11 ),
	.combout(\Master_0|Add11~12_combout ),
	.cout(\Master_0|Add11~13 ));
// synopsys translate_off
defparam \Master_0|Add11~12 .lut_mask = 16'h698E;
defparam \Master_0|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N28
cycloneive_lcell_comb \Master_0|Add11~14 (
// Equation(s):
// \Master_0|Add11~14_combout  = (\Master_0|kernel[1][1][7]~q  & ((\Master_0|Add10~14_combout  & (\Master_0|Add11~13  & VCC)) # (!\Master_0|Add10~14_combout  & (!\Master_0|Add11~13 )))) # (!\Master_0|kernel[1][1][7]~q  & ((\Master_0|Add10~14_combout  & 
// (!\Master_0|Add11~13 )) # (!\Master_0|Add10~14_combout  & ((\Master_0|Add11~13 ) # (GND)))))
// \Master_0|Add11~15  = CARRY((\Master_0|kernel[1][1][7]~q  & (!\Master_0|Add10~14_combout  & !\Master_0|Add11~13 )) # (!\Master_0|kernel[1][1][7]~q  & ((!\Master_0|Add11~13 ) # (!\Master_0|Add10~14_combout ))))

	.dataa(\Master_0|kernel[1][1][7]~q ),
	.datab(\Master_0|Add10~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~13 ),
	.combout(\Master_0|Add11~14_combout ),
	.cout(\Master_0|Add11~15 ));
// synopsys translate_off
defparam \Master_0|Add11~14 .lut_mask = 16'h9617;
defparam \Master_0|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N30
cycloneive_lcell_comb \Master_0|Add11~16 (
// Equation(s):
// \Master_0|Add11~16_combout  = ((\Master_0|kernel[1][1][8]~q  $ (\Master_0|Add10~16_combout  $ (!\Master_0|Add11~15 )))) # (GND)
// \Master_0|Add11~17  = CARRY((\Master_0|kernel[1][1][8]~q  & ((\Master_0|Add10~16_combout ) # (!\Master_0|Add11~15 ))) # (!\Master_0|kernel[1][1][8]~q  & (\Master_0|Add10~16_combout  & !\Master_0|Add11~15 )))

	.dataa(\Master_0|kernel[1][1][8]~q ),
	.datab(\Master_0|Add10~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~15 ),
	.combout(\Master_0|Add11~16_combout ),
	.cout(\Master_0|Add11~17 ));
// synopsys translate_off
defparam \Master_0|Add11~16 .lut_mask = 16'h698E;
defparam \Master_0|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
cycloneive_lcell_comb \Master_0|Add11~18 (
// Equation(s):
// \Master_0|Add11~18_combout  = (\Master_0|Add10~18_combout  & ((\Master_0|kernel[1][1][9]~q  & (\Master_0|Add11~17  & VCC)) # (!\Master_0|kernel[1][1][9]~q  & (!\Master_0|Add11~17 )))) # (!\Master_0|Add10~18_combout  & ((\Master_0|kernel[1][1][9]~q  & 
// (!\Master_0|Add11~17 )) # (!\Master_0|kernel[1][1][9]~q  & ((\Master_0|Add11~17 ) # (GND)))))
// \Master_0|Add11~19  = CARRY((\Master_0|Add10~18_combout  & (!\Master_0|kernel[1][1][9]~q  & !\Master_0|Add11~17 )) # (!\Master_0|Add10~18_combout  & ((!\Master_0|Add11~17 ) # (!\Master_0|kernel[1][1][9]~q ))))

	.dataa(\Master_0|Add10~18_combout ),
	.datab(\Master_0|kernel[1][1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~17 ),
	.combout(\Master_0|Add11~18_combout ),
	.cout(\Master_0|Add11~19 ));
// synopsys translate_off
defparam \Master_0|Add11~18 .lut_mask = 16'h9617;
defparam \Master_0|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N2
cycloneive_lcell_comb \Master_0|Add11~20 (
// Equation(s):
// \Master_0|Add11~20_combout  = ((\Master_0|Add10~20_combout  $ (\Master_0|kernel[1][1][10]~q  $ (!\Master_0|Add11~19 )))) # (GND)
// \Master_0|Add11~21  = CARRY((\Master_0|Add10~20_combout  & ((\Master_0|kernel[1][1][10]~q ) # (!\Master_0|Add11~19 ))) # (!\Master_0|Add10~20_combout  & (\Master_0|kernel[1][1][10]~q  & !\Master_0|Add11~19 )))

	.dataa(\Master_0|Add10~20_combout ),
	.datab(\Master_0|kernel[1][1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~19 ),
	.combout(\Master_0|Add11~20_combout ),
	.cout(\Master_0|Add11~21 ));
// synopsys translate_off
defparam \Master_0|Add11~20 .lut_mask = 16'h698E;
defparam \Master_0|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N4
cycloneive_lcell_comb \Master_0|Add11~22 (
// Equation(s):
// \Master_0|Add11~22_combout  = (\Master_0|kernel[1][1][11]~q  & ((\Master_0|Add10~22_combout  & (\Master_0|Add11~21  & VCC)) # (!\Master_0|Add10~22_combout  & (!\Master_0|Add11~21 )))) # (!\Master_0|kernel[1][1][11]~q  & ((\Master_0|Add10~22_combout  & 
// (!\Master_0|Add11~21 )) # (!\Master_0|Add10~22_combout  & ((\Master_0|Add11~21 ) # (GND)))))
// \Master_0|Add11~23  = CARRY((\Master_0|kernel[1][1][11]~q  & (!\Master_0|Add10~22_combout  & !\Master_0|Add11~21 )) # (!\Master_0|kernel[1][1][11]~q  & ((!\Master_0|Add11~21 ) # (!\Master_0|Add10~22_combout ))))

	.dataa(\Master_0|kernel[1][1][11]~q ),
	.datab(\Master_0|Add10~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~21 ),
	.combout(\Master_0|Add11~22_combout ),
	.cout(\Master_0|Add11~23 ));
// synopsys translate_off
defparam \Master_0|Add11~22 .lut_mask = 16'h9617;
defparam \Master_0|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
cycloneive_lcell_comb \Master_0|Add11~24 (
// Equation(s):
// \Master_0|Add11~24_combout  = ((\Master_0|kernel[1][1][12]~q  $ (\Master_0|Add10~24_combout  $ (!\Master_0|Add11~23 )))) # (GND)
// \Master_0|Add11~25  = CARRY((\Master_0|kernel[1][1][12]~q  & ((\Master_0|Add10~24_combout ) # (!\Master_0|Add11~23 ))) # (!\Master_0|kernel[1][1][12]~q  & (\Master_0|Add10~24_combout  & !\Master_0|Add11~23 )))

	.dataa(\Master_0|kernel[1][1][12]~q ),
	.datab(\Master_0|Add10~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~23 ),
	.combout(\Master_0|Add11~24_combout ),
	.cout(\Master_0|Add11~25 ));
// synopsys translate_off
defparam \Master_0|Add11~24 .lut_mask = 16'h698E;
defparam \Master_0|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
cycloneive_lcell_comb \Master_0|Add11~26 (
// Equation(s):
// \Master_0|Add11~26_combout  = (\Master_0|Add10~26_combout  & ((\Master_0|kernel[1][1][13]~q  & (\Master_0|Add11~25  & VCC)) # (!\Master_0|kernel[1][1][13]~q  & (!\Master_0|Add11~25 )))) # (!\Master_0|Add10~26_combout  & ((\Master_0|kernel[1][1][13]~q  & 
// (!\Master_0|Add11~25 )) # (!\Master_0|kernel[1][1][13]~q  & ((\Master_0|Add11~25 ) # (GND)))))
// \Master_0|Add11~27  = CARRY((\Master_0|Add10~26_combout  & (!\Master_0|kernel[1][1][13]~q  & !\Master_0|Add11~25 )) # (!\Master_0|Add10~26_combout  & ((!\Master_0|Add11~25 ) # (!\Master_0|kernel[1][1][13]~q ))))

	.dataa(\Master_0|Add10~26_combout ),
	.datab(\Master_0|kernel[1][1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~25 ),
	.combout(\Master_0|Add11~26_combout ),
	.cout(\Master_0|Add11~27 ));
// synopsys translate_off
defparam \Master_0|Add11~26 .lut_mask = 16'h9617;
defparam \Master_0|Add11~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N10
cycloneive_lcell_comb \Master_0|Add11~28 (
// Equation(s):
// \Master_0|Add11~28_combout  = ((\Master_0|Add10~28_combout  $ (\Master_0|kernel[1][1][14]~q  $ (!\Master_0|Add11~27 )))) # (GND)
// \Master_0|Add11~29  = CARRY((\Master_0|Add10~28_combout  & ((\Master_0|kernel[1][1][14]~q ) # (!\Master_0|Add11~27 ))) # (!\Master_0|Add10~28_combout  & (\Master_0|kernel[1][1][14]~q  & !\Master_0|Add11~27 )))

	.dataa(\Master_0|Add10~28_combout ),
	.datab(\Master_0|kernel[1][1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~27 ),
	.combout(\Master_0|Add11~28_combout ),
	.cout(\Master_0|Add11~29 ));
// synopsys translate_off
defparam \Master_0|Add11~28 .lut_mask = 16'h698E;
defparam \Master_0|Add11~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
cycloneive_lcell_comb \Master_0|Add11~30 (
// Equation(s):
// \Master_0|Add11~30_combout  = (\Master_0|Add10~30_combout  & ((\Master_0|kernel[1][1][15]~q  & (\Master_0|Add11~29  & VCC)) # (!\Master_0|kernel[1][1][15]~q  & (!\Master_0|Add11~29 )))) # (!\Master_0|Add10~30_combout  & ((\Master_0|kernel[1][1][15]~q  & 
// (!\Master_0|Add11~29 )) # (!\Master_0|kernel[1][1][15]~q  & ((\Master_0|Add11~29 ) # (GND)))))
// \Master_0|Add11~31  = CARRY((\Master_0|Add10~30_combout  & (!\Master_0|kernel[1][1][15]~q  & !\Master_0|Add11~29 )) # (!\Master_0|Add10~30_combout  & ((!\Master_0|Add11~29 ) # (!\Master_0|kernel[1][1][15]~q ))))

	.dataa(\Master_0|Add10~30_combout ),
	.datab(\Master_0|kernel[1][1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~29 ),
	.combout(\Master_0|Add11~30_combout ),
	.cout(\Master_0|Add11~31 ));
// synopsys translate_off
defparam \Master_0|Add11~30 .lut_mask = 16'h9617;
defparam \Master_0|Add11~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
cycloneive_lcell_comb \Master_0|Add11~32 (
// Equation(s):
// \Master_0|Add11~32_combout  = ((\Master_0|Add10~32_combout  $ (\Master_0|kernel[1][1][15]~q  $ (!\Master_0|Add11~31 )))) # (GND)
// \Master_0|Add11~33  = CARRY((\Master_0|Add10~32_combout  & ((\Master_0|kernel[1][1][15]~q ) # (!\Master_0|Add11~31 ))) # (!\Master_0|Add10~32_combout  & (\Master_0|kernel[1][1][15]~q  & !\Master_0|Add11~31 )))

	.dataa(\Master_0|Add10~32_combout ),
	.datab(\Master_0|kernel[1][1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add11~31 ),
	.combout(\Master_0|Add11~32_combout ),
	.cout(\Master_0|Add11~33 ));
// synopsys translate_off
defparam \Master_0|Add11~32 .lut_mask = 16'h698E;
defparam \Master_0|Add11~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
cycloneive_lcell_comb \Master_0|Add11~34 (
// Equation(s):
// \Master_0|Add11~34_combout  = \Master_0|Add10~34_combout  $ (\Master_0|Add11~33  $ (\Master_0|kernel[1][1][15]~q ))

	.dataa(\Master_0|Add10~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel[1][1][15]~q ),
	.cin(\Master_0|Add11~33 ),
	.combout(\Master_0|Add11~34_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add11~34 .lut_mask = 16'hA55A;
defparam \Master_0|Add11~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y38_N29
dffeas \Master_0|kernel[1][2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][15] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N27
dffeas \Master_0|kernel[1][2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][14] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N25
dffeas \Master_0|kernel[1][2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][13] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N23
dffeas \Master_0|kernel[1][2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][12] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N21
dffeas \Master_0|kernel[1][2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][11] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N19
dffeas \Master_0|kernel[1][2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][10] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N17
dffeas \Master_0|kernel[1][2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][9] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N15
dffeas \Master_0|kernel[1][2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][8] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N13
dffeas \Master_0|kernel[1][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][7] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N11
dffeas \Master_0|kernel[1][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][6] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N9
dffeas \Master_0|kernel[1][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][5] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N7
dffeas \Master_0|kernel[1][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][4] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N5
dffeas \Master_0|kernel[1][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[1][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[1][2][3] .is_wysiwyg = "true";
defparam \Master_0|kernel[1][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N4
cycloneive_lcell_comb \Master_0|Add4~4 (
// Equation(s):
// \Master_0|Add4~4_combout  = (\Master_0|kernel[1][2][3]~q  & (!\Master_0|Add4~3  & VCC)) # (!\Master_0|kernel[1][2][3]~q  & (\Master_0|Add4~3  $ (GND)))
// \Master_0|Add4~5  = CARRY((!\Master_0|kernel[1][2][3]~q  & !\Master_0|Add4~3 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~3 ),
	.combout(\Master_0|Add4~4_combout ),
	.cout(\Master_0|Add4~5 ));
// synopsys translate_off
defparam \Master_0|Add4~4 .lut_mask = 16'h3C03;
defparam \Master_0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N6
cycloneive_lcell_comb \Master_0|Add4~6 (
// Equation(s):
// \Master_0|Add4~6_combout  = (\Master_0|kernel[1][2][4]~q  & ((\Master_0|Add4~5 ) # (GND))) # (!\Master_0|kernel[1][2][4]~q  & (!\Master_0|Add4~5 ))
// \Master_0|Add4~7  = CARRY((\Master_0|kernel[1][2][4]~q ) # (!\Master_0|Add4~5 ))

	.dataa(\Master_0|kernel[1][2][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~5 ),
	.combout(\Master_0|Add4~6_combout ),
	.cout(\Master_0|Add4~7 ));
// synopsys translate_off
defparam \Master_0|Add4~6 .lut_mask = 16'hA5AF;
defparam \Master_0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N8
cycloneive_lcell_comb \Master_0|Add4~8 (
// Equation(s):
// \Master_0|Add4~8_combout  = (\Master_0|kernel[1][2][5]~q  & (!\Master_0|Add4~7  & VCC)) # (!\Master_0|kernel[1][2][5]~q  & (\Master_0|Add4~7  $ (GND)))
// \Master_0|Add4~9  = CARRY((!\Master_0|kernel[1][2][5]~q  & !\Master_0|Add4~7 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][2][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~7 ),
	.combout(\Master_0|Add4~8_combout ),
	.cout(\Master_0|Add4~9 ));
// synopsys translate_off
defparam \Master_0|Add4~8 .lut_mask = 16'h3C03;
defparam \Master_0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N10
cycloneive_lcell_comb \Master_0|Add4~10 (
// Equation(s):
// \Master_0|Add4~10_combout  = (\Master_0|kernel[1][2][6]~q  & ((\Master_0|Add4~9 ) # (GND))) # (!\Master_0|kernel[1][2][6]~q  & (!\Master_0|Add4~9 ))
// \Master_0|Add4~11  = CARRY((\Master_0|kernel[1][2][6]~q ) # (!\Master_0|Add4~9 ))

	.dataa(\Master_0|kernel[1][2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~9 ),
	.combout(\Master_0|Add4~10_combout ),
	.cout(\Master_0|Add4~11 ));
// synopsys translate_off
defparam \Master_0|Add4~10 .lut_mask = 16'hA5AF;
defparam \Master_0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N12
cycloneive_lcell_comb \Master_0|Add4~12 (
// Equation(s):
// \Master_0|Add4~12_combout  = (\Master_0|kernel[1][2][7]~q  & (!\Master_0|Add4~11  & VCC)) # (!\Master_0|kernel[1][2][7]~q  & (\Master_0|Add4~11  $ (GND)))
// \Master_0|Add4~13  = CARRY((!\Master_0|kernel[1][2][7]~q  & !\Master_0|Add4~11 ))

	.dataa(\Master_0|kernel[1][2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~11 ),
	.combout(\Master_0|Add4~12_combout ),
	.cout(\Master_0|Add4~13 ));
// synopsys translate_off
defparam \Master_0|Add4~12 .lut_mask = 16'h5A05;
defparam \Master_0|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N14
cycloneive_lcell_comb \Master_0|Add4~14 (
// Equation(s):
// \Master_0|Add4~14_combout  = (\Master_0|kernel[1][2][8]~q  & ((\Master_0|Add4~13 ) # (GND))) # (!\Master_0|kernel[1][2][8]~q  & (!\Master_0|Add4~13 ))
// \Master_0|Add4~15  = CARRY((\Master_0|kernel[1][2][8]~q ) # (!\Master_0|Add4~13 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~13 ),
	.combout(\Master_0|Add4~14_combout ),
	.cout(\Master_0|Add4~15 ));
// synopsys translate_off
defparam \Master_0|Add4~14 .lut_mask = 16'hC3CF;
defparam \Master_0|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N16
cycloneive_lcell_comb \Master_0|Add4~16 (
// Equation(s):
// \Master_0|Add4~16_combout  = (\Master_0|kernel[1][2][9]~q  & (!\Master_0|Add4~15  & VCC)) # (!\Master_0|kernel[1][2][9]~q  & (\Master_0|Add4~15  $ (GND)))
// \Master_0|Add4~17  = CARRY((!\Master_0|kernel[1][2][9]~q  & !\Master_0|Add4~15 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~15 ),
	.combout(\Master_0|Add4~16_combout ),
	.cout(\Master_0|Add4~17 ));
// synopsys translate_off
defparam \Master_0|Add4~16 .lut_mask = 16'h3C03;
defparam \Master_0|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N18
cycloneive_lcell_comb \Master_0|Add4~18 (
// Equation(s):
// \Master_0|Add4~18_combout  = (\Master_0|kernel[1][2][10]~q  & ((\Master_0|Add4~17 ) # (GND))) # (!\Master_0|kernel[1][2][10]~q  & (!\Master_0|Add4~17 ))
// \Master_0|Add4~19  = CARRY((\Master_0|kernel[1][2][10]~q ) # (!\Master_0|Add4~17 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][2][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~17 ),
	.combout(\Master_0|Add4~18_combout ),
	.cout(\Master_0|Add4~19 ));
// synopsys translate_off
defparam \Master_0|Add4~18 .lut_mask = 16'hC3CF;
defparam \Master_0|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N20
cycloneive_lcell_comb \Master_0|Add4~20 (
// Equation(s):
// \Master_0|Add4~20_combout  = (\Master_0|kernel[1][2][11]~q  & (!\Master_0|Add4~19  & VCC)) # (!\Master_0|kernel[1][2][11]~q  & (\Master_0|Add4~19  $ (GND)))
// \Master_0|Add4~21  = CARRY((!\Master_0|kernel[1][2][11]~q  & !\Master_0|Add4~19 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][2][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~19 ),
	.combout(\Master_0|Add4~20_combout ),
	.cout(\Master_0|Add4~21 ));
// synopsys translate_off
defparam \Master_0|Add4~20 .lut_mask = 16'h3C03;
defparam \Master_0|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N22
cycloneive_lcell_comb \Master_0|Add4~22 (
// Equation(s):
// \Master_0|Add4~22_combout  = (\Master_0|kernel[1][2][12]~q  & ((\Master_0|Add4~21 ) # (GND))) # (!\Master_0|kernel[1][2][12]~q  & (!\Master_0|Add4~21 ))
// \Master_0|Add4~23  = CARRY((\Master_0|kernel[1][2][12]~q ) # (!\Master_0|Add4~21 ))

	.dataa(\Master_0|kernel[1][2][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~21 ),
	.combout(\Master_0|Add4~22_combout ),
	.cout(\Master_0|Add4~23 ));
// synopsys translate_off
defparam \Master_0|Add4~22 .lut_mask = 16'hA5AF;
defparam \Master_0|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N24
cycloneive_lcell_comb \Master_0|Add4~24 (
// Equation(s):
// \Master_0|Add4~24_combout  = (\Master_0|kernel[1][2][13]~q  & (!\Master_0|Add4~23  & VCC)) # (!\Master_0|kernel[1][2][13]~q  & (\Master_0|Add4~23  $ (GND)))
// \Master_0|Add4~25  = CARRY((!\Master_0|kernel[1][2][13]~q  & !\Master_0|Add4~23 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][2][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~23 ),
	.combout(\Master_0|Add4~24_combout ),
	.cout(\Master_0|Add4~25 ));
// synopsys translate_off
defparam \Master_0|Add4~24 .lut_mask = 16'h3C03;
defparam \Master_0|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N26
cycloneive_lcell_comb \Master_0|Add4~26 (
// Equation(s):
// \Master_0|Add4~26_combout  = (\Master_0|kernel[1][2][14]~q  & ((\Master_0|Add4~25 ) # (GND))) # (!\Master_0|kernel[1][2][14]~q  & (!\Master_0|Add4~25 ))
// \Master_0|Add4~27  = CARRY((\Master_0|kernel[1][2][14]~q ) # (!\Master_0|Add4~25 ))

	.dataa(\Master_0|kernel[1][2][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~25 ),
	.combout(\Master_0|Add4~26_combout ),
	.cout(\Master_0|Add4~27 ));
// synopsys translate_off
defparam \Master_0|Add4~26 .lut_mask = 16'hA5AF;
defparam \Master_0|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N28
cycloneive_lcell_comb \Master_0|Add4~28 (
// Equation(s):
// \Master_0|Add4~28_combout  = (\Master_0|kernel[1][2][15]~q  & (!\Master_0|Add4~27  & VCC)) # (!\Master_0|kernel[1][2][15]~q  & (\Master_0|Add4~27  $ (GND)))
// \Master_0|Add4~29  = CARRY((!\Master_0|kernel[1][2][15]~q  & !\Master_0|Add4~27 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[1][2][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~27 ),
	.combout(\Master_0|Add4~28_combout ),
	.cout(\Master_0|Add4~29 ));
// synopsys translate_off
defparam \Master_0|Add4~28 .lut_mask = 16'h3C03;
defparam \Master_0|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N30
cycloneive_lcell_comb \Master_0|Add4~30 (
// Equation(s):
// \Master_0|Add4~30_combout  = \Master_0|Add4~29  $ (!\Master_0|kernel[1][2][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel[1][2][15]~q ),
	.cin(\Master_0|Add4~29 ),
	.combout(\Master_0|Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add4~30 .lut_mask = 16'hF00F;
defparam \Master_0|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N14
cycloneive_lcell_comb \Master_0|Add12~2 (
// Equation(s):
// \Master_0|Add12~2_combout  = (\Master_0|Add11~2_combout  & ((\Master_0|Add4~4_combout  & (\Master_0|Add12~1  & VCC)) # (!\Master_0|Add4~4_combout  & (!\Master_0|Add12~1 )))) # (!\Master_0|Add11~2_combout  & ((\Master_0|Add4~4_combout  & 
// (!\Master_0|Add12~1 )) # (!\Master_0|Add4~4_combout  & ((\Master_0|Add12~1 ) # (GND)))))
// \Master_0|Add12~3  = CARRY((\Master_0|Add11~2_combout  & (!\Master_0|Add4~4_combout  & !\Master_0|Add12~1 )) # (!\Master_0|Add11~2_combout  & ((!\Master_0|Add12~1 ) # (!\Master_0|Add4~4_combout ))))

	.dataa(\Master_0|Add11~2_combout ),
	.datab(\Master_0|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~1 ),
	.combout(\Master_0|Add12~2_combout ),
	.cout(\Master_0|Add12~3 ));
// synopsys translate_off
defparam \Master_0|Add12~2 .lut_mask = 16'h9617;
defparam \Master_0|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N16
cycloneive_lcell_comb \Master_0|Add12~4 (
// Equation(s):
// \Master_0|Add12~4_combout  = ((\Master_0|Add4~6_combout  $ (\Master_0|Add11~4_combout  $ (!\Master_0|Add12~3 )))) # (GND)
// \Master_0|Add12~5  = CARRY((\Master_0|Add4~6_combout  & ((\Master_0|Add11~4_combout ) # (!\Master_0|Add12~3 ))) # (!\Master_0|Add4~6_combout  & (\Master_0|Add11~4_combout  & !\Master_0|Add12~3 )))

	.dataa(\Master_0|Add4~6_combout ),
	.datab(\Master_0|Add11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~3 ),
	.combout(\Master_0|Add12~4_combout ),
	.cout(\Master_0|Add12~5 ));
// synopsys translate_off
defparam \Master_0|Add12~4 .lut_mask = 16'h698E;
defparam \Master_0|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N18
cycloneive_lcell_comb \Master_0|Add12~6 (
// Equation(s):
// \Master_0|Add12~6_combout  = (\Master_0|Add4~8_combout  & ((\Master_0|Add11~6_combout  & (\Master_0|Add12~5  & VCC)) # (!\Master_0|Add11~6_combout  & (!\Master_0|Add12~5 )))) # (!\Master_0|Add4~8_combout  & ((\Master_0|Add11~6_combout  & 
// (!\Master_0|Add12~5 )) # (!\Master_0|Add11~6_combout  & ((\Master_0|Add12~5 ) # (GND)))))
// \Master_0|Add12~7  = CARRY((\Master_0|Add4~8_combout  & (!\Master_0|Add11~6_combout  & !\Master_0|Add12~5 )) # (!\Master_0|Add4~8_combout  & ((!\Master_0|Add12~5 ) # (!\Master_0|Add11~6_combout ))))

	.dataa(\Master_0|Add4~8_combout ),
	.datab(\Master_0|Add11~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~5 ),
	.combout(\Master_0|Add12~6_combout ),
	.cout(\Master_0|Add12~7 ));
// synopsys translate_off
defparam \Master_0|Add12~6 .lut_mask = 16'h9617;
defparam \Master_0|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N20
cycloneive_lcell_comb \Master_0|Add12~8 (
// Equation(s):
// \Master_0|Add12~8_combout  = ((\Master_0|Add4~10_combout  $ (\Master_0|Add11~8_combout  $ (!\Master_0|Add12~7 )))) # (GND)
// \Master_0|Add12~9  = CARRY((\Master_0|Add4~10_combout  & ((\Master_0|Add11~8_combout ) # (!\Master_0|Add12~7 ))) # (!\Master_0|Add4~10_combout  & (\Master_0|Add11~8_combout  & !\Master_0|Add12~7 )))

	.dataa(\Master_0|Add4~10_combout ),
	.datab(\Master_0|Add11~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~7 ),
	.combout(\Master_0|Add12~8_combout ),
	.cout(\Master_0|Add12~9 ));
// synopsys translate_off
defparam \Master_0|Add12~8 .lut_mask = 16'h698E;
defparam \Master_0|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N22
cycloneive_lcell_comb \Master_0|Add12~10 (
// Equation(s):
// \Master_0|Add12~10_combout  = (\Master_0|Add4~12_combout  & ((\Master_0|Add11~10_combout  & (\Master_0|Add12~9  & VCC)) # (!\Master_0|Add11~10_combout  & (!\Master_0|Add12~9 )))) # (!\Master_0|Add4~12_combout  & ((\Master_0|Add11~10_combout  & 
// (!\Master_0|Add12~9 )) # (!\Master_0|Add11~10_combout  & ((\Master_0|Add12~9 ) # (GND)))))
// \Master_0|Add12~11  = CARRY((\Master_0|Add4~12_combout  & (!\Master_0|Add11~10_combout  & !\Master_0|Add12~9 )) # (!\Master_0|Add4~12_combout  & ((!\Master_0|Add12~9 ) # (!\Master_0|Add11~10_combout ))))

	.dataa(\Master_0|Add4~12_combout ),
	.datab(\Master_0|Add11~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~9 ),
	.combout(\Master_0|Add12~10_combout ),
	.cout(\Master_0|Add12~11 ));
// synopsys translate_off
defparam \Master_0|Add12~10 .lut_mask = 16'h9617;
defparam \Master_0|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N24
cycloneive_lcell_comb \Master_0|Add12~12 (
// Equation(s):
// \Master_0|Add12~12_combout  = ((\Master_0|Add11~12_combout  $ (\Master_0|Add4~14_combout  $ (!\Master_0|Add12~11 )))) # (GND)
// \Master_0|Add12~13  = CARRY((\Master_0|Add11~12_combout  & ((\Master_0|Add4~14_combout ) # (!\Master_0|Add12~11 ))) # (!\Master_0|Add11~12_combout  & (\Master_0|Add4~14_combout  & !\Master_0|Add12~11 )))

	.dataa(\Master_0|Add11~12_combout ),
	.datab(\Master_0|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~11 ),
	.combout(\Master_0|Add12~12_combout ),
	.cout(\Master_0|Add12~13 ));
// synopsys translate_off
defparam \Master_0|Add12~12 .lut_mask = 16'h698E;
defparam \Master_0|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N26
cycloneive_lcell_comb \Master_0|Add12~14 (
// Equation(s):
// \Master_0|Add12~14_combout  = (\Master_0|Add4~16_combout  & ((\Master_0|Add11~14_combout  & (\Master_0|Add12~13  & VCC)) # (!\Master_0|Add11~14_combout  & (!\Master_0|Add12~13 )))) # (!\Master_0|Add4~16_combout  & ((\Master_0|Add11~14_combout  & 
// (!\Master_0|Add12~13 )) # (!\Master_0|Add11~14_combout  & ((\Master_0|Add12~13 ) # (GND)))))
// \Master_0|Add12~15  = CARRY((\Master_0|Add4~16_combout  & (!\Master_0|Add11~14_combout  & !\Master_0|Add12~13 )) # (!\Master_0|Add4~16_combout  & ((!\Master_0|Add12~13 ) # (!\Master_0|Add11~14_combout ))))

	.dataa(\Master_0|Add4~16_combout ),
	.datab(\Master_0|Add11~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~13 ),
	.combout(\Master_0|Add12~14_combout ),
	.cout(\Master_0|Add12~15 ));
// synopsys translate_off
defparam \Master_0|Add12~14 .lut_mask = 16'h9617;
defparam \Master_0|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N28
cycloneive_lcell_comb \Master_0|Add12~16 (
// Equation(s):
// \Master_0|Add12~16_combout  = ((\Master_0|Add4~18_combout  $ (\Master_0|Add11~16_combout  $ (!\Master_0|Add12~15 )))) # (GND)
// \Master_0|Add12~17  = CARRY((\Master_0|Add4~18_combout  & ((\Master_0|Add11~16_combout ) # (!\Master_0|Add12~15 ))) # (!\Master_0|Add4~18_combout  & (\Master_0|Add11~16_combout  & !\Master_0|Add12~15 )))

	.dataa(\Master_0|Add4~18_combout ),
	.datab(\Master_0|Add11~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~15 ),
	.combout(\Master_0|Add12~16_combout ),
	.cout(\Master_0|Add12~17 ));
// synopsys translate_off
defparam \Master_0|Add12~16 .lut_mask = 16'h698E;
defparam \Master_0|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N30
cycloneive_lcell_comb \Master_0|Add12~18 (
// Equation(s):
// \Master_0|Add12~18_combout  = (\Master_0|Add4~20_combout  & ((\Master_0|Add11~18_combout  & (\Master_0|Add12~17  & VCC)) # (!\Master_0|Add11~18_combout  & (!\Master_0|Add12~17 )))) # (!\Master_0|Add4~20_combout  & ((\Master_0|Add11~18_combout  & 
// (!\Master_0|Add12~17 )) # (!\Master_0|Add11~18_combout  & ((\Master_0|Add12~17 ) # (GND)))))
// \Master_0|Add12~19  = CARRY((\Master_0|Add4~20_combout  & (!\Master_0|Add11~18_combout  & !\Master_0|Add12~17 )) # (!\Master_0|Add4~20_combout  & ((!\Master_0|Add12~17 ) # (!\Master_0|Add11~18_combout ))))

	.dataa(\Master_0|Add4~20_combout ),
	.datab(\Master_0|Add11~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~17 ),
	.combout(\Master_0|Add12~18_combout ),
	.cout(\Master_0|Add12~19 ));
// synopsys translate_off
defparam \Master_0|Add12~18 .lut_mask = 16'h9617;
defparam \Master_0|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N0
cycloneive_lcell_comb \Master_0|Add12~20 (
// Equation(s):
// \Master_0|Add12~20_combout  = ((\Master_0|Add11~20_combout  $ (\Master_0|Add4~22_combout  $ (!\Master_0|Add12~19 )))) # (GND)
// \Master_0|Add12~21  = CARRY((\Master_0|Add11~20_combout  & ((\Master_0|Add4~22_combout ) # (!\Master_0|Add12~19 ))) # (!\Master_0|Add11~20_combout  & (\Master_0|Add4~22_combout  & !\Master_0|Add12~19 )))

	.dataa(\Master_0|Add11~20_combout ),
	.datab(\Master_0|Add4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~19 ),
	.combout(\Master_0|Add12~20_combout ),
	.cout(\Master_0|Add12~21 ));
// synopsys translate_off
defparam \Master_0|Add12~20 .lut_mask = 16'h698E;
defparam \Master_0|Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N2
cycloneive_lcell_comb \Master_0|Add12~22 (
// Equation(s):
// \Master_0|Add12~22_combout  = (\Master_0|Add4~24_combout  & ((\Master_0|Add11~22_combout  & (\Master_0|Add12~21  & VCC)) # (!\Master_0|Add11~22_combout  & (!\Master_0|Add12~21 )))) # (!\Master_0|Add4~24_combout  & ((\Master_0|Add11~22_combout  & 
// (!\Master_0|Add12~21 )) # (!\Master_0|Add11~22_combout  & ((\Master_0|Add12~21 ) # (GND)))))
// \Master_0|Add12~23  = CARRY((\Master_0|Add4~24_combout  & (!\Master_0|Add11~22_combout  & !\Master_0|Add12~21 )) # (!\Master_0|Add4~24_combout  & ((!\Master_0|Add12~21 ) # (!\Master_0|Add11~22_combout ))))

	.dataa(\Master_0|Add4~24_combout ),
	.datab(\Master_0|Add11~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~21 ),
	.combout(\Master_0|Add12~22_combout ),
	.cout(\Master_0|Add12~23 ));
// synopsys translate_off
defparam \Master_0|Add12~22 .lut_mask = 16'h9617;
defparam \Master_0|Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N4
cycloneive_lcell_comb \Master_0|Add12~24 (
// Equation(s):
// \Master_0|Add12~24_combout  = ((\Master_0|Add4~26_combout  $ (\Master_0|Add11~24_combout  $ (!\Master_0|Add12~23 )))) # (GND)
// \Master_0|Add12~25  = CARRY((\Master_0|Add4~26_combout  & ((\Master_0|Add11~24_combout ) # (!\Master_0|Add12~23 ))) # (!\Master_0|Add4~26_combout  & (\Master_0|Add11~24_combout  & !\Master_0|Add12~23 )))

	.dataa(\Master_0|Add4~26_combout ),
	.datab(\Master_0|Add11~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~23 ),
	.combout(\Master_0|Add12~24_combout ),
	.cout(\Master_0|Add12~25 ));
// synopsys translate_off
defparam \Master_0|Add12~24 .lut_mask = 16'h698E;
defparam \Master_0|Add12~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N6
cycloneive_lcell_comb \Master_0|Add12~26 (
// Equation(s):
// \Master_0|Add12~26_combout  = (\Master_0|Add11~26_combout  & ((\Master_0|Add4~28_combout  & (\Master_0|Add12~25  & VCC)) # (!\Master_0|Add4~28_combout  & (!\Master_0|Add12~25 )))) # (!\Master_0|Add11~26_combout  & ((\Master_0|Add4~28_combout  & 
// (!\Master_0|Add12~25 )) # (!\Master_0|Add4~28_combout  & ((\Master_0|Add12~25 ) # (GND)))))
// \Master_0|Add12~27  = CARRY((\Master_0|Add11~26_combout  & (!\Master_0|Add4~28_combout  & !\Master_0|Add12~25 )) # (!\Master_0|Add11~26_combout  & ((!\Master_0|Add12~25 ) # (!\Master_0|Add4~28_combout ))))

	.dataa(\Master_0|Add11~26_combout ),
	.datab(\Master_0|Add4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~25 ),
	.combout(\Master_0|Add12~26_combout ),
	.cout(\Master_0|Add12~27 ));
// synopsys translate_off
defparam \Master_0|Add12~26 .lut_mask = 16'h9617;
defparam \Master_0|Add12~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N8
cycloneive_lcell_comb \Master_0|Add12~28 (
// Equation(s):
// \Master_0|Add12~28_combout  = ((\Master_0|Add11~28_combout  $ (\Master_0|Add4~30_combout  $ (!\Master_0|Add12~27 )))) # (GND)
// \Master_0|Add12~29  = CARRY((\Master_0|Add11~28_combout  & ((\Master_0|Add4~30_combout ) # (!\Master_0|Add12~27 ))) # (!\Master_0|Add11~28_combout  & (\Master_0|Add4~30_combout  & !\Master_0|Add12~27 )))

	.dataa(\Master_0|Add11~28_combout ),
	.datab(\Master_0|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~27 ),
	.combout(\Master_0|Add12~28_combout ),
	.cout(\Master_0|Add12~29 ));
// synopsys translate_off
defparam \Master_0|Add12~28 .lut_mask = 16'h698E;
defparam \Master_0|Add12~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N10
cycloneive_lcell_comb \Master_0|Add12~30 (
// Equation(s):
// \Master_0|Add12~30_combout  = (\Master_0|Add11~30_combout  & ((\Master_0|Add4~30_combout  & (\Master_0|Add12~29  & VCC)) # (!\Master_0|Add4~30_combout  & (!\Master_0|Add12~29 )))) # (!\Master_0|Add11~30_combout  & ((\Master_0|Add4~30_combout  & 
// (!\Master_0|Add12~29 )) # (!\Master_0|Add4~30_combout  & ((\Master_0|Add12~29 ) # (GND)))))
// \Master_0|Add12~31  = CARRY((\Master_0|Add11~30_combout  & (!\Master_0|Add4~30_combout  & !\Master_0|Add12~29 )) # (!\Master_0|Add11~30_combout  & ((!\Master_0|Add12~29 ) # (!\Master_0|Add4~30_combout ))))

	.dataa(\Master_0|Add11~30_combout ),
	.datab(\Master_0|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~29 ),
	.combout(\Master_0|Add12~30_combout ),
	.cout(\Master_0|Add12~31 ));
// synopsys translate_off
defparam \Master_0|Add12~30 .lut_mask = 16'h9617;
defparam \Master_0|Add12~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N12
cycloneive_lcell_comb \Master_0|Add12~32 (
// Equation(s):
// \Master_0|Add12~32_combout  = ((\Master_0|Add11~32_combout  $ (\Master_0|Add4~30_combout  $ (!\Master_0|Add12~31 )))) # (GND)
// \Master_0|Add12~33  = CARRY((\Master_0|Add11~32_combout  & ((\Master_0|Add4~30_combout ) # (!\Master_0|Add12~31 ))) # (!\Master_0|Add11~32_combout  & (\Master_0|Add4~30_combout  & !\Master_0|Add12~31 )))

	.dataa(\Master_0|Add11~32_combout ),
	.datab(\Master_0|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~31 ),
	.combout(\Master_0|Add12~32_combout ),
	.cout(\Master_0|Add12~33 ));
// synopsys translate_off
defparam \Master_0|Add12~32 .lut_mask = 16'h698E;
defparam \Master_0|Add12~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N14
cycloneive_lcell_comb \Master_0|Add12~34 (
// Equation(s):
// \Master_0|Add12~34_combout  = (\Master_0|Add11~34_combout  & ((\Master_0|Add4~30_combout  & (\Master_0|Add12~33  & VCC)) # (!\Master_0|Add4~30_combout  & (!\Master_0|Add12~33 )))) # (!\Master_0|Add11~34_combout  & ((\Master_0|Add4~30_combout  & 
// (!\Master_0|Add12~33 )) # (!\Master_0|Add4~30_combout  & ((\Master_0|Add12~33 ) # (GND)))))
// \Master_0|Add12~35  = CARRY((\Master_0|Add11~34_combout  & (!\Master_0|Add4~30_combout  & !\Master_0|Add12~33 )) # (!\Master_0|Add11~34_combout  & ((!\Master_0|Add12~33 ) # (!\Master_0|Add4~30_combout ))))

	.dataa(\Master_0|Add11~34_combout ),
	.datab(\Master_0|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~33 ),
	.combout(\Master_0|Add12~34_combout ),
	.cout(\Master_0|Add12~35 ));
// synopsys translate_off
defparam \Master_0|Add12~34 .lut_mask = 16'h9617;
defparam \Master_0|Add12~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N16
cycloneive_lcell_comb \Master_0|Add12~36 (
// Equation(s):
// \Master_0|Add12~36_combout  = ((\Master_0|Add11~34_combout  $ (\Master_0|Add4~30_combout  $ (!\Master_0|Add12~35 )))) # (GND)
// \Master_0|Add12~37  = CARRY((\Master_0|Add11~34_combout  & ((\Master_0|Add4~30_combout ) # (!\Master_0|Add12~35 ))) # (!\Master_0|Add11~34_combout  & (\Master_0|Add4~30_combout  & !\Master_0|Add12~35 )))

	.dataa(\Master_0|Add11~34_combout ),
	.datab(\Master_0|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add12~35 ),
	.combout(\Master_0|Add12~36_combout ),
	.cout(\Master_0|Add12~37 ));
// synopsys translate_off
defparam \Master_0|Add12~36 .lut_mask = 16'h698E;
defparam \Master_0|Add12~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N18
cycloneive_lcell_comb \Master_0|Add12~38 (
// Equation(s):
// \Master_0|Add12~38_combout  = \Master_0|Add11~34_combout  $ (\Master_0|Add12~37  $ (\Master_0|Add4~30_combout ))

	.dataa(\Master_0|Add11~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Add4~30_combout ),
	.cin(\Master_0|Add12~37 ),
	.combout(\Master_0|Add12~38_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add12~38 .lut_mask = 16'hA55A;
defparam \Master_0|Add12~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y35_N29
dffeas \Master_0|kernel[2][0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][15] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N27
dffeas \Master_0|kernel[2][0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][14] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N25
dffeas \Master_0|kernel[2][0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][13] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N23
dffeas \Master_0|kernel[2][0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][12] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N21
dffeas \Master_0|kernel[2][0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][11] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N19
dffeas \Master_0|kernel[2][0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][10] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N17
dffeas \Master_0|kernel[2][0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][9] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N15
dffeas \Master_0|kernel[2][0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][8] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N13
dffeas \Master_0|kernel[2][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][7] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N11
dffeas \Master_0|kernel[2][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][6] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N9
dffeas \Master_0|kernel[2][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|kernel[2][0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|kernel[2][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|kernel[2][0][5] .is_wysiwyg = "true";
defparam \Master_0|kernel[2][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N8
cycloneive_lcell_comb \Master_0|Add5~8 (
// Equation(s):
// \Master_0|Add5~8_combout  = (\Master_0|kernel[2][0][5]~q  & (!\Master_0|Add5~7  & VCC)) # (!\Master_0|kernel[2][0][5]~q  & (\Master_0|Add5~7  $ (GND)))
// \Master_0|Add5~9  = CARRY((!\Master_0|kernel[2][0][5]~q  & !\Master_0|Add5~7 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~7 ),
	.combout(\Master_0|Add5~8_combout ),
	.cout(\Master_0|Add5~9 ));
// synopsys translate_off
defparam \Master_0|Add5~8 .lut_mask = 16'h3C03;
defparam \Master_0|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N10
cycloneive_lcell_comb \Master_0|Add5~10 (
// Equation(s):
// \Master_0|Add5~10_combout  = (\Master_0|kernel[2][0][6]~q  & ((\Master_0|Add5~9 ) # (GND))) # (!\Master_0|kernel[2][0][6]~q  & (!\Master_0|Add5~9 ))
// \Master_0|Add5~11  = CARRY((\Master_0|kernel[2][0][6]~q ) # (!\Master_0|Add5~9 ))

	.dataa(\Master_0|kernel[2][0][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~9 ),
	.combout(\Master_0|Add5~10_combout ),
	.cout(\Master_0|Add5~11 ));
// synopsys translate_off
defparam \Master_0|Add5~10 .lut_mask = 16'hA5AF;
defparam \Master_0|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N12
cycloneive_lcell_comb \Master_0|Add5~12 (
// Equation(s):
// \Master_0|Add5~12_combout  = (\Master_0|kernel[2][0][7]~q  & (!\Master_0|Add5~11  & VCC)) # (!\Master_0|kernel[2][0][7]~q  & (\Master_0|Add5~11  $ (GND)))
// \Master_0|Add5~13  = CARRY((!\Master_0|kernel[2][0][7]~q  & !\Master_0|Add5~11 ))

	.dataa(\Master_0|kernel[2][0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~11 ),
	.combout(\Master_0|Add5~12_combout ),
	.cout(\Master_0|Add5~13 ));
// synopsys translate_off
defparam \Master_0|Add5~12 .lut_mask = 16'h5A05;
defparam \Master_0|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N14
cycloneive_lcell_comb \Master_0|Add5~14 (
// Equation(s):
// \Master_0|Add5~14_combout  = (\Master_0|kernel[2][0][8]~q  & ((\Master_0|Add5~13 ) # (GND))) # (!\Master_0|kernel[2][0][8]~q  & (!\Master_0|Add5~13 ))
// \Master_0|Add5~15  = CARRY((\Master_0|kernel[2][0][8]~q ) # (!\Master_0|Add5~13 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~13 ),
	.combout(\Master_0|Add5~14_combout ),
	.cout(\Master_0|Add5~15 ));
// synopsys translate_off
defparam \Master_0|Add5~14 .lut_mask = 16'hC3CF;
defparam \Master_0|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N16
cycloneive_lcell_comb \Master_0|Add5~16 (
// Equation(s):
// \Master_0|Add5~16_combout  = (\Master_0|kernel[2][0][9]~q  & (!\Master_0|Add5~15  & VCC)) # (!\Master_0|kernel[2][0][9]~q  & (\Master_0|Add5~15  $ (GND)))
// \Master_0|Add5~17  = CARRY((!\Master_0|kernel[2][0][9]~q  & !\Master_0|Add5~15 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][0][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~15 ),
	.combout(\Master_0|Add5~16_combout ),
	.cout(\Master_0|Add5~17 ));
// synopsys translate_off
defparam \Master_0|Add5~16 .lut_mask = 16'h3C03;
defparam \Master_0|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N18
cycloneive_lcell_comb \Master_0|Add5~18 (
// Equation(s):
// \Master_0|Add5~18_combout  = (\Master_0|kernel[2][0][10]~q  & ((\Master_0|Add5~17 ) # (GND))) # (!\Master_0|kernel[2][0][10]~q  & (!\Master_0|Add5~17 ))
// \Master_0|Add5~19  = CARRY((\Master_0|kernel[2][0][10]~q ) # (!\Master_0|Add5~17 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~17 ),
	.combout(\Master_0|Add5~18_combout ),
	.cout(\Master_0|Add5~19 ));
// synopsys translate_off
defparam \Master_0|Add5~18 .lut_mask = 16'hC3CF;
defparam \Master_0|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N20
cycloneive_lcell_comb \Master_0|Add5~20 (
// Equation(s):
// \Master_0|Add5~20_combout  = (\Master_0|kernel[2][0][11]~q  & (!\Master_0|Add5~19  & VCC)) # (!\Master_0|kernel[2][0][11]~q  & (\Master_0|Add5~19  $ (GND)))
// \Master_0|Add5~21  = CARRY((!\Master_0|kernel[2][0][11]~q  & !\Master_0|Add5~19 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~19 ),
	.combout(\Master_0|Add5~20_combout ),
	.cout(\Master_0|Add5~21 ));
// synopsys translate_off
defparam \Master_0|Add5~20 .lut_mask = 16'h3C03;
defparam \Master_0|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N22
cycloneive_lcell_comb \Master_0|Add5~22 (
// Equation(s):
// \Master_0|Add5~22_combout  = (\Master_0|kernel[2][0][12]~q  & ((\Master_0|Add5~21 ) # (GND))) # (!\Master_0|kernel[2][0][12]~q  & (!\Master_0|Add5~21 ))
// \Master_0|Add5~23  = CARRY((\Master_0|kernel[2][0][12]~q ) # (!\Master_0|Add5~21 ))

	.dataa(\Master_0|kernel[2][0][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~21 ),
	.combout(\Master_0|Add5~22_combout ),
	.cout(\Master_0|Add5~23 ));
// synopsys translate_off
defparam \Master_0|Add5~22 .lut_mask = 16'hA5AF;
defparam \Master_0|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N24
cycloneive_lcell_comb \Master_0|Add5~24 (
// Equation(s):
// \Master_0|Add5~24_combout  = (\Master_0|kernel[2][0][13]~q  & (!\Master_0|Add5~23  & VCC)) # (!\Master_0|kernel[2][0][13]~q  & (\Master_0|Add5~23  $ (GND)))
// \Master_0|Add5~25  = CARRY((!\Master_0|kernel[2][0][13]~q  & !\Master_0|Add5~23 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~23 ),
	.combout(\Master_0|Add5~24_combout ),
	.cout(\Master_0|Add5~25 ));
// synopsys translate_off
defparam \Master_0|Add5~24 .lut_mask = 16'h3C03;
defparam \Master_0|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N26
cycloneive_lcell_comb \Master_0|Add5~26 (
// Equation(s):
// \Master_0|Add5~26_combout  = (\Master_0|kernel[2][0][14]~q  & ((\Master_0|Add5~25 ) # (GND))) # (!\Master_0|kernel[2][0][14]~q  & (!\Master_0|Add5~25 ))
// \Master_0|Add5~27  = CARRY((\Master_0|kernel[2][0][14]~q ) # (!\Master_0|Add5~25 ))

	.dataa(\Master_0|kernel[2][0][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~25 ),
	.combout(\Master_0|Add5~26_combout ),
	.cout(\Master_0|Add5~27 ));
// synopsys translate_off
defparam \Master_0|Add5~26 .lut_mask = 16'hA5AF;
defparam \Master_0|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N28
cycloneive_lcell_comb \Master_0|Add5~28 (
// Equation(s):
// \Master_0|Add5~28_combout  = (\Master_0|kernel[2][0][15]~q  & (!\Master_0|Add5~27  & VCC)) # (!\Master_0|kernel[2][0][15]~q  & (\Master_0|Add5~27  $ (GND)))
// \Master_0|Add5~29  = CARRY((!\Master_0|kernel[2][0][15]~q  & !\Master_0|Add5~27 ))

	.dataa(gnd),
	.datab(\Master_0|kernel[2][0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~27 ),
	.combout(\Master_0|Add5~28_combout ),
	.cout(\Master_0|Add5~29 ));
// synopsys translate_off
defparam \Master_0|Add5~28 .lut_mask = 16'h3C03;
defparam \Master_0|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N30
cycloneive_lcell_comb \Master_0|Add5~30 (
// Equation(s):
// \Master_0|Add5~30_combout  = \Master_0|Add5~29  $ (!\Master_0|kernel[2][0][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|kernel[2][0][15]~q ),
	.cin(\Master_0|Add5~29 ),
	.combout(\Master_0|Add5~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add5~30 .lut_mask = 16'hF00F;
defparam \Master_0|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneive_lcell_comb \Master_0|Add13~2 (
// Equation(s):
// \Master_0|Add13~2_combout  = (\Master_0|Add12~2_combout  & ((\Master_0|Add5~8_combout  & (\Master_0|Add13~1  & VCC)) # (!\Master_0|Add5~8_combout  & (!\Master_0|Add13~1 )))) # (!\Master_0|Add12~2_combout  & ((\Master_0|Add5~8_combout  & 
// (!\Master_0|Add13~1 )) # (!\Master_0|Add5~8_combout  & ((\Master_0|Add13~1 ) # (GND)))))
// \Master_0|Add13~3  = CARRY((\Master_0|Add12~2_combout  & (!\Master_0|Add5~8_combout  & !\Master_0|Add13~1 )) # (!\Master_0|Add12~2_combout  & ((!\Master_0|Add13~1 ) # (!\Master_0|Add5~8_combout ))))

	.dataa(\Master_0|Add12~2_combout ),
	.datab(\Master_0|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~1 ),
	.combout(\Master_0|Add13~2_combout ),
	.cout(\Master_0|Add13~3 ));
// synopsys translate_off
defparam \Master_0|Add13~2 .lut_mask = 16'h9617;
defparam \Master_0|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneive_lcell_comb \Master_0|Add13~4 (
// Equation(s):
// \Master_0|Add13~4_combout  = ((\Master_0|Add5~10_combout  $ (\Master_0|Add12~4_combout  $ (!\Master_0|Add13~3 )))) # (GND)
// \Master_0|Add13~5  = CARRY((\Master_0|Add5~10_combout  & ((\Master_0|Add12~4_combout ) # (!\Master_0|Add13~3 ))) # (!\Master_0|Add5~10_combout  & (\Master_0|Add12~4_combout  & !\Master_0|Add13~3 )))

	.dataa(\Master_0|Add5~10_combout ),
	.datab(\Master_0|Add12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~3 ),
	.combout(\Master_0|Add13~4_combout ),
	.cout(\Master_0|Add13~5 ));
// synopsys translate_off
defparam \Master_0|Add13~4 .lut_mask = 16'h698E;
defparam \Master_0|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneive_lcell_comb \Master_0|Add13~6 (
// Equation(s):
// \Master_0|Add13~6_combout  = (\Master_0|Add12~6_combout  & ((\Master_0|Add5~12_combout  & (\Master_0|Add13~5  & VCC)) # (!\Master_0|Add5~12_combout  & (!\Master_0|Add13~5 )))) # (!\Master_0|Add12~6_combout  & ((\Master_0|Add5~12_combout  & 
// (!\Master_0|Add13~5 )) # (!\Master_0|Add5~12_combout  & ((\Master_0|Add13~5 ) # (GND)))))
// \Master_0|Add13~7  = CARRY((\Master_0|Add12~6_combout  & (!\Master_0|Add5~12_combout  & !\Master_0|Add13~5 )) # (!\Master_0|Add12~6_combout  & ((!\Master_0|Add13~5 ) # (!\Master_0|Add5~12_combout ))))

	.dataa(\Master_0|Add12~6_combout ),
	.datab(\Master_0|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~5 ),
	.combout(\Master_0|Add13~6_combout ),
	.cout(\Master_0|Add13~7 ));
// synopsys translate_off
defparam \Master_0|Add13~6 .lut_mask = 16'h9617;
defparam \Master_0|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneive_lcell_comb \Master_0|Add13~8 (
// Equation(s):
// \Master_0|Add13~8_combout  = ((\Master_0|Add12~8_combout  $ (\Master_0|Add5~14_combout  $ (!\Master_0|Add13~7 )))) # (GND)
// \Master_0|Add13~9  = CARRY((\Master_0|Add12~8_combout  & ((\Master_0|Add5~14_combout ) # (!\Master_0|Add13~7 ))) # (!\Master_0|Add12~8_combout  & (\Master_0|Add5~14_combout  & !\Master_0|Add13~7 )))

	.dataa(\Master_0|Add12~8_combout ),
	.datab(\Master_0|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~7 ),
	.combout(\Master_0|Add13~8_combout ),
	.cout(\Master_0|Add13~9 ));
// synopsys translate_off
defparam \Master_0|Add13~8 .lut_mask = 16'h698E;
defparam \Master_0|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneive_lcell_comb \Master_0|Add13~10 (
// Equation(s):
// \Master_0|Add13~10_combout  = (\Master_0|Add5~16_combout  & ((\Master_0|Add12~10_combout  & (\Master_0|Add13~9  & VCC)) # (!\Master_0|Add12~10_combout  & (!\Master_0|Add13~9 )))) # (!\Master_0|Add5~16_combout  & ((\Master_0|Add12~10_combout  & 
// (!\Master_0|Add13~9 )) # (!\Master_0|Add12~10_combout  & ((\Master_0|Add13~9 ) # (GND)))))
// \Master_0|Add13~11  = CARRY((\Master_0|Add5~16_combout  & (!\Master_0|Add12~10_combout  & !\Master_0|Add13~9 )) # (!\Master_0|Add5~16_combout  & ((!\Master_0|Add13~9 ) # (!\Master_0|Add12~10_combout ))))

	.dataa(\Master_0|Add5~16_combout ),
	.datab(\Master_0|Add12~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~9 ),
	.combout(\Master_0|Add13~10_combout ),
	.cout(\Master_0|Add13~11 ));
// synopsys translate_off
defparam \Master_0|Add13~10 .lut_mask = 16'h9617;
defparam \Master_0|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneive_lcell_comb \Master_0|Add13~12 (
// Equation(s):
// \Master_0|Add13~12_combout  = ((\Master_0|Add5~18_combout  $ (\Master_0|Add12~12_combout  $ (!\Master_0|Add13~11 )))) # (GND)
// \Master_0|Add13~13  = CARRY((\Master_0|Add5~18_combout  & ((\Master_0|Add12~12_combout ) # (!\Master_0|Add13~11 ))) # (!\Master_0|Add5~18_combout  & (\Master_0|Add12~12_combout  & !\Master_0|Add13~11 )))

	.dataa(\Master_0|Add5~18_combout ),
	.datab(\Master_0|Add12~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~11 ),
	.combout(\Master_0|Add13~12_combout ),
	.cout(\Master_0|Add13~13 ));
// synopsys translate_off
defparam \Master_0|Add13~12 .lut_mask = 16'h698E;
defparam \Master_0|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneive_lcell_comb \Master_0|Add13~14 (
// Equation(s):
// \Master_0|Add13~14_combout  = (\Master_0|Add5~20_combout  & ((\Master_0|Add12~14_combout  & (\Master_0|Add13~13  & VCC)) # (!\Master_0|Add12~14_combout  & (!\Master_0|Add13~13 )))) # (!\Master_0|Add5~20_combout  & ((\Master_0|Add12~14_combout  & 
// (!\Master_0|Add13~13 )) # (!\Master_0|Add12~14_combout  & ((\Master_0|Add13~13 ) # (GND)))))
// \Master_0|Add13~15  = CARRY((\Master_0|Add5~20_combout  & (!\Master_0|Add12~14_combout  & !\Master_0|Add13~13 )) # (!\Master_0|Add5~20_combout  & ((!\Master_0|Add13~13 ) # (!\Master_0|Add12~14_combout ))))

	.dataa(\Master_0|Add5~20_combout ),
	.datab(\Master_0|Add12~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~13 ),
	.combout(\Master_0|Add13~14_combout ),
	.cout(\Master_0|Add13~15 ));
// synopsys translate_off
defparam \Master_0|Add13~14 .lut_mask = 16'h9617;
defparam \Master_0|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneive_lcell_comb \Master_0|Add13~16 (
// Equation(s):
// \Master_0|Add13~16_combout  = ((\Master_0|Add5~22_combout  $ (\Master_0|Add12~16_combout  $ (!\Master_0|Add13~15 )))) # (GND)
// \Master_0|Add13~17  = CARRY((\Master_0|Add5~22_combout  & ((\Master_0|Add12~16_combout ) # (!\Master_0|Add13~15 ))) # (!\Master_0|Add5~22_combout  & (\Master_0|Add12~16_combout  & !\Master_0|Add13~15 )))

	.dataa(\Master_0|Add5~22_combout ),
	.datab(\Master_0|Add12~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~15 ),
	.combout(\Master_0|Add13~16_combout ),
	.cout(\Master_0|Add13~17 ));
// synopsys translate_off
defparam \Master_0|Add13~16 .lut_mask = 16'h698E;
defparam \Master_0|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneive_lcell_comb \Master_0|Add13~18 (
// Equation(s):
// \Master_0|Add13~18_combout  = (\Master_0|Add12~18_combout  & ((\Master_0|Add5~24_combout  & (\Master_0|Add13~17  & VCC)) # (!\Master_0|Add5~24_combout  & (!\Master_0|Add13~17 )))) # (!\Master_0|Add12~18_combout  & ((\Master_0|Add5~24_combout  & 
// (!\Master_0|Add13~17 )) # (!\Master_0|Add5~24_combout  & ((\Master_0|Add13~17 ) # (GND)))))
// \Master_0|Add13~19  = CARRY((\Master_0|Add12~18_combout  & (!\Master_0|Add5~24_combout  & !\Master_0|Add13~17 )) # (!\Master_0|Add12~18_combout  & ((!\Master_0|Add13~17 ) # (!\Master_0|Add5~24_combout ))))

	.dataa(\Master_0|Add12~18_combout ),
	.datab(\Master_0|Add5~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~17 ),
	.combout(\Master_0|Add13~18_combout ),
	.cout(\Master_0|Add13~19 ));
// synopsys translate_off
defparam \Master_0|Add13~18 .lut_mask = 16'h9617;
defparam \Master_0|Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneive_lcell_comb \Master_0|Add13~20 (
// Equation(s):
// \Master_0|Add13~20_combout  = ((\Master_0|Add12~20_combout  $ (\Master_0|Add5~26_combout  $ (!\Master_0|Add13~19 )))) # (GND)
// \Master_0|Add13~21  = CARRY((\Master_0|Add12~20_combout  & ((\Master_0|Add5~26_combout ) # (!\Master_0|Add13~19 ))) # (!\Master_0|Add12~20_combout  & (\Master_0|Add5~26_combout  & !\Master_0|Add13~19 )))

	.dataa(\Master_0|Add12~20_combout ),
	.datab(\Master_0|Add5~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~19 ),
	.combout(\Master_0|Add13~20_combout ),
	.cout(\Master_0|Add13~21 ));
// synopsys translate_off
defparam \Master_0|Add13~20 .lut_mask = 16'h698E;
defparam \Master_0|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cycloneive_lcell_comb \Master_0|Add13~22 (
// Equation(s):
// \Master_0|Add13~22_combout  = (\Master_0|Add12~22_combout  & ((\Master_0|Add5~28_combout  & (\Master_0|Add13~21  & VCC)) # (!\Master_0|Add5~28_combout  & (!\Master_0|Add13~21 )))) # (!\Master_0|Add12~22_combout  & ((\Master_0|Add5~28_combout  & 
// (!\Master_0|Add13~21 )) # (!\Master_0|Add5~28_combout  & ((\Master_0|Add13~21 ) # (GND)))))
// \Master_0|Add13~23  = CARRY((\Master_0|Add12~22_combout  & (!\Master_0|Add5~28_combout  & !\Master_0|Add13~21 )) # (!\Master_0|Add12~22_combout  & ((!\Master_0|Add13~21 ) # (!\Master_0|Add5~28_combout ))))

	.dataa(\Master_0|Add12~22_combout ),
	.datab(\Master_0|Add5~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~21 ),
	.combout(\Master_0|Add13~22_combout ),
	.cout(\Master_0|Add13~23 ));
// synopsys translate_off
defparam \Master_0|Add13~22 .lut_mask = 16'h9617;
defparam \Master_0|Add13~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneive_lcell_comb \Master_0|Add13~24 (
// Equation(s):
// \Master_0|Add13~24_combout  = ((\Master_0|Add5~30_combout  $ (\Master_0|Add12~24_combout  $ (!\Master_0|Add13~23 )))) # (GND)
// \Master_0|Add13~25  = CARRY((\Master_0|Add5~30_combout  & ((\Master_0|Add12~24_combout ) # (!\Master_0|Add13~23 ))) # (!\Master_0|Add5~30_combout  & (\Master_0|Add12~24_combout  & !\Master_0|Add13~23 )))

	.dataa(\Master_0|Add5~30_combout ),
	.datab(\Master_0|Add12~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~23 ),
	.combout(\Master_0|Add13~24_combout ),
	.cout(\Master_0|Add13~25 ));
// synopsys translate_off
defparam \Master_0|Add13~24 .lut_mask = 16'h698E;
defparam \Master_0|Add13~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
cycloneive_lcell_comb \Master_0|Add13~26 (
// Equation(s):
// \Master_0|Add13~26_combout  = (\Master_0|Add12~26_combout  & ((\Master_0|Add5~30_combout  & (\Master_0|Add13~25  & VCC)) # (!\Master_0|Add5~30_combout  & (!\Master_0|Add13~25 )))) # (!\Master_0|Add12~26_combout  & ((\Master_0|Add5~30_combout  & 
// (!\Master_0|Add13~25 )) # (!\Master_0|Add5~30_combout  & ((\Master_0|Add13~25 ) # (GND)))))
// \Master_0|Add13~27  = CARRY((\Master_0|Add12~26_combout  & (!\Master_0|Add5~30_combout  & !\Master_0|Add13~25 )) # (!\Master_0|Add12~26_combout  & ((!\Master_0|Add13~25 ) # (!\Master_0|Add5~30_combout ))))

	.dataa(\Master_0|Add12~26_combout ),
	.datab(\Master_0|Add5~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~25 ),
	.combout(\Master_0|Add13~26_combout ),
	.cout(\Master_0|Add13~27 ));
// synopsys translate_off
defparam \Master_0|Add13~26 .lut_mask = 16'h9617;
defparam \Master_0|Add13~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
cycloneive_lcell_comb \Master_0|Add13~28 (
// Equation(s):
// \Master_0|Add13~28_combout  = ((\Master_0|Add5~30_combout  $ (\Master_0|Add12~28_combout  $ (!\Master_0|Add13~27 )))) # (GND)
// \Master_0|Add13~29  = CARRY((\Master_0|Add5~30_combout  & ((\Master_0|Add12~28_combout ) # (!\Master_0|Add13~27 ))) # (!\Master_0|Add5~30_combout  & (\Master_0|Add12~28_combout  & !\Master_0|Add13~27 )))

	.dataa(\Master_0|Add5~30_combout ),
	.datab(\Master_0|Add12~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~27 ),
	.combout(\Master_0|Add13~28_combout ),
	.cout(\Master_0|Add13~29 ));
// synopsys translate_off
defparam \Master_0|Add13~28 .lut_mask = 16'h698E;
defparam \Master_0|Add13~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneive_lcell_comb \Master_0|Add13~30 (
// Equation(s):
// \Master_0|Add13~30_combout  = (\Master_0|Add12~30_combout  & ((\Master_0|Add5~30_combout  & (\Master_0|Add13~29  & VCC)) # (!\Master_0|Add5~30_combout  & (!\Master_0|Add13~29 )))) # (!\Master_0|Add12~30_combout  & ((\Master_0|Add5~30_combout  & 
// (!\Master_0|Add13~29 )) # (!\Master_0|Add5~30_combout  & ((\Master_0|Add13~29 ) # (GND)))))
// \Master_0|Add13~31  = CARRY((\Master_0|Add12~30_combout  & (!\Master_0|Add5~30_combout  & !\Master_0|Add13~29 )) # (!\Master_0|Add12~30_combout  & ((!\Master_0|Add13~29 ) # (!\Master_0|Add5~30_combout ))))

	.dataa(\Master_0|Add12~30_combout ),
	.datab(\Master_0|Add5~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~29 ),
	.combout(\Master_0|Add13~30_combout ),
	.cout(\Master_0|Add13~31 ));
// synopsys translate_off
defparam \Master_0|Add13~30 .lut_mask = 16'h9617;
defparam \Master_0|Add13~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneive_lcell_comb \Master_0|Add13~32 (
// Equation(s):
// \Master_0|Add13~32_combout  = ((\Master_0|Add5~30_combout  $ (\Master_0|Add12~32_combout  $ (!\Master_0|Add13~31 )))) # (GND)
// \Master_0|Add13~33  = CARRY((\Master_0|Add5~30_combout  & ((\Master_0|Add12~32_combout ) # (!\Master_0|Add13~31 ))) # (!\Master_0|Add5~30_combout  & (\Master_0|Add12~32_combout  & !\Master_0|Add13~31 )))

	.dataa(\Master_0|Add5~30_combout ),
	.datab(\Master_0|Add12~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~31 ),
	.combout(\Master_0|Add13~32_combout ),
	.cout(\Master_0|Add13~33 ));
// synopsys translate_off
defparam \Master_0|Add13~32 .lut_mask = 16'h698E;
defparam \Master_0|Add13~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
cycloneive_lcell_comb \Master_0|Add13~34 (
// Equation(s):
// \Master_0|Add13~34_combout  = (\Master_0|Add12~34_combout  & ((\Master_0|Add5~30_combout  & (\Master_0|Add13~33  & VCC)) # (!\Master_0|Add5~30_combout  & (!\Master_0|Add13~33 )))) # (!\Master_0|Add12~34_combout  & ((\Master_0|Add5~30_combout  & 
// (!\Master_0|Add13~33 )) # (!\Master_0|Add5~30_combout  & ((\Master_0|Add13~33 ) # (GND)))))
// \Master_0|Add13~35  = CARRY((\Master_0|Add12~34_combout  & (!\Master_0|Add5~30_combout  & !\Master_0|Add13~33 )) # (!\Master_0|Add12~34_combout  & ((!\Master_0|Add13~33 ) # (!\Master_0|Add5~30_combout ))))

	.dataa(\Master_0|Add12~34_combout ),
	.datab(\Master_0|Add5~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~33 ),
	.combout(\Master_0|Add13~34_combout ),
	.cout(\Master_0|Add13~35 ));
// synopsys translate_off
defparam \Master_0|Add13~34 .lut_mask = 16'h9617;
defparam \Master_0|Add13~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cycloneive_lcell_comb \Master_0|Add13~36 (
// Equation(s):
// \Master_0|Add13~36_combout  = ((\Master_0|Add5~30_combout  $ (\Master_0|Add12~36_combout  $ (!\Master_0|Add13~35 )))) # (GND)
// \Master_0|Add13~37  = CARRY((\Master_0|Add5~30_combout  & ((\Master_0|Add12~36_combout ) # (!\Master_0|Add13~35 ))) # (!\Master_0|Add5~30_combout  & (\Master_0|Add12~36_combout  & !\Master_0|Add13~35 )))

	.dataa(\Master_0|Add5~30_combout ),
	.datab(\Master_0|Add12~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add13~35 ),
	.combout(\Master_0|Add13~36_combout ),
	.cout(\Master_0|Add13~37 ));
// synopsys translate_off
defparam \Master_0|Add13~36 .lut_mask = 16'h698E;
defparam \Master_0|Add13~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneive_lcell_comb \Master_0|Add13~38 (
// Equation(s):
// \Master_0|Add13~38_combout  = \Master_0|Add12~38_combout  $ (\Master_0|Add13~37  $ (\Master_0|Add5~30_combout ))

	.dataa(\Master_0|Add12~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Add5~30_combout ),
	.cin(\Master_0|Add13~37 ),
	.combout(\Master_0|Add13~38_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add13~38 .lut_mask = 16'hA55A;
defparam \Master_0|Add13~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneive_lcell_comb \Master_0|Add14~2 (
// Equation(s):
// \Master_0|Add14~2_combout  = (\Master_0|Add13~2_combout  & ((\Master_0|Add6~6_combout  & (\Master_0|Add14~1  & VCC)) # (!\Master_0|Add6~6_combout  & (!\Master_0|Add14~1 )))) # (!\Master_0|Add13~2_combout  & ((\Master_0|Add6~6_combout  & 
// (!\Master_0|Add14~1 )) # (!\Master_0|Add6~6_combout  & ((\Master_0|Add14~1 ) # (GND)))))
// \Master_0|Add14~3  = CARRY((\Master_0|Add13~2_combout  & (!\Master_0|Add6~6_combout  & !\Master_0|Add14~1 )) # (!\Master_0|Add13~2_combout  & ((!\Master_0|Add14~1 ) # (!\Master_0|Add6~6_combout ))))

	.dataa(\Master_0|Add13~2_combout ),
	.datab(\Master_0|Add6~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~1 ),
	.combout(\Master_0|Add14~2_combout ),
	.cout(\Master_0|Add14~3 ));
// synopsys translate_off
defparam \Master_0|Add14~2 .lut_mask = 16'h9617;
defparam \Master_0|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneive_lcell_comb \Master_0|Add14~4 (
// Equation(s):
// \Master_0|Add14~4_combout  = ((\Master_0|Add13~4_combout  $ (\Master_0|Add6~8_combout  $ (!\Master_0|Add14~3 )))) # (GND)
// \Master_0|Add14~5  = CARRY((\Master_0|Add13~4_combout  & ((\Master_0|Add6~8_combout ) # (!\Master_0|Add14~3 ))) # (!\Master_0|Add13~4_combout  & (\Master_0|Add6~8_combout  & !\Master_0|Add14~3 )))

	.dataa(\Master_0|Add13~4_combout ),
	.datab(\Master_0|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~3 ),
	.combout(\Master_0|Add14~4_combout ),
	.cout(\Master_0|Add14~5 ));
// synopsys translate_off
defparam \Master_0|Add14~4 .lut_mask = 16'h698E;
defparam \Master_0|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneive_lcell_comb \Master_0|Add14~6 (
// Equation(s):
// \Master_0|Add14~6_combout  = (\Master_0|Add6~10_combout  & ((\Master_0|Add13~6_combout  & (\Master_0|Add14~5  & VCC)) # (!\Master_0|Add13~6_combout  & (!\Master_0|Add14~5 )))) # (!\Master_0|Add6~10_combout  & ((\Master_0|Add13~6_combout  & 
// (!\Master_0|Add14~5 )) # (!\Master_0|Add13~6_combout  & ((\Master_0|Add14~5 ) # (GND)))))
// \Master_0|Add14~7  = CARRY((\Master_0|Add6~10_combout  & (!\Master_0|Add13~6_combout  & !\Master_0|Add14~5 )) # (!\Master_0|Add6~10_combout  & ((!\Master_0|Add14~5 ) # (!\Master_0|Add13~6_combout ))))

	.dataa(\Master_0|Add6~10_combout ),
	.datab(\Master_0|Add13~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~5 ),
	.combout(\Master_0|Add14~6_combout ),
	.cout(\Master_0|Add14~7 ));
// synopsys translate_off
defparam \Master_0|Add14~6 .lut_mask = 16'h9617;
defparam \Master_0|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneive_lcell_comb \Master_0|Add14~8 (
// Equation(s):
// \Master_0|Add14~8_combout  = ((\Master_0|Add6~12_combout  $ (\Master_0|Add13~8_combout  $ (!\Master_0|Add14~7 )))) # (GND)
// \Master_0|Add14~9  = CARRY((\Master_0|Add6~12_combout  & ((\Master_0|Add13~8_combout ) # (!\Master_0|Add14~7 ))) # (!\Master_0|Add6~12_combout  & (\Master_0|Add13~8_combout  & !\Master_0|Add14~7 )))

	.dataa(\Master_0|Add6~12_combout ),
	.datab(\Master_0|Add13~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~7 ),
	.combout(\Master_0|Add14~8_combout ),
	.cout(\Master_0|Add14~9 ));
// synopsys translate_off
defparam \Master_0|Add14~8 .lut_mask = 16'h698E;
defparam \Master_0|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneive_lcell_comb \Master_0|Add14~10 (
// Equation(s):
// \Master_0|Add14~10_combout  = (\Master_0|Add6~14_combout  & ((\Master_0|Add13~10_combout  & (\Master_0|Add14~9  & VCC)) # (!\Master_0|Add13~10_combout  & (!\Master_0|Add14~9 )))) # (!\Master_0|Add6~14_combout  & ((\Master_0|Add13~10_combout  & 
// (!\Master_0|Add14~9 )) # (!\Master_0|Add13~10_combout  & ((\Master_0|Add14~9 ) # (GND)))))
// \Master_0|Add14~11  = CARRY((\Master_0|Add6~14_combout  & (!\Master_0|Add13~10_combout  & !\Master_0|Add14~9 )) # (!\Master_0|Add6~14_combout  & ((!\Master_0|Add14~9 ) # (!\Master_0|Add13~10_combout ))))

	.dataa(\Master_0|Add6~14_combout ),
	.datab(\Master_0|Add13~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~9 ),
	.combout(\Master_0|Add14~10_combout ),
	.cout(\Master_0|Add14~11 ));
// synopsys translate_off
defparam \Master_0|Add14~10 .lut_mask = 16'h9617;
defparam \Master_0|Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneive_lcell_comb \Master_0|Add14~12 (
// Equation(s):
// \Master_0|Add14~12_combout  = ((\Master_0|Add6~16_combout  $ (\Master_0|Add13~12_combout  $ (!\Master_0|Add14~11 )))) # (GND)
// \Master_0|Add14~13  = CARRY((\Master_0|Add6~16_combout  & ((\Master_0|Add13~12_combout ) # (!\Master_0|Add14~11 ))) # (!\Master_0|Add6~16_combout  & (\Master_0|Add13~12_combout  & !\Master_0|Add14~11 )))

	.dataa(\Master_0|Add6~16_combout ),
	.datab(\Master_0|Add13~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~11 ),
	.combout(\Master_0|Add14~12_combout ),
	.cout(\Master_0|Add14~13 ));
// synopsys translate_off
defparam \Master_0|Add14~12 .lut_mask = 16'h698E;
defparam \Master_0|Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneive_lcell_comb \Master_0|Add14~14 (
// Equation(s):
// \Master_0|Add14~14_combout  = (\Master_0|Add13~14_combout  & ((\Master_0|Add6~18_combout  & (\Master_0|Add14~13  & VCC)) # (!\Master_0|Add6~18_combout  & (!\Master_0|Add14~13 )))) # (!\Master_0|Add13~14_combout  & ((\Master_0|Add6~18_combout  & 
// (!\Master_0|Add14~13 )) # (!\Master_0|Add6~18_combout  & ((\Master_0|Add14~13 ) # (GND)))))
// \Master_0|Add14~15  = CARRY((\Master_0|Add13~14_combout  & (!\Master_0|Add6~18_combout  & !\Master_0|Add14~13 )) # (!\Master_0|Add13~14_combout  & ((!\Master_0|Add14~13 ) # (!\Master_0|Add6~18_combout ))))

	.dataa(\Master_0|Add13~14_combout ),
	.datab(\Master_0|Add6~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~13 ),
	.combout(\Master_0|Add14~14_combout ),
	.cout(\Master_0|Add14~15 ));
// synopsys translate_off
defparam \Master_0|Add14~14 .lut_mask = 16'h9617;
defparam \Master_0|Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneive_lcell_comb \Master_0|Add14~16 (
// Equation(s):
// \Master_0|Add14~16_combout  = ((\Master_0|Add6~20_combout  $ (\Master_0|Add13~16_combout  $ (!\Master_0|Add14~15 )))) # (GND)
// \Master_0|Add14~17  = CARRY((\Master_0|Add6~20_combout  & ((\Master_0|Add13~16_combout ) # (!\Master_0|Add14~15 ))) # (!\Master_0|Add6~20_combout  & (\Master_0|Add13~16_combout  & !\Master_0|Add14~15 )))

	.dataa(\Master_0|Add6~20_combout ),
	.datab(\Master_0|Add13~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~15 ),
	.combout(\Master_0|Add14~16_combout ),
	.cout(\Master_0|Add14~17 ));
// synopsys translate_off
defparam \Master_0|Add14~16 .lut_mask = 16'h698E;
defparam \Master_0|Add14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneive_lcell_comb \Master_0|Add14~18 (
// Equation(s):
// \Master_0|Add14~18_combout  = (\Master_0|Add6~22_combout  & ((\Master_0|Add13~18_combout  & (\Master_0|Add14~17  & VCC)) # (!\Master_0|Add13~18_combout  & (!\Master_0|Add14~17 )))) # (!\Master_0|Add6~22_combout  & ((\Master_0|Add13~18_combout  & 
// (!\Master_0|Add14~17 )) # (!\Master_0|Add13~18_combout  & ((\Master_0|Add14~17 ) # (GND)))))
// \Master_0|Add14~19  = CARRY((\Master_0|Add6~22_combout  & (!\Master_0|Add13~18_combout  & !\Master_0|Add14~17 )) # (!\Master_0|Add6~22_combout  & ((!\Master_0|Add14~17 ) # (!\Master_0|Add13~18_combout ))))

	.dataa(\Master_0|Add6~22_combout ),
	.datab(\Master_0|Add13~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~17 ),
	.combout(\Master_0|Add14~18_combout ),
	.cout(\Master_0|Add14~19 ));
// synopsys translate_off
defparam \Master_0|Add14~18 .lut_mask = 16'h9617;
defparam \Master_0|Add14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneive_lcell_comb \Master_0|Add14~20 (
// Equation(s):
// \Master_0|Add14~20_combout  = ((\Master_0|Add13~20_combout  $ (\Master_0|Add6~24_combout  $ (!\Master_0|Add14~19 )))) # (GND)
// \Master_0|Add14~21  = CARRY((\Master_0|Add13~20_combout  & ((\Master_0|Add6~24_combout ) # (!\Master_0|Add14~19 ))) # (!\Master_0|Add13~20_combout  & (\Master_0|Add6~24_combout  & !\Master_0|Add14~19 )))

	.dataa(\Master_0|Add13~20_combout ),
	.datab(\Master_0|Add6~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~19 ),
	.combout(\Master_0|Add14~20_combout ),
	.cout(\Master_0|Add14~21 ));
// synopsys translate_off
defparam \Master_0|Add14~20 .lut_mask = 16'h698E;
defparam \Master_0|Add14~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneive_lcell_comb \Master_0|Add14~22 (
// Equation(s):
// \Master_0|Add14~22_combout  = (\Master_0|Add13~22_combout  & ((\Master_0|Add6~26_combout  & (\Master_0|Add14~21  & VCC)) # (!\Master_0|Add6~26_combout  & (!\Master_0|Add14~21 )))) # (!\Master_0|Add13~22_combout  & ((\Master_0|Add6~26_combout  & 
// (!\Master_0|Add14~21 )) # (!\Master_0|Add6~26_combout  & ((\Master_0|Add14~21 ) # (GND)))))
// \Master_0|Add14~23  = CARRY((\Master_0|Add13~22_combout  & (!\Master_0|Add6~26_combout  & !\Master_0|Add14~21 )) # (!\Master_0|Add13~22_combout  & ((!\Master_0|Add14~21 ) # (!\Master_0|Add6~26_combout ))))

	.dataa(\Master_0|Add13~22_combout ),
	.datab(\Master_0|Add6~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~21 ),
	.combout(\Master_0|Add14~22_combout ),
	.cout(\Master_0|Add14~23 ));
// synopsys translate_off
defparam \Master_0|Add14~22 .lut_mask = 16'h9617;
defparam \Master_0|Add14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneive_lcell_comb \Master_0|Add14~24 (
// Equation(s):
// \Master_0|Add14~24_combout  = ((\Master_0|Add6~28_combout  $ (\Master_0|Add13~24_combout  $ (!\Master_0|Add14~23 )))) # (GND)
// \Master_0|Add14~25  = CARRY((\Master_0|Add6~28_combout  & ((\Master_0|Add13~24_combout ) # (!\Master_0|Add14~23 ))) # (!\Master_0|Add6~28_combout  & (\Master_0|Add13~24_combout  & !\Master_0|Add14~23 )))

	.dataa(\Master_0|Add6~28_combout ),
	.datab(\Master_0|Add13~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~23 ),
	.combout(\Master_0|Add14~24_combout ),
	.cout(\Master_0|Add14~25 ));
// synopsys translate_off
defparam \Master_0|Add14~24 .lut_mask = 16'h698E;
defparam \Master_0|Add14~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneive_lcell_comb \Master_0|Add14~26 (
// Equation(s):
// \Master_0|Add14~26_combout  = (\Master_0|Add6~30_combout  & ((\Master_0|Add13~26_combout  & (\Master_0|Add14~25  & VCC)) # (!\Master_0|Add13~26_combout  & (!\Master_0|Add14~25 )))) # (!\Master_0|Add6~30_combout  & ((\Master_0|Add13~26_combout  & 
// (!\Master_0|Add14~25 )) # (!\Master_0|Add13~26_combout  & ((\Master_0|Add14~25 ) # (GND)))))
// \Master_0|Add14~27  = CARRY((\Master_0|Add6~30_combout  & (!\Master_0|Add13~26_combout  & !\Master_0|Add14~25 )) # (!\Master_0|Add6~30_combout  & ((!\Master_0|Add14~25 ) # (!\Master_0|Add13~26_combout ))))

	.dataa(\Master_0|Add6~30_combout ),
	.datab(\Master_0|Add13~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~25 ),
	.combout(\Master_0|Add14~26_combout ),
	.cout(\Master_0|Add14~27 ));
// synopsys translate_off
defparam \Master_0|Add14~26 .lut_mask = 16'h9617;
defparam \Master_0|Add14~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneive_lcell_comb \Master_0|Add14~28 (
// Equation(s):
// \Master_0|Add14~28_combout  = ((\Master_0|Add13~28_combout  $ (\Master_0|Add6~30_combout  $ (!\Master_0|Add14~27 )))) # (GND)
// \Master_0|Add14~29  = CARRY((\Master_0|Add13~28_combout  & ((\Master_0|Add6~30_combout ) # (!\Master_0|Add14~27 ))) # (!\Master_0|Add13~28_combout  & (\Master_0|Add6~30_combout  & !\Master_0|Add14~27 )))

	.dataa(\Master_0|Add13~28_combout ),
	.datab(\Master_0|Add6~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~27 ),
	.combout(\Master_0|Add14~28_combout ),
	.cout(\Master_0|Add14~29 ));
// synopsys translate_off
defparam \Master_0|Add14~28 .lut_mask = 16'h698E;
defparam \Master_0|Add14~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneive_lcell_comb \Master_0|Add14~30 (
// Equation(s):
// \Master_0|Add14~30_combout  = (\Master_0|Add13~30_combout  & ((\Master_0|Add6~30_combout  & (\Master_0|Add14~29  & VCC)) # (!\Master_0|Add6~30_combout  & (!\Master_0|Add14~29 )))) # (!\Master_0|Add13~30_combout  & ((\Master_0|Add6~30_combout  & 
// (!\Master_0|Add14~29 )) # (!\Master_0|Add6~30_combout  & ((\Master_0|Add14~29 ) # (GND)))))
// \Master_0|Add14~31  = CARRY((\Master_0|Add13~30_combout  & (!\Master_0|Add6~30_combout  & !\Master_0|Add14~29 )) # (!\Master_0|Add13~30_combout  & ((!\Master_0|Add14~29 ) # (!\Master_0|Add6~30_combout ))))

	.dataa(\Master_0|Add13~30_combout ),
	.datab(\Master_0|Add6~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~29 ),
	.combout(\Master_0|Add14~30_combout ),
	.cout(\Master_0|Add14~31 ));
// synopsys translate_off
defparam \Master_0|Add14~30 .lut_mask = 16'h9617;
defparam \Master_0|Add14~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneive_lcell_comb \Master_0|Add14~32 (
// Equation(s):
// \Master_0|Add14~32_combout  = ((\Master_0|Add13~32_combout  $ (\Master_0|Add6~30_combout  $ (!\Master_0|Add14~31 )))) # (GND)
// \Master_0|Add14~33  = CARRY((\Master_0|Add13~32_combout  & ((\Master_0|Add6~30_combout ) # (!\Master_0|Add14~31 ))) # (!\Master_0|Add13~32_combout  & (\Master_0|Add6~30_combout  & !\Master_0|Add14~31 )))

	.dataa(\Master_0|Add13~32_combout ),
	.datab(\Master_0|Add6~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~31 ),
	.combout(\Master_0|Add14~32_combout ),
	.cout(\Master_0|Add14~33 ));
// synopsys translate_off
defparam \Master_0|Add14~32 .lut_mask = 16'h698E;
defparam \Master_0|Add14~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneive_lcell_comb \Master_0|Add14~34 (
// Equation(s):
// \Master_0|Add14~34_combout  = (\Master_0|Add13~34_combout  & ((\Master_0|Add6~30_combout  & (\Master_0|Add14~33  & VCC)) # (!\Master_0|Add6~30_combout  & (!\Master_0|Add14~33 )))) # (!\Master_0|Add13~34_combout  & ((\Master_0|Add6~30_combout  & 
// (!\Master_0|Add14~33 )) # (!\Master_0|Add6~30_combout  & ((\Master_0|Add14~33 ) # (GND)))))
// \Master_0|Add14~35  = CARRY((\Master_0|Add13~34_combout  & (!\Master_0|Add6~30_combout  & !\Master_0|Add14~33 )) # (!\Master_0|Add13~34_combout  & ((!\Master_0|Add14~33 ) # (!\Master_0|Add6~30_combout ))))

	.dataa(\Master_0|Add13~34_combout ),
	.datab(\Master_0|Add6~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~33 ),
	.combout(\Master_0|Add14~34_combout ),
	.cout(\Master_0|Add14~35 ));
// synopsys translate_off
defparam \Master_0|Add14~34 .lut_mask = 16'h9617;
defparam \Master_0|Add14~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
cycloneive_lcell_comb \Master_0|Add14~36 (
// Equation(s):
// \Master_0|Add14~36_combout  = ((\Master_0|Add13~36_combout  $ (\Master_0|Add6~30_combout  $ (!\Master_0|Add14~35 )))) # (GND)
// \Master_0|Add14~37  = CARRY((\Master_0|Add13~36_combout  & ((\Master_0|Add6~30_combout ) # (!\Master_0|Add14~35 ))) # (!\Master_0|Add13~36_combout  & (\Master_0|Add6~30_combout  & !\Master_0|Add14~35 )))

	.dataa(\Master_0|Add13~36_combout ),
	.datab(\Master_0|Add6~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~35 ),
	.combout(\Master_0|Add14~36_combout ),
	.cout(\Master_0|Add14~37 ));
// synopsys translate_off
defparam \Master_0|Add14~36 .lut_mask = 16'h698E;
defparam \Master_0|Add14~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneive_lcell_comb \Master_0|Add14~38 (
// Equation(s):
// \Master_0|Add14~38_combout  = (\Master_0|Add6~30_combout  & ((\Master_0|Add13~38_combout  & (\Master_0|Add14~37  & VCC)) # (!\Master_0|Add13~38_combout  & (!\Master_0|Add14~37 )))) # (!\Master_0|Add6~30_combout  & ((\Master_0|Add13~38_combout  & 
// (!\Master_0|Add14~37 )) # (!\Master_0|Add13~38_combout  & ((\Master_0|Add14~37 ) # (GND)))))
// \Master_0|Add14~39  = CARRY((\Master_0|Add6~30_combout  & (!\Master_0|Add13~38_combout  & !\Master_0|Add14~37 )) # (!\Master_0|Add6~30_combout  & ((!\Master_0|Add14~37 ) # (!\Master_0|Add13~38_combout ))))

	.dataa(\Master_0|Add6~30_combout ),
	.datab(\Master_0|Add13~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~37 ),
	.combout(\Master_0|Add14~38_combout ),
	.cout(\Master_0|Add14~39 ));
// synopsys translate_off
defparam \Master_0|Add14~38 .lut_mask = 16'h9617;
defparam \Master_0|Add14~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneive_lcell_comb \Master_0|Add14~40 (
// Equation(s):
// \Master_0|Add14~40_combout  = ((\Master_0|Add6~30_combout  $ (\Master_0|Add13~38_combout  $ (!\Master_0|Add14~39 )))) # (GND)
// \Master_0|Add14~41  = CARRY((\Master_0|Add6~30_combout  & ((\Master_0|Add13~38_combout ) # (!\Master_0|Add14~39 ))) # (!\Master_0|Add6~30_combout  & (\Master_0|Add13~38_combout  & !\Master_0|Add14~39 )))

	.dataa(\Master_0|Add6~30_combout ),
	.datab(\Master_0|Add13~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add14~39 ),
	.combout(\Master_0|Add14~40_combout ),
	.cout(\Master_0|Add14~41 ));
// synopsys translate_off
defparam \Master_0|Add14~40 .lut_mask = 16'h698E;
defparam \Master_0|Add14~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneive_lcell_comb \Master_0|Add14~42 (
// Equation(s):
// \Master_0|Add14~42_combout  = \Master_0|Add6~30_combout  $ (\Master_0|Add14~41  $ (\Master_0|Add13~38_combout ))

	.dataa(\Master_0|Add6~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Add13~38_combout ),
	.cin(\Master_0|Add14~41 ),
	.combout(\Master_0|Add14~42_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add14~42 .lut_mask = 16'hA55A;
defparam \Master_0|Add14~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneive_lcell_comb \Master_0|Add15~2 (
// Equation(s):
// \Master_0|Add15~2_combout  = (\Master_0|Add7~8_combout  & ((\Master_0|Add14~2_combout  & (\Master_0|Add15~1  & VCC)) # (!\Master_0|Add14~2_combout  & (!\Master_0|Add15~1 )))) # (!\Master_0|Add7~8_combout  & ((\Master_0|Add14~2_combout  & 
// (!\Master_0|Add15~1 )) # (!\Master_0|Add14~2_combout  & ((\Master_0|Add15~1 ) # (GND)))))
// \Master_0|Add15~3  = CARRY((\Master_0|Add7~8_combout  & (!\Master_0|Add14~2_combout  & !\Master_0|Add15~1 )) # (!\Master_0|Add7~8_combout  & ((!\Master_0|Add15~1 ) # (!\Master_0|Add14~2_combout ))))

	.dataa(\Master_0|Add7~8_combout ),
	.datab(\Master_0|Add14~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~1 ),
	.combout(\Master_0|Add15~2_combout ),
	.cout(\Master_0|Add15~3 ));
// synopsys translate_off
defparam \Master_0|Add15~2 .lut_mask = 16'h9617;
defparam \Master_0|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N14
cycloneive_lcell_comb \Master_0|Add15~4 (
// Equation(s):
// \Master_0|Add15~4_combout  = ((\Master_0|Add7~10_combout  $ (\Master_0|Add14~4_combout  $ (!\Master_0|Add15~3 )))) # (GND)
// \Master_0|Add15~5  = CARRY((\Master_0|Add7~10_combout  & ((\Master_0|Add14~4_combout ) # (!\Master_0|Add15~3 ))) # (!\Master_0|Add7~10_combout  & (\Master_0|Add14~4_combout  & !\Master_0|Add15~3 )))

	.dataa(\Master_0|Add7~10_combout ),
	.datab(\Master_0|Add14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~3 ),
	.combout(\Master_0|Add15~4_combout ),
	.cout(\Master_0|Add15~5 ));
// synopsys translate_off
defparam \Master_0|Add15~4 .lut_mask = 16'h698E;
defparam \Master_0|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneive_lcell_comb \Master_0|Add15~6 (
// Equation(s):
// \Master_0|Add15~6_combout  = (\Master_0|Add7~12_combout  & ((\Master_0|Add14~6_combout  & (\Master_0|Add15~5  & VCC)) # (!\Master_0|Add14~6_combout  & (!\Master_0|Add15~5 )))) # (!\Master_0|Add7~12_combout  & ((\Master_0|Add14~6_combout  & 
// (!\Master_0|Add15~5 )) # (!\Master_0|Add14~6_combout  & ((\Master_0|Add15~5 ) # (GND)))))
// \Master_0|Add15~7  = CARRY((\Master_0|Add7~12_combout  & (!\Master_0|Add14~6_combout  & !\Master_0|Add15~5 )) # (!\Master_0|Add7~12_combout  & ((!\Master_0|Add15~5 ) # (!\Master_0|Add14~6_combout ))))

	.dataa(\Master_0|Add7~12_combout ),
	.datab(\Master_0|Add14~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~5 ),
	.combout(\Master_0|Add15~6_combout ),
	.cout(\Master_0|Add15~7 ));
// synopsys translate_off
defparam \Master_0|Add15~6 .lut_mask = 16'h9617;
defparam \Master_0|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
cycloneive_lcell_comb \Master_0|Add15~8 (
// Equation(s):
// \Master_0|Add15~8_combout  = ((\Master_0|Add14~8_combout  $ (\Master_0|Add7~14_combout  $ (!\Master_0|Add15~7 )))) # (GND)
// \Master_0|Add15~9  = CARRY((\Master_0|Add14~8_combout  & ((\Master_0|Add7~14_combout ) # (!\Master_0|Add15~7 ))) # (!\Master_0|Add14~8_combout  & (\Master_0|Add7~14_combout  & !\Master_0|Add15~7 )))

	.dataa(\Master_0|Add14~8_combout ),
	.datab(\Master_0|Add7~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~7 ),
	.combout(\Master_0|Add15~8_combout ),
	.cout(\Master_0|Add15~9 ));
// synopsys translate_off
defparam \Master_0|Add15~8 .lut_mask = 16'h698E;
defparam \Master_0|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
cycloneive_lcell_comb \Master_0|Add15~10 (
// Equation(s):
// \Master_0|Add15~10_combout  = (\Master_0|Add14~10_combout  & ((\Master_0|Add7~16_combout  & (\Master_0|Add15~9  & VCC)) # (!\Master_0|Add7~16_combout  & (!\Master_0|Add15~9 )))) # (!\Master_0|Add14~10_combout  & ((\Master_0|Add7~16_combout  & 
// (!\Master_0|Add15~9 )) # (!\Master_0|Add7~16_combout  & ((\Master_0|Add15~9 ) # (GND)))))
// \Master_0|Add15~11  = CARRY((\Master_0|Add14~10_combout  & (!\Master_0|Add7~16_combout  & !\Master_0|Add15~9 )) # (!\Master_0|Add14~10_combout  & ((!\Master_0|Add15~9 ) # (!\Master_0|Add7~16_combout ))))

	.dataa(\Master_0|Add14~10_combout ),
	.datab(\Master_0|Add7~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~9 ),
	.combout(\Master_0|Add15~10_combout ),
	.cout(\Master_0|Add15~11 ));
// synopsys translate_off
defparam \Master_0|Add15~10 .lut_mask = 16'h9617;
defparam \Master_0|Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
cycloneive_lcell_comb \Master_0|Add15~12 (
// Equation(s):
// \Master_0|Add15~12_combout  = ((\Master_0|Add7~18_combout  $ (\Master_0|Add14~12_combout  $ (!\Master_0|Add15~11 )))) # (GND)
// \Master_0|Add15~13  = CARRY((\Master_0|Add7~18_combout  & ((\Master_0|Add14~12_combout ) # (!\Master_0|Add15~11 ))) # (!\Master_0|Add7~18_combout  & (\Master_0|Add14~12_combout  & !\Master_0|Add15~11 )))

	.dataa(\Master_0|Add7~18_combout ),
	.datab(\Master_0|Add14~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~11 ),
	.combout(\Master_0|Add15~12_combout ),
	.cout(\Master_0|Add15~13 ));
// synopsys translate_off
defparam \Master_0|Add15~12 .lut_mask = 16'h698E;
defparam \Master_0|Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneive_lcell_comb \Master_0|Add15~14 (
// Equation(s):
// \Master_0|Add15~14_combout  = (\Master_0|Add7~20_combout  & ((\Master_0|Add14~14_combout  & (\Master_0|Add15~13  & VCC)) # (!\Master_0|Add14~14_combout  & (!\Master_0|Add15~13 )))) # (!\Master_0|Add7~20_combout  & ((\Master_0|Add14~14_combout  & 
// (!\Master_0|Add15~13 )) # (!\Master_0|Add14~14_combout  & ((\Master_0|Add15~13 ) # (GND)))))
// \Master_0|Add15~15  = CARRY((\Master_0|Add7~20_combout  & (!\Master_0|Add14~14_combout  & !\Master_0|Add15~13 )) # (!\Master_0|Add7~20_combout  & ((!\Master_0|Add15~13 ) # (!\Master_0|Add14~14_combout ))))

	.dataa(\Master_0|Add7~20_combout ),
	.datab(\Master_0|Add14~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~13 ),
	.combout(\Master_0|Add15~14_combout ),
	.cout(\Master_0|Add15~15 ));
// synopsys translate_off
defparam \Master_0|Add15~14 .lut_mask = 16'h9617;
defparam \Master_0|Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
cycloneive_lcell_comb \Master_0|Add15~16 (
// Equation(s):
// \Master_0|Add15~16_combout  = ((\Master_0|Add7~22_combout  $ (\Master_0|Add14~16_combout  $ (!\Master_0|Add15~15 )))) # (GND)
// \Master_0|Add15~17  = CARRY((\Master_0|Add7~22_combout  & ((\Master_0|Add14~16_combout ) # (!\Master_0|Add15~15 ))) # (!\Master_0|Add7~22_combout  & (\Master_0|Add14~16_combout  & !\Master_0|Add15~15 )))

	.dataa(\Master_0|Add7~22_combout ),
	.datab(\Master_0|Add14~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~15 ),
	.combout(\Master_0|Add15~16_combout ),
	.cout(\Master_0|Add15~17 ));
// synopsys translate_off
defparam \Master_0|Add15~16 .lut_mask = 16'h698E;
defparam \Master_0|Add15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
cycloneive_lcell_comb \Master_0|Add15~18 (
// Equation(s):
// \Master_0|Add15~18_combout  = (\Master_0|Add7~24_combout  & ((\Master_0|Add14~18_combout  & (\Master_0|Add15~17  & VCC)) # (!\Master_0|Add14~18_combout  & (!\Master_0|Add15~17 )))) # (!\Master_0|Add7~24_combout  & ((\Master_0|Add14~18_combout  & 
// (!\Master_0|Add15~17 )) # (!\Master_0|Add14~18_combout  & ((\Master_0|Add15~17 ) # (GND)))))
// \Master_0|Add15~19  = CARRY((\Master_0|Add7~24_combout  & (!\Master_0|Add14~18_combout  & !\Master_0|Add15~17 )) # (!\Master_0|Add7~24_combout  & ((!\Master_0|Add15~17 ) # (!\Master_0|Add14~18_combout ))))

	.dataa(\Master_0|Add7~24_combout ),
	.datab(\Master_0|Add14~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~17 ),
	.combout(\Master_0|Add15~18_combout ),
	.cout(\Master_0|Add15~19 ));
// synopsys translate_off
defparam \Master_0|Add15~18 .lut_mask = 16'h9617;
defparam \Master_0|Add15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
cycloneive_lcell_comb \Master_0|Add15~20 (
// Equation(s):
// \Master_0|Add15~20_combout  = ((\Master_0|Add7~26_combout  $ (\Master_0|Add14~20_combout  $ (!\Master_0|Add15~19 )))) # (GND)
// \Master_0|Add15~21  = CARRY((\Master_0|Add7~26_combout  & ((\Master_0|Add14~20_combout ) # (!\Master_0|Add15~19 ))) # (!\Master_0|Add7~26_combout  & (\Master_0|Add14~20_combout  & !\Master_0|Add15~19 )))

	.dataa(\Master_0|Add7~26_combout ),
	.datab(\Master_0|Add14~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~19 ),
	.combout(\Master_0|Add15~20_combout ),
	.cout(\Master_0|Add15~21 ));
// synopsys translate_off
defparam \Master_0|Add15~20 .lut_mask = 16'h698E;
defparam \Master_0|Add15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
cycloneive_lcell_comb \Master_0|Add15~22 (
// Equation(s):
// \Master_0|Add15~22_combout  = (\Master_0|Add14~22_combout  & ((\Master_0|Add7~28_combout  & (\Master_0|Add15~21  & VCC)) # (!\Master_0|Add7~28_combout  & (!\Master_0|Add15~21 )))) # (!\Master_0|Add14~22_combout  & ((\Master_0|Add7~28_combout  & 
// (!\Master_0|Add15~21 )) # (!\Master_0|Add7~28_combout  & ((\Master_0|Add15~21 ) # (GND)))))
// \Master_0|Add15~23  = CARRY((\Master_0|Add14~22_combout  & (!\Master_0|Add7~28_combout  & !\Master_0|Add15~21 )) # (!\Master_0|Add14~22_combout  & ((!\Master_0|Add15~21 ) # (!\Master_0|Add7~28_combout ))))

	.dataa(\Master_0|Add14~22_combout ),
	.datab(\Master_0|Add7~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~21 ),
	.combout(\Master_0|Add15~22_combout ),
	.cout(\Master_0|Add15~23 ));
// synopsys translate_off
defparam \Master_0|Add15~22 .lut_mask = 16'h9617;
defparam \Master_0|Add15~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
cycloneive_lcell_comb \Master_0|Add15~24 (
// Equation(s):
// \Master_0|Add15~24_combout  = ((\Master_0|Add7~30_combout  $ (\Master_0|Add14~24_combout  $ (!\Master_0|Add15~23 )))) # (GND)
// \Master_0|Add15~25  = CARRY((\Master_0|Add7~30_combout  & ((\Master_0|Add14~24_combout ) # (!\Master_0|Add15~23 ))) # (!\Master_0|Add7~30_combout  & (\Master_0|Add14~24_combout  & !\Master_0|Add15~23 )))

	.dataa(\Master_0|Add7~30_combout ),
	.datab(\Master_0|Add14~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~23 ),
	.combout(\Master_0|Add15~24_combout ),
	.cout(\Master_0|Add15~25 ));
// synopsys translate_off
defparam \Master_0|Add15~24 .lut_mask = 16'h698E;
defparam \Master_0|Add15~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneive_lcell_comb \Master_0|Add15~26 (
// Equation(s):
// \Master_0|Add15~26_combout  = (\Master_0|Add7~30_combout  & ((\Master_0|Add14~26_combout  & (\Master_0|Add15~25  & VCC)) # (!\Master_0|Add14~26_combout  & (!\Master_0|Add15~25 )))) # (!\Master_0|Add7~30_combout  & ((\Master_0|Add14~26_combout  & 
// (!\Master_0|Add15~25 )) # (!\Master_0|Add14~26_combout  & ((\Master_0|Add15~25 ) # (GND)))))
// \Master_0|Add15~27  = CARRY((\Master_0|Add7~30_combout  & (!\Master_0|Add14~26_combout  & !\Master_0|Add15~25 )) # (!\Master_0|Add7~30_combout  & ((!\Master_0|Add15~25 ) # (!\Master_0|Add14~26_combout ))))

	.dataa(\Master_0|Add7~30_combout ),
	.datab(\Master_0|Add14~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~25 ),
	.combout(\Master_0|Add15~26_combout ),
	.cout(\Master_0|Add15~27 ));
// synopsys translate_off
defparam \Master_0|Add15~26 .lut_mask = 16'h9617;
defparam \Master_0|Add15~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
cycloneive_lcell_comb \Master_0|Add15~28 (
// Equation(s):
// \Master_0|Add15~28_combout  = ((\Master_0|Add14~28_combout  $ (\Master_0|Add7~30_combout  $ (!\Master_0|Add15~27 )))) # (GND)
// \Master_0|Add15~29  = CARRY((\Master_0|Add14~28_combout  & ((\Master_0|Add7~30_combout ) # (!\Master_0|Add15~27 ))) # (!\Master_0|Add14~28_combout  & (\Master_0|Add7~30_combout  & !\Master_0|Add15~27 )))

	.dataa(\Master_0|Add14~28_combout ),
	.datab(\Master_0|Add7~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~27 ),
	.combout(\Master_0|Add15~28_combout ),
	.cout(\Master_0|Add15~29 ));
// synopsys translate_off
defparam \Master_0|Add15~28 .lut_mask = 16'h698E;
defparam \Master_0|Add15~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
cycloneive_lcell_comb \Master_0|Add15~30 (
// Equation(s):
// \Master_0|Add15~30_combout  = (\Master_0|Add7~30_combout  & ((\Master_0|Add14~30_combout  & (\Master_0|Add15~29  & VCC)) # (!\Master_0|Add14~30_combout  & (!\Master_0|Add15~29 )))) # (!\Master_0|Add7~30_combout  & ((\Master_0|Add14~30_combout  & 
// (!\Master_0|Add15~29 )) # (!\Master_0|Add14~30_combout  & ((\Master_0|Add15~29 ) # (GND)))))
// \Master_0|Add15~31  = CARRY((\Master_0|Add7~30_combout  & (!\Master_0|Add14~30_combout  & !\Master_0|Add15~29 )) # (!\Master_0|Add7~30_combout  & ((!\Master_0|Add15~29 ) # (!\Master_0|Add14~30_combout ))))

	.dataa(\Master_0|Add7~30_combout ),
	.datab(\Master_0|Add14~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~29 ),
	.combout(\Master_0|Add15~30_combout ),
	.cout(\Master_0|Add15~31 ));
// synopsys translate_off
defparam \Master_0|Add15~30 .lut_mask = 16'h9617;
defparam \Master_0|Add15~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneive_lcell_comb \Master_0|Add15~32 (
// Equation(s):
// \Master_0|Add15~32_combout  = ((\Master_0|Add14~32_combout  $ (\Master_0|Add7~30_combout  $ (!\Master_0|Add15~31 )))) # (GND)
// \Master_0|Add15~33  = CARRY((\Master_0|Add14~32_combout  & ((\Master_0|Add7~30_combout ) # (!\Master_0|Add15~31 ))) # (!\Master_0|Add14~32_combout  & (\Master_0|Add7~30_combout  & !\Master_0|Add15~31 )))

	.dataa(\Master_0|Add14~32_combout ),
	.datab(\Master_0|Add7~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~31 ),
	.combout(\Master_0|Add15~32_combout ),
	.cout(\Master_0|Add15~33 ));
// synopsys translate_off
defparam \Master_0|Add15~32 .lut_mask = 16'h698E;
defparam \Master_0|Add15~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
cycloneive_lcell_comb \Master_0|Add15~34 (
// Equation(s):
// \Master_0|Add15~34_combout  = (\Master_0|Add14~34_combout  & ((\Master_0|Add7~30_combout  & (\Master_0|Add15~33  & VCC)) # (!\Master_0|Add7~30_combout  & (!\Master_0|Add15~33 )))) # (!\Master_0|Add14~34_combout  & ((\Master_0|Add7~30_combout  & 
// (!\Master_0|Add15~33 )) # (!\Master_0|Add7~30_combout  & ((\Master_0|Add15~33 ) # (GND)))))
// \Master_0|Add15~35  = CARRY((\Master_0|Add14~34_combout  & (!\Master_0|Add7~30_combout  & !\Master_0|Add15~33 )) # (!\Master_0|Add14~34_combout  & ((!\Master_0|Add15~33 ) # (!\Master_0|Add7~30_combout ))))

	.dataa(\Master_0|Add14~34_combout ),
	.datab(\Master_0|Add7~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~33 ),
	.combout(\Master_0|Add15~34_combout ),
	.cout(\Master_0|Add15~35 ));
// synopsys translate_off
defparam \Master_0|Add15~34 .lut_mask = 16'h9617;
defparam \Master_0|Add15~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneive_lcell_comb \Master_0|Add15~36 (
// Equation(s):
// \Master_0|Add15~36_combout  = ((\Master_0|Add7~30_combout  $ (\Master_0|Add14~36_combout  $ (!\Master_0|Add15~35 )))) # (GND)
// \Master_0|Add15~37  = CARRY((\Master_0|Add7~30_combout  & ((\Master_0|Add14~36_combout ) # (!\Master_0|Add15~35 ))) # (!\Master_0|Add7~30_combout  & (\Master_0|Add14~36_combout  & !\Master_0|Add15~35 )))

	.dataa(\Master_0|Add7~30_combout ),
	.datab(\Master_0|Add14~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~35 ),
	.combout(\Master_0|Add15~36_combout ),
	.cout(\Master_0|Add15~37 ));
// synopsys translate_off
defparam \Master_0|Add15~36 .lut_mask = 16'h698E;
defparam \Master_0|Add15~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
cycloneive_lcell_comb \Master_0|Add15~38 (
// Equation(s):
// \Master_0|Add15~38_combout  = (\Master_0|Add7~30_combout  & ((\Master_0|Add14~38_combout  & (\Master_0|Add15~37  & VCC)) # (!\Master_0|Add14~38_combout  & (!\Master_0|Add15~37 )))) # (!\Master_0|Add7~30_combout  & ((\Master_0|Add14~38_combout  & 
// (!\Master_0|Add15~37 )) # (!\Master_0|Add14~38_combout  & ((\Master_0|Add15~37 ) # (GND)))))
// \Master_0|Add15~39  = CARRY((\Master_0|Add7~30_combout  & (!\Master_0|Add14~38_combout  & !\Master_0|Add15~37 )) # (!\Master_0|Add7~30_combout  & ((!\Master_0|Add15~37 ) # (!\Master_0|Add14~38_combout ))))

	.dataa(\Master_0|Add7~30_combout ),
	.datab(\Master_0|Add14~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~37 ),
	.combout(\Master_0|Add15~38_combout ),
	.cout(\Master_0|Add15~39 ));
// synopsys translate_off
defparam \Master_0|Add15~38 .lut_mask = 16'h9617;
defparam \Master_0|Add15~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
cycloneive_lcell_comb \Master_0|Add15~40 (
// Equation(s):
// \Master_0|Add15~40_combout  = ((\Master_0|Add7~30_combout  $ (\Master_0|Add14~40_combout  $ (!\Master_0|Add15~39 )))) # (GND)
// \Master_0|Add15~41  = CARRY((\Master_0|Add7~30_combout  & ((\Master_0|Add14~40_combout ) # (!\Master_0|Add15~39 ))) # (!\Master_0|Add7~30_combout  & (\Master_0|Add14~40_combout  & !\Master_0|Add15~39 )))

	.dataa(\Master_0|Add7~30_combout ),
	.datab(\Master_0|Add14~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add15~39 ),
	.combout(\Master_0|Add15~40_combout ),
	.cout(\Master_0|Add15~41 ));
// synopsys translate_off
defparam \Master_0|Add15~40 .lut_mask = 16'h698E;
defparam \Master_0|Add15~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
cycloneive_lcell_comb \Master_0|Add15~42 (
// Equation(s):
// \Master_0|Add15~42_combout  = \Master_0|Add7~30_combout  $ (\Master_0|Add15~41  $ (\Master_0|Add14~42_combout ))

	.dataa(gnd),
	.datab(\Master_0|Add7~30_combout ),
	.datac(gnd),
	.datad(\Master_0|Add14~42_combout ),
	.cin(\Master_0|Add15~41 ),
	.combout(\Master_0|Add15~42_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add15~42 .lut_mask = 16'hC33C;
defparam \Master_0|Add15~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N12
cycloneive_lcell_comb \Master_0|Add16~0 (
// Equation(s):
// \Master_0|Add16~0_combout  = \Master_0|Add15~4_combout  $ (VCC)
// \Master_0|Add16~1  = CARRY(\Master_0|Add15~4_combout )

	.dataa(\Master_0|Add15~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add16~0_combout ),
	.cout(\Master_0|Add16~1 ));
// synopsys translate_off
defparam \Master_0|Add16~0 .lut_mask = 16'h55AA;
defparam \Master_0|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N14
cycloneive_lcell_comb \Master_0|Add16~2 (
// Equation(s):
// \Master_0|Add16~2_combout  = (\Master_0|Add15~6_combout  & (!\Master_0|Add16~1 )) # (!\Master_0|Add15~6_combout  & ((\Master_0|Add16~1 ) # (GND)))
// \Master_0|Add16~3  = CARRY((!\Master_0|Add16~1 ) # (!\Master_0|Add15~6_combout ))

	.dataa(\Master_0|Add15~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~1 ),
	.combout(\Master_0|Add16~2_combout ),
	.cout(\Master_0|Add16~3 ));
// synopsys translate_off
defparam \Master_0|Add16~2 .lut_mask = 16'h5A5F;
defparam \Master_0|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N16
cycloneive_lcell_comb \Master_0|Add16~4 (
// Equation(s):
// \Master_0|Add16~4_combout  = (\Master_0|Add15~8_combout  & ((GND) # (!\Master_0|Add16~3 ))) # (!\Master_0|Add15~8_combout  & (\Master_0|Add16~3  $ (GND)))
// \Master_0|Add16~5  = CARRY((\Master_0|Add15~8_combout ) # (!\Master_0|Add16~3 ))

	.dataa(gnd),
	.datab(\Master_0|Add15~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~3 ),
	.combout(\Master_0|Add16~4_combout ),
	.cout(\Master_0|Add16~5 ));
// synopsys translate_off
defparam \Master_0|Add16~4 .lut_mask = 16'h3CCF;
defparam \Master_0|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N18
cycloneive_lcell_comb \Master_0|Add16~6 (
// Equation(s):
// \Master_0|Add16~6_combout  = (\Master_0|Add15~10_combout  & (\Master_0|Add16~5  & VCC)) # (!\Master_0|Add15~10_combout  & (!\Master_0|Add16~5 ))
// \Master_0|Add16~7  = CARRY((!\Master_0|Add15~10_combout  & !\Master_0|Add16~5 ))

	.dataa(gnd),
	.datab(\Master_0|Add15~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~5 ),
	.combout(\Master_0|Add16~6_combout ),
	.cout(\Master_0|Add16~7 ));
// synopsys translate_off
defparam \Master_0|Add16~6 .lut_mask = 16'hC303;
defparam \Master_0|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N20
cycloneive_lcell_comb \Master_0|Add16~8 (
// Equation(s):
// \Master_0|Add16~8_combout  = (\Master_0|Add15~12_combout  & ((GND) # (!\Master_0|Add16~7 ))) # (!\Master_0|Add15~12_combout  & (\Master_0|Add16~7  $ (GND)))
// \Master_0|Add16~9  = CARRY((\Master_0|Add15~12_combout ) # (!\Master_0|Add16~7 ))

	.dataa(gnd),
	.datab(\Master_0|Add15~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~7 ),
	.combout(\Master_0|Add16~8_combout ),
	.cout(\Master_0|Add16~9 ));
// synopsys translate_off
defparam \Master_0|Add16~8 .lut_mask = 16'h3CCF;
defparam \Master_0|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N22
cycloneive_lcell_comb \Master_0|Add16~10 (
// Equation(s):
// \Master_0|Add16~10_combout  = (\Master_0|Add15~14_combout  & (\Master_0|Add16~9  & VCC)) # (!\Master_0|Add15~14_combout  & (!\Master_0|Add16~9 ))
// \Master_0|Add16~11  = CARRY((!\Master_0|Add15~14_combout  & !\Master_0|Add16~9 ))

	.dataa(\Master_0|Add15~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~9 ),
	.combout(\Master_0|Add16~10_combout ),
	.cout(\Master_0|Add16~11 ));
// synopsys translate_off
defparam \Master_0|Add16~10 .lut_mask = 16'hA505;
defparam \Master_0|Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N24
cycloneive_lcell_comb \Master_0|Add16~12 (
// Equation(s):
// \Master_0|Add16~12_combout  = (\Master_0|Add15~16_combout  & ((GND) # (!\Master_0|Add16~11 ))) # (!\Master_0|Add15~16_combout  & (\Master_0|Add16~11  $ (GND)))
// \Master_0|Add16~13  = CARRY((\Master_0|Add15~16_combout ) # (!\Master_0|Add16~11 ))

	.dataa(\Master_0|Add15~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~11 ),
	.combout(\Master_0|Add16~12_combout ),
	.cout(\Master_0|Add16~13 ));
// synopsys translate_off
defparam \Master_0|Add16~12 .lut_mask = 16'h5AAF;
defparam \Master_0|Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N26
cycloneive_lcell_comb \Master_0|Add16~14 (
// Equation(s):
// \Master_0|Add16~14_combout  = (\Master_0|Add15~18_combout  & (\Master_0|Add16~13  & VCC)) # (!\Master_0|Add15~18_combout  & (!\Master_0|Add16~13 ))
// \Master_0|Add16~15  = CARRY((!\Master_0|Add15~18_combout  & !\Master_0|Add16~13 ))

	.dataa(gnd),
	.datab(\Master_0|Add15~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~13 ),
	.combout(\Master_0|Add16~14_combout ),
	.cout(\Master_0|Add16~15 ));
// synopsys translate_off
defparam \Master_0|Add16~14 .lut_mask = 16'hC303;
defparam \Master_0|Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N28
cycloneive_lcell_comb \Master_0|Add16~16 (
// Equation(s):
// \Master_0|Add16~16_combout  = (\Master_0|Add15~20_combout  & ((GND) # (!\Master_0|Add16~15 ))) # (!\Master_0|Add15~20_combout  & (\Master_0|Add16~15  $ (GND)))
// \Master_0|Add16~17  = CARRY((\Master_0|Add15~20_combout ) # (!\Master_0|Add16~15 ))

	.dataa(gnd),
	.datab(\Master_0|Add15~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~15 ),
	.combout(\Master_0|Add16~16_combout ),
	.cout(\Master_0|Add16~17 ));
// synopsys translate_off
defparam \Master_0|Add16~16 .lut_mask = 16'h3CCF;
defparam \Master_0|Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N30
cycloneive_lcell_comb \Master_0|Add16~18 (
// Equation(s):
// \Master_0|Add16~18_combout  = (\Master_0|Add15~22_combout  & (\Master_0|Add16~17  & VCC)) # (!\Master_0|Add15~22_combout  & (!\Master_0|Add16~17 ))
// \Master_0|Add16~19  = CARRY((!\Master_0|Add15~22_combout  & !\Master_0|Add16~17 ))

	.dataa(\Master_0|Add15~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~17 ),
	.combout(\Master_0|Add16~18_combout ),
	.cout(\Master_0|Add16~19 ));
// synopsys translate_off
defparam \Master_0|Add16~18 .lut_mask = 16'hA505;
defparam \Master_0|Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
cycloneive_lcell_comb \Master_0|Add16~20 (
// Equation(s):
// \Master_0|Add16~20_combout  = (\Master_0|Add15~24_combout  & ((GND) # (!\Master_0|Add16~19 ))) # (!\Master_0|Add15~24_combout  & (\Master_0|Add16~19  $ (GND)))
// \Master_0|Add16~21  = CARRY((\Master_0|Add15~24_combout ) # (!\Master_0|Add16~19 ))

	.dataa(\Master_0|Add15~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~19 ),
	.combout(\Master_0|Add16~20_combout ),
	.cout(\Master_0|Add16~21 ));
// synopsys translate_off
defparam \Master_0|Add16~20 .lut_mask = 16'h5AAF;
defparam \Master_0|Add16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
cycloneive_lcell_comb \Master_0|Add16~22 (
// Equation(s):
// \Master_0|Add16~22_combout  = (\Master_0|Add15~26_combout  & (\Master_0|Add16~21  & VCC)) # (!\Master_0|Add15~26_combout  & (!\Master_0|Add16~21 ))
// \Master_0|Add16~23  = CARRY((!\Master_0|Add15~26_combout  & !\Master_0|Add16~21 ))

	.dataa(gnd),
	.datab(\Master_0|Add15~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~21 ),
	.combout(\Master_0|Add16~22_combout ),
	.cout(\Master_0|Add16~23 ));
// synopsys translate_off
defparam \Master_0|Add16~22 .lut_mask = 16'hC303;
defparam \Master_0|Add16~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N4
cycloneive_lcell_comb \Master_0|Add16~24 (
// Equation(s):
// \Master_0|Add16~24_combout  = (\Master_0|Add15~28_combout  & ((GND) # (!\Master_0|Add16~23 ))) # (!\Master_0|Add15~28_combout  & (\Master_0|Add16~23  $ (GND)))
// \Master_0|Add16~25  = CARRY((\Master_0|Add15~28_combout ) # (!\Master_0|Add16~23 ))

	.dataa(gnd),
	.datab(\Master_0|Add15~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~23 ),
	.combout(\Master_0|Add16~24_combout ),
	.cout(\Master_0|Add16~25 ));
// synopsys translate_off
defparam \Master_0|Add16~24 .lut_mask = 16'h3CCF;
defparam \Master_0|Add16~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N6
cycloneive_lcell_comb \Master_0|Add16~26 (
// Equation(s):
// \Master_0|Add16~26_combout  = (\Master_0|Add15~30_combout  & (\Master_0|Add16~25  & VCC)) # (!\Master_0|Add15~30_combout  & (!\Master_0|Add16~25 ))
// \Master_0|Add16~27  = CARRY((!\Master_0|Add15~30_combout  & !\Master_0|Add16~25 ))

	.dataa(\Master_0|Add15~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~25 ),
	.combout(\Master_0|Add16~26_combout ),
	.cout(\Master_0|Add16~27 ));
// synopsys translate_off
defparam \Master_0|Add16~26 .lut_mask = 16'hA505;
defparam \Master_0|Add16~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
cycloneive_lcell_comb \Master_0|Add16~29 (
// Equation(s):
// \Master_0|Add16~29_cout  = CARRY((\Master_0|Add15~32_combout ) # (!\Master_0|Add16~27 ))

	.dataa(\Master_0|Add15~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~27 ),
	.combout(),
	.cout(\Master_0|Add16~29_cout ));
// synopsys translate_off
defparam \Master_0|Add16~29 .lut_mask = 16'h00AF;
defparam \Master_0|Add16~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
cycloneive_lcell_comb \Master_0|Add16~31 (
// Equation(s):
// \Master_0|Add16~31_cout  = CARRY((!\Master_0|Add15~34_combout  & !\Master_0|Add16~29_cout ))

	.dataa(\Master_0|Add15~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~29_cout ),
	.combout(),
	.cout(\Master_0|Add16~31_cout ));
// synopsys translate_off
defparam \Master_0|Add16~31 .lut_mask = 16'h0005;
defparam \Master_0|Add16~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N12
cycloneive_lcell_comb \Master_0|Add16~33 (
// Equation(s):
// \Master_0|Add16~33_cout  = CARRY((\Master_0|Add15~36_combout ) # (!\Master_0|Add16~31_cout ))

	.dataa(\Master_0|Add15~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~31_cout ),
	.combout(),
	.cout(\Master_0|Add16~33_cout ));
// synopsys translate_off
defparam \Master_0|Add16~33 .lut_mask = 16'h00AF;
defparam \Master_0|Add16~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
cycloneive_lcell_comb \Master_0|Add16~35 (
// Equation(s):
// \Master_0|Add16~35_cout  = CARRY((!\Master_0|Add15~38_combout  & !\Master_0|Add16~33_cout ))

	.dataa(\Master_0|Add15~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~33_cout ),
	.combout(),
	.cout(\Master_0|Add16~35_cout ));
// synopsys translate_off
defparam \Master_0|Add16~35 .lut_mask = 16'h0005;
defparam \Master_0|Add16~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
cycloneive_lcell_comb \Master_0|Add16~37 (
// Equation(s):
// \Master_0|Add16~37_cout  = CARRY((\Master_0|Add15~40_combout ) # (!\Master_0|Add16~35_cout ))

	.dataa(gnd),
	.datab(\Master_0|Add15~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~35_cout ),
	.combout(),
	.cout(\Master_0|Add16~37_cout ));
// synopsys translate_off
defparam \Master_0|Add16~37 .lut_mask = 16'h00CF;
defparam \Master_0|Add16~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N18
cycloneive_lcell_comb \Master_0|Add16~39 (
// Equation(s):
// \Master_0|Add16~39_cout  = CARRY((!\Master_0|Add15~42_combout  & !\Master_0|Add16~37_cout ))

	.dataa(gnd),
	.datab(\Master_0|Add15~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add16~37_cout ),
	.combout(),
	.cout(\Master_0|Add16~39_cout ));
// synopsys translate_off
defparam \Master_0|Add16~39 .lut_mask = 16'h0003;
defparam \Master_0|Add16~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
cycloneive_lcell_comb \Master_0|Add16~40 (
// Equation(s):
// \Master_0|Add16~40_combout  = \Master_0|Add16~39_cout  $ (!\Master_0|Add15~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Add15~42_combout ),
	.cin(\Master_0|Add16~39_cout ),
	.combout(\Master_0|Add16~40_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add16~40 .lut_mask = 16'hF00F;
defparam \Master_0|Add16~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \Master_0|layer0_D[0]~0 (
// Equation(s):
// \Master_0|layer0_D[0]~0_combout  = (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & (\Master_0|Add15~0_combout  & \Master_0|Add16~40_combout ))

	.dataa(gnd),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Master_0|Add15~0_combout ),
	.datad(\Master_0|Add16~40_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_D[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[0]~0 .lut_mask = 16'hC000;
defparam \Master_0|layer0_D[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N22
cycloneive_lcell_comb \Master_0|WideOr3 (
// Equation(s):
// \Master_0|WideOr3~combout  = (((\Master_0|state.WAIT_LAYER0_READ_READY~q ) # (\Master_0|state.LOAD_FROM_LAYER0~q )) # (!\Master_0|WideOr0~1_combout )) # (!\Master_0|WideOr1~0_combout )

	.dataa(\Master_0|WideOr1~0_combout ),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|state.WAIT_LAYER0_READ_READY~q ),
	.datad(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr3 .lut_mask = 16'hFFF7;
defparam \Master_0|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \Master_0|WideOr3~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Master_0|WideOr3~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Master_0|WideOr3~clkctrl_outclk ));
// synopsys translate_off
defparam \Master_0|WideOr3~clkctrl .clock_type = "global clock";
defparam \Master_0|WideOr3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \Master_0|WDATA_M[0] (
// Equation(s):
// \Master_0|WDATA_M [0] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|WDATA_M [0])) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|layer0_D[0]~0_combout )))

	.dataa(gnd),
	.datab(\Master_0|WDATA_M [0]),
	.datac(\Master_0|layer0_D[0]~0_combout ),
	.datad(\Master_0|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [0]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[0] .lut_mask = 16'hCCF0;
defparam \Master_0|WDATA_M[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \Slave_1|Selector37~0 (
// Equation(s):
// \Slave_1|Selector37~0_combout  = (!\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [0] & (\Master_0|WideOr0~1_combout  & \Master_0|WideOr0~0_combout )))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WDATA_M [0]),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector37~0 .lut_mask = 16'h4000;
defparam \Slave_1|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N26
cycloneive_lcell_comb \Slave_1|SRAM_D[5]~0 (
// Equation(s):
// \Slave_1|SRAM_D[5]~0_combout  = (!\Slave_1|state.READ~q  & ((\Slave_1|state.IDLE~q ) # (!\Slave_1|WREADY_S~0_combout )))

	.dataa(\Slave_1|state.READ~q ),
	.datab(\Slave_1|state.IDLE~q ),
	.datac(gnd),
	.datad(\Slave_1|WREADY_S~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[5]~0 .lut_mask = 16'h4455;
defparam \Slave_1|SRAM_D[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N17
dffeas \Slave_1|SRAM_D[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[0] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \Master_0|layer0_D[1]~1 (
// Equation(s):
// \Master_0|layer0_D[1]~1_combout  = (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & (\Master_0|Add15~2_combout  & \Master_0|Add16~40_combout ))

	.dataa(gnd),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Master_0|Add15~2_combout ),
	.datad(\Master_0|Add16~40_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_D[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[1]~1 .lut_mask = 16'hC000;
defparam \Master_0|layer0_D[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \Master_0|WDATA_M[1] (
// Equation(s):
// \Master_0|WDATA_M [1] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|WDATA_M [1])) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|layer0_D[1]~1_combout )))

	.dataa(\Master_0|WDATA_M [1]),
	.datab(gnd),
	.datac(\Master_0|layer0_D[1]~1_combout ),
	.datad(\Master_0|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [1]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[1] .lut_mask = 16'hAAF0;
defparam \Master_0|WDATA_M[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \Slave_1|Selector36~0 (
// Equation(s):
// \Slave_1|Selector36~0_combout  = (!\Master_0|WideOr1~combout  & (\Master_0|WideOr0~1_combout  & (\Master_0|WDATA_M [1] & \Master_0|WideOr0~0_combout )))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|WDATA_M [1]),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector36~0 .lut_mask = 16'h4000;
defparam \Slave_1|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N19
dffeas \Slave_1|SRAM_D[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[1] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N26
cycloneive_lcell_comb \Master_0|layer0_D[2]~2 (
// Equation(s):
// \Master_0|layer0_D[2]~2_combout  = (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & (\Master_0|Add16~0_combout  & \Master_0|Add16~40_combout ))

	.dataa(gnd),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Master_0|Add16~0_combout ),
	.datad(\Master_0|Add16~40_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_D[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[2]~2 .lut_mask = 16'hC000;
defparam \Master_0|layer0_D[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N28
cycloneive_lcell_comb \Master_0|WDATA_M[2] (
// Equation(s):
// \Master_0|WDATA_M [2] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|WDATA_M [2])) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|layer0_D[2]~2_combout )))

	.dataa(gnd),
	.datab(\Master_0|WDATA_M [2]),
	.datac(\Master_0|layer0_D[2]~2_combout ),
	.datad(\Master_0|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [2]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[2] .lut_mask = 16'hCCF0;
defparam \Master_0|WDATA_M[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \Slave_1|Selector35~0 (
// Equation(s):
// \Slave_1|Selector35~0_combout  = (!\Master_0|WideOr1~combout  & (\Master_0|WideOr0~1_combout  & (\Master_0|WDATA_M [2] & \Master_0|WideOr0~0_combout )))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|WDATA_M [2]),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector35~0 .lut_mask = 16'h4000;
defparam \Slave_1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N13
dffeas \Slave_1|SRAM_D[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[2] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
cycloneive_lcell_comb \Master_0|layer0_D[3]~3 (
// Equation(s):
// \Master_0|layer0_D[3]~3_combout  = (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & (\Master_0|Add16~2_combout  & \Master_0|Add16~40_combout ))

	.dataa(gnd),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Master_0|Add16~2_combout ),
	.datad(\Master_0|Add16~40_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_D[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[3]~3 .lut_mask = 16'hC000;
defparam \Master_0|layer0_D[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
cycloneive_lcell_comb \Master_0|WDATA_M[3] (
// Equation(s):
// \Master_0|WDATA_M [3] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|WDATA_M [3])) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|layer0_D[3]~3_combout )))

	.dataa(\Master_0|WDATA_M [3]),
	.datab(gnd),
	.datac(\Master_0|WideOr3~clkctrl_outclk ),
	.datad(\Master_0|layer0_D[3]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [3]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[3] .lut_mask = 16'hAFA0;
defparam \Master_0|WDATA_M[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \Slave_1|Selector34~0 (
// Equation(s):
// \Slave_1|Selector34~0_combout  = (!\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [3] & (\Master_0|WideOr0~1_combout  & \Master_0|WideOr0~0_combout )))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WDATA_M [3]),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector34~0 .lut_mask = 16'h4000;
defparam \Slave_1|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N27
dffeas \Slave_1|SRAM_D[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[3] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N22
cycloneive_lcell_comb \Master_0|Selector46~0 (
// Equation(s):
// \Master_0|Selector46~0_combout  = (!\Master_0|state.SAVE_TO_LAYER1~q  & (\Master_0|state.WAIT_LAYER0_WRITE_READY~q  & (!\Master_0|state.WAIT_LAYER1_WRITE_READY~q  & \Master_0|Add16~40_combout )))

	.dataa(\Master_0|state.SAVE_TO_LAYER1~q ),
	.datab(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datad(\Master_0|Add16~40_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector46~0 .lut_mask = 16'h0400;
defparam \Master_0|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N18
cycloneive_lcell_comb \Master_0|pool_win~3 (
// Equation(s):
// \Master_0|pool_win~3_combout  = (\Master_0|pool_read_cnt [0] & (\Master_0|pool_read_cnt [1] & (!\rst~input_o  & \Master_0|state.LOAD_FROM_LAYER0~q )))

	.dataa(\Master_0|pool_read_cnt [0]),
	.datab(\Master_0|pool_read_cnt [1]),
	.datac(\rst~input_o ),
	.datad(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|pool_win~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win~3 .lut_mask = 16'h0800;
defparam \Master_0|pool_win~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N23
dffeas \Master_0|pool_win[1][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][4] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N30
cycloneive_lcell_comb \Master_0|pool_win~2 (
// Equation(s):
// \Master_0|pool_win~2_combout  = (!\Master_0|pool_read_cnt [0] & (\Master_0|pool_read_cnt [1] & (!\rst~input_o  & \Master_0|state.LOAD_FROM_LAYER0~q )))

	.dataa(\Master_0|pool_read_cnt [0]),
	.datab(\Master_0|pool_read_cnt [1]),
	.datac(\rst~input_o ),
	.datad(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|pool_win~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win~2 .lut_mask = 16'h0400;
defparam \Master_0|pool_win~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N29
dffeas \Master_0|pool_win[1][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][4] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N19
dffeas \Master_0|pool_win[1][0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][15] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N21
dffeas \Master_0|pool_win[1][1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][15] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N15
dffeas \Master_0|pool_win[1][0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][14] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N25
dffeas \Master_0|pool_win[1][1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][14] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \Master_0|pool_win[1][0][13]~feeder (
// Equation(s):
// \Master_0|pool_win[1][0][13]~feeder_combout  = \u_BUS|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|pool_win[1][0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[1][0][13]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|pool_win[1][0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N1
dffeas \Master_0|pool_win[1][0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[1][0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][13] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N21
dffeas \Master_0|pool_win[1][1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][13] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N23
dffeas \Master_0|pool_win[1][0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][12] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N19
dffeas \Master_0|pool_win[1][1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][12] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N14
cycloneive_lcell_comb \Master_0|pool_win[1][1][11]~feeder (
// Equation(s):
// \Master_0|pool_win[1][1][11]~feeder_combout  = \u_BUS|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|Mux4~0_combout ),
	.cin(gnd),
	.combout(\Master_0|pool_win[1][1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[1][1][11]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|pool_win[1][1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N15
dffeas \Master_0|pool_win[1][1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[1][1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][11] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N24
cycloneive_lcell_comb \Master_0|pool_win[1][0][11]~feeder (
// Equation(s):
// \Master_0|pool_win[1][0][11]~feeder_combout  = \u_BUS|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|Mux4~0_combout ),
	.cin(gnd),
	.combout(\Master_0|pool_win[1][0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[1][0][11]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|pool_win[1][0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N25
dffeas \Master_0|pool_win[1][0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[1][0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][11] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N11
dffeas \Master_0|pool_win[1][1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][10] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N17
dffeas \Master_0|pool_win[1][0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][10] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N15
dffeas \Master_0|pool_win[1][0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][9] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N25
dffeas \Master_0|pool_win[1][1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][9] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N11
dffeas \Master_0|pool_win[1][0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][8] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N5
dffeas \Master_0|pool_win[1][1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][8] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N10
cycloneive_lcell_comb \Master_0|pool_win[1][0][7]~feeder (
// Equation(s):
// \Master_0|pool_win[1][0][7]~feeder_combout  = \u_BUS|Mux8~0_combout 

	.dataa(gnd),
	.datab(\u_BUS|Mux8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|pool_win[1][0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[1][0][7]~feeder .lut_mask = 16'hCCCC;
defparam \Master_0|pool_win[1][0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N11
dffeas \Master_0|pool_win[1][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[1][0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][7] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N29
dffeas \Master_0|pool_win[1][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][7] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N9
dffeas \Master_0|pool_win[1][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][6] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N19
dffeas \Master_0|pool_win[1][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][6] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N13
dffeas \Master_0|pool_win[1][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][5] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N13
dffeas \Master_0|pool_win[1][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][5] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N11
dffeas \Master_0|pool_win[1][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][3] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \Master_0|pool_win[1][0][3]~feeder (
// Equation(s):
// \Master_0|pool_win[1][0][3]~feeder_combout  = \u_BUS|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|Mux12~0_combout ),
	.cin(gnd),
	.combout(\Master_0|pool_win[1][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[1][0][3]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|pool_win[1][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N25
dffeas \Master_0|pool_win[1][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[1][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][3] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \Master_0|pool_win[1][1][2]~feeder (
// Equation(s):
// \Master_0|pool_win[1][1][2]~feeder_combout  = \u_BUS|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Master_0|pool_win[1][1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[1][1][2]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|pool_win[1][1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N3
dffeas \Master_0|pool_win[1][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[1][1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][2] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \Master_0|pool_win[1][0][2]~feeder (
// Equation(s):
// \Master_0|pool_win[1][0][2]~feeder_combout  = \u_BUS|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Master_0|pool_win[1][0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[1][0][2]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|pool_win[1][0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N5
dffeas \Master_0|pool_win[1][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[1][0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][2] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N27
dffeas \Master_0|pool_win[1][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][1] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \Master_0|pool_win[1][0][1]~feeder (
// Equation(s):
// \Master_0|pool_win[1][0][1]~feeder_combout  = \u_BUS|Mux14~0_combout 

	.dataa(\u_BUS|Mux14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|pool_win[1][0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[1][0][1]~feeder .lut_mask = 16'hAAAA;
defparam \Master_0|pool_win[1][0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N29
dffeas \Master_0|pool_win[1][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[1][0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][1] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N17
dffeas \Master_0|pool_win[1][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][0][0] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \Master_0|pool_win[1][1][0]~feeder (
// Equation(s):
// \Master_0|pool_win[1][1][0]~feeder_combout  = \u_BUS|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Master_0|pool_win[1][1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[1][1][0]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|pool_win[1][1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N7
dffeas \Master_0|pool_win[1][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[1][1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[1][1][0] .is_wysiwyg = "true";
defparam \Master_0|pool_win[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \Master_0|LessThan1~1 (
// Equation(s):
// \Master_0|LessThan1~1_cout  = CARRY((\Master_0|pool_win[1][0][0]~q  & !\Master_0|pool_win[1][1][0]~q ))

	.dataa(\Master_0|pool_win[1][0][0]~q ),
	.datab(\Master_0|pool_win[1][1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|LessThan1~1_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~1 .lut_mask = 16'h0022;
defparam \Master_0|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N2
cycloneive_lcell_comb \Master_0|LessThan1~3 (
// Equation(s):
// \Master_0|LessThan1~3_cout  = CARRY((\Master_0|pool_win[1][1][1]~q  & ((!\Master_0|LessThan1~1_cout ) # (!\Master_0|pool_win[1][0][1]~q ))) # (!\Master_0|pool_win[1][1][1]~q  & (!\Master_0|pool_win[1][0][1]~q  & !\Master_0|LessThan1~1_cout )))

	.dataa(\Master_0|pool_win[1][1][1]~q ),
	.datab(\Master_0|pool_win[1][0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~1_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~3_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~3 .lut_mask = 16'h002B;
defparam \Master_0|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
cycloneive_lcell_comb \Master_0|LessThan1~5 (
// Equation(s):
// \Master_0|LessThan1~5_cout  = CARRY((\Master_0|pool_win[1][1][2]~q  & (\Master_0|pool_win[1][0][2]~q  & !\Master_0|LessThan1~3_cout )) # (!\Master_0|pool_win[1][1][2]~q  & ((\Master_0|pool_win[1][0][2]~q ) # (!\Master_0|LessThan1~3_cout ))))

	.dataa(\Master_0|pool_win[1][1][2]~q ),
	.datab(\Master_0|pool_win[1][0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~3_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~5_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~5 .lut_mask = 16'h004D;
defparam \Master_0|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \Master_0|LessThan1~7 (
// Equation(s):
// \Master_0|LessThan1~7_cout  = CARRY((\Master_0|pool_win[1][1][3]~q  & ((!\Master_0|LessThan1~5_cout ) # (!\Master_0|pool_win[1][0][3]~q ))) # (!\Master_0|pool_win[1][1][3]~q  & (!\Master_0|pool_win[1][0][3]~q  & !\Master_0|LessThan1~5_cout )))

	.dataa(\Master_0|pool_win[1][1][3]~q ),
	.datab(\Master_0|pool_win[1][0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~5_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~7_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~7 .lut_mask = 16'h002B;
defparam \Master_0|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \Master_0|LessThan1~9 (
// Equation(s):
// \Master_0|LessThan1~9_cout  = CARRY((\Master_0|pool_win[1][0][4]~q  & ((!\Master_0|LessThan1~7_cout ) # (!\Master_0|pool_win[1][1][4]~q ))) # (!\Master_0|pool_win[1][0][4]~q  & (!\Master_0|pool_win[1][1][4]~q  & !\Master_0|LessThan1~7_cout )))

	.dataa(\Master_0|pool_win[1][0][4]~q ),
	.datab(\Master_0|pool_win[1][1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~7_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~9_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~9 .lut_mask = 16'h002B;
defparam \Master_0|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \Master_0|LessThan1~11 (
// Equation(s):
// \Master_0|LessThan1~11_cout  = CARRY((\Master_0|pool_win[1][1][5]~q  & ((!\Master_0|LessThan1~9_cout ) # (!\Master_0|pool_win[1][0][5]~q ))) # (!\Master_0|pool_win[1][1][5]~q  & (!\Master_0|pool_win[1][0][5]~q  & !\Master_0|LessThan1~9_cout )))

	.dataa(\Master_0|pool_win[1][1][5]~q ),
	.datab(\Master_0|pool_win[1][0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~9_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~11_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~11 .lut_mask = 16'h002B;
defparam \Master_0|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \Master_0|LessThan1~13 (
// Equation(s):
// \Master_0|LessThan1~13_cout  = CARRY((\Master_0|pool_win[1][1][6]~q  & (\Master_0|pool_win[1][0][6]~q  & !\Master_0|LessThan1~11_cout )) # (!\Master_0|pool_win[1][1][6]~q  & ((\Master_0|pool_win[1][0][6]~q ) # (!\Master_0|LessThan1~11_cout ))))

	.dataa(\Master_0|pool_win[1][1][6]~q ),
	.datab(\Master_0|pool_win[1][0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~11_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~13_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~13 .lut_mask = 16'h004D;
defparam \Master_0|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \Master_0|LessThan1~15 (
// Equation(s):
// \Master_0|LessThan1~15_cout  = CARRY((\Master_0|pool_win[1][0][7]~q  & (\Master_0|pool_win[1][1][7]~q  & !\Master_0|LessThan1~13_cout )) # (!\Master_0|pool_win[1][0][7]~q  & ((\Master_0|pool_win[1][1][7]~q ) # (!\Master_0|LessThan1~13_cout ))))

	.dataa(\Master_0|pool_win[1][0][7]~q ),
	.datab(\Master_0|pool_win[1][1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~13_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~15_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~15 .lut_mask = 16'h004D;
defparam \Master_0|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \Master_0|LessThan1~17 (
// Equation(s):
// \Master_0|LessThan1~17_cout  = CARRY((\Master_0|pool_win[1][0][8]~q  & ((!\Master_0|LessThan1~15_cout ) # (!\Master_0|pool_win[1][1][8]~q ))) # (!\Master_0|pool_win[1][0][8]~q  & (!\Master_0|pool_win[1][1][8]~q  & !\Master_0|LessThan1~15_cout )))

	.dataa(\Master_0|pool_win[1][0][8]~q ),
	.datab(\Master_0|pool_win[1][1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~15_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~17_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~17 .lut_mask = 16'h002B;
defparam \Master_0|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \Master_0|LessThan1~19 (
// Equation(s):
// \Master_0|LessThan1~19_cout  = CARRY((\Master_0|pool_win[1][0][9]~q  & (\Master_0|pool_win[1][1][9]~q  & !\Master_0|LessThan1~17_cout )) # (!\Master_0|pool_win[1][0][9]~q  & ((\Master_0|pool_win[1][1][9]~q ) # (!\Master_0|LessThan1~17_cout ))))

	.dataa(\Master_0|pool_win[1][0][9]~q ),
	.datab(\Master_0|pool_win[1][1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~17_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~19_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~19 .lut_mask = 16'h004D;
defparam \Master_0|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \Master_0|LessThan1~21 (
// Equation(s):
// \Master_0|LessThan1~21_cout  = CARRY((\Master_0|pool_win[1][1][10]~q  & (\Master_0|pool_win[1][0][10]~q  & !\Master_0|LessThan1~19_cout )) # (!\Master_0|pool_win[1][1][10]~q  & ((\Master_0|pool_win[1][0][10]~q ) # (!\Master_0|LessThan1~19_cout ))))

	.dataa(\Master_0|pool_win[1][1][10]~q ),
	.datab(\Master_0|pool_win[1][0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~19_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~21_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~21 .lut_mask = 16'h004D;
defparam \Master_0|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
cycloneive_lcell_comb \Master_0|LessThan1~23 (
// Equation(s):
// \Master_0|LessThan1~23_cout  = CARRY((\Master_0|pool_win[1][1][11]~q  & ((!\Master_0|LessThan1~21_cout ) # (!\Master_0|pool_win[1][0][11]~q ))) # (!\Master_0|pool_win[1][1][11]~q  & (!\Master_0|pool_win[1][0][11]~q  & !\Master_0|LessThan1~21_cout )))

	.dataa(\Master_0|pool_win[1][1][11]~q ),
	.datab(\Master_0|pool_win[1][0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~21_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~23_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~23 .lut_mask = 16'h002B;
defparam \Master_0|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N24
cycloneive_lcell_comb \Master_0|LessThan1~25 (
// Equation(s):
// \Master_0|LessThan1~25_cout  = CARRY((\Master_0|pool_win[1][0][12]~q  & ((!\Master_0|LessThan1~23_cout ) # (!\Master_0|pool_win[1][1][12]~q ))) # (!\Master_0|pool_win[1][0][12]~q  & (!\Master_0|pool_win[1][1][12]~q  & !\Master_0|LessThan1~23_cout )))

	.dataa(\Master_0|pool_win[1][0][12]~q ),
	.datab(\Master_0|pool_win[1][1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~23_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~25_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~25 .lut_mask = 16'h002B;
defparam \Master_0|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \Master_0|LessThan1~27 (
// Equation(s):
// \Master_0|LessThan1~27_cout  = CARRY((\Master_0|pool_win[1][0][13]~q  & (\Master_0|pool_win[1][1][13]~q  & !\Master_0|LessThan1~25_cout )) # (!\Master_0|pool_win[1][0][13]~q  & ((\Master_0|pool_win[1][1][13]~q ) # (!\Master_0|LessThan1~25_cout ))))

	.dataa(\Master_0|pool_win[1][0][13]~q ),
	.datab(\Master_0|pool_win[1][1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~25_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~27_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~27 .lut_mask = 16'h004D;
defparam \Master_0|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
cycloneive_lcell_comb \Master_0|LessThan1~29 (
// Equation(s):
// \Master_0|LessThan1~29_cout  = CARRY((\Master_0|pool_win[1][0][14]~q  & ((!\Master_0|LessThan1~27_cout ) # (!\Master_0|pool_win[1][1][14]~q ))) # (!\Master_0|pool_win[1][0][14]~q  & (!\Master_0|pool_win[1][1][14]~q  & !\Master_0|LessThan1~27_cout )))

	.dataa(\Master_0|pool_win[1][0][14]~q ),
	.datab(\Master_0|pool_win[1][1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan1~27_cout ),
	.combout(),
	.cout(\Master_0|LessThan1~29_cout ));
// synopsys translate_off
defparam \Master_0|LessThan1~29 .lut_mask = 16'h002B;
defparam \Master_0|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \Master_0|LessThan1~30 (
// Equation(s):
// \Master_0|LessThan1~30_combout  = (\Master_0|pool_win[1][0][15]~q  & ((\Master_0|LessThan1~29_cout ) # (!\Master_0|pool_win[1][1][15]~q ))) # (!\Master_0|pool_win[1][0][15]~q  & (\Master_0|LessThan1~29_cout  & !\Master_0|pool_win[1][1][15]~q ))

	.dataa(gnd),
	.datab(\Master_0|pool_win[1][0][15]~q ),
	.datac(gnd),
	.datad(\Master_0|pool_win[1][1][15]~q ),
	.cin(\Master_0|LessThan1~29_cout ),
	.combout(\Master_0|LessThan1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan1~30 .lut_mask = 16'hC0FC;
defparam \Master_0|LessThan1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N24
cycloneive_lcell_comb \Master_0|s1[4]~0 (
// Equation(s):
// \Master_0|s1[4]~0_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][4]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][4]~q ))

	.dataa(\Master_0|pool_win[1][1][4]~q ),
	.datab(\Master_0|pool_win[1][0][4]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[4]~0 .lut_mask = 16'hCCAA;
defparam \Master_0|s1[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N20
cycloneive_lcell_comb \Master_0|pool_win~0 (
// Equation(s):
// \Master_0|pool_win~0_combout  = (\Master_0|state.LOAD_FROM_LAYER0~q  & (!\Master_0|pool_read_cnt [1] & (!\rst~input_o  & !\Master_0|pool_read_cnt [0])))

	.dataa(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.datab(\Master_0|pool_read_cnt [1]),
	.datac(\rst~input_o ),
	.datad(\Master_0|pool_read_cnt [0]),
	.cin(gnd),
	.combout(\Master_0|pool_win~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win~0 .lut_mask = 16'h0002;
defparam \Master_0|pool_win~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N1
dffeas \Master_0|pool_win[0][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][4] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N29
dffeas \Master_0|pool_win[0][0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][15] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N28
cycloneive_lcell_comb \Master_0|pool_win[0][1][15]~feeder (
// Equation(s):
// \Master_0|pool_win[0][1][15]~feeder_combout  = \u_BUS|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|pool_win[0][1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[0][1][15]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|pool_win[0][1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N12
cycloneive_lcell_comb \Master_0|pool_win~1 (
// Equation(s):
// \Master_0|pool_win~1_combout  = (\Master_0|pool_read_cnt [0] & (!\Master_0|pool_read_cnt [1] & (!\rst~input_o  & \Master_0|state.LOAD_FROM_LAYER0~q )))

	.dataa(\Master_0|pool_read_cnt [0]),
	.datab(\Master_0|pool_read_cnt [1]),
	.datac(\rst~input_o ),
	.datad(\Master_0|state.LOAD_FROM_LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|pool_win~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win~1 .lut_mask = 16'h0200;
defparam \Master_0|pool_win~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N29
dffeas \Master_0|pool_win[0][1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[0][1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][15] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N23
dffeas \Master_0|pool_win[0][1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][14] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N27
dffeas \Master_0|pool_win[0][0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][14] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N7
dffeas \Master_0|pool_win[0][0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][13] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N3
dffeas \Master_0|pool_win[0][1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][13] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N13
dffeas \Master_0|pool_win[0][1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][12] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N9
dffeas \Master_0|pool_win[0][0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][12] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N25
dffeas \Master_0|pool_win[0][1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][11] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N19
dffeas \Master_0|pool_win[0][0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][11] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N31
dffeas \Master_0|pool_win[0][1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][10] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N9
dffeas \Master_0|pool_win[0][0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][10] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N7
dffeas \Master_0|pool_win[0][1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][9] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N29
dffeas \Master_0|pool_win[0][0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][9] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N15
dffeas \Master_0|pool_win[0][0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][8] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N5
dffeas \Master_0|pool_win[0][1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][8] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N11
dffeas \Master_0|pool_win[0][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][7] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N17
dffeas \Master_0|pool_win[0][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][7] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N21
dffeas \Master_0|pool_win[0][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][6] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N25
dffeas \Master_0|pool_win[0][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][6] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N12
cycloneive_lcell_comb \Master_0|pool_win[0][1][5]~feeder (
// Equation(s):
// \Master_0|pool_win[0][1][5]~feeder_combout  = \u_BUS|Mux10~0_combout 

	.dataa(gnd),
	.datab(\u_BUS|Mux10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|pool_win[0][1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[0][1][5]~feeder .lut_mask = 16'hCCCC;
defparam \Master_0|pool_win[0][1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y39_N13
dffeas \Master_0|pool_win[0][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[0][1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][5] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N18
cycloneive_lcell_comb \Master_0|pool_win[0][0][5]~feeder (
// Equation(s):
// \Master_0|pool_win[0][0][5]~feeder_combout  = \u_BUS|Mux10~0_combout 

	.dataa(gnd),
	.datab(\u_BUS|Mux10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|pool_win[0][0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[0][0][5]~feeder .lut_mask = 16'hCCCC;
defparam \Master_0|pool_win[0][0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y39_N19
dffeas \Master_0|pool_win[0][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[0][0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][5] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N27
dffeas \Master_0|pool_win[0][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][4] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N3
dffeas \Master_0|pool_win[0][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][3] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N0
cycloneive_lcell_comb \Master_0|pool_win[0][0][3]~feeder (
// Equation(s):
// \Master_0|pool_win[0][0][3]~feeder_combout  = \u_BUS|Mux12~0_combout 

	.dataa(gnd),
	.datab(\u_BUS|Mux12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|pool_win[0][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[0][0][3]~feeder .lut_mask = 16'hCCCC;
defparam \Master_0|pool_win[0][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N1
dffeas \Master_0|pool_win[0][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[0][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][3] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N30
cycloneive_lcell_comb \Master_0|pool_win[0][1][2]~feeder (
// Equation(s):
// \Master_0|pool_win[0][1][2]~feeder_combout  = \u_BUS|Mux13~0_combout 

	.dataa(\u_BUS|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|pool_win[0][1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[0][1][2]~feeder .lut_mask = 16'hAAAA;
defparam \Master_0|pool_win[0][1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N31
dffeas \Master_0|pool_win[0][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[0][1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][2] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N13
dffeas \Master_0|pool_win[0][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][2] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N5
dffeas \Master_0|pool_win[0][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][1] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N23
dffeas \Master_0|pool_win[0][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][1] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N10
cycloneive_lcell_comb \Master_0|pool_win[0][1][0]~feeder (
// Equation(s):
// \Master_0|pool_win[0][1][0]~feeder_combout  = \u_BUS|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|Mux15~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|pool_win[0][1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pool_win[0][1][0]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|pool_win[0][1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N11
dffeas \Master_0|pool_win[0][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pool_win[0][1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pool_win~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][1][0] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N21
dffeas \Master_0|pool_win[0][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_BUS|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|pool_win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pool_win[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pool_win[0][0][0] .is_wysiwyg = "true";
defparam \Master_0|pool_win[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N0
cycloneive_lcell_comb \Master_0|LessThan0~1 (
// Equation(s):
// \Master_0|LessThan0~1_cout  = CARRY((!\Master_0|pool_win[0][1][0]~q  & \Master_0|pool_win[0][0][0]~q ))

	.dataa(\Master_0|pool_win[0][1][0]~q ),
	.datab(\Master_0|pool_win[0][0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|LessThan0~1_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~1 .lut_mask = 16'h0044;
defparam \Master_0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N2
cycloneive_lcell_comb \Master_0|LessThan0~3 (
// Equation(s):
// \Master_0|LessThan0~3_cout  = CARRY((\Master_0|pool_win[0][0][1]~q  & (\Master_0|pool_win[0][1][1]~q  & !\Master_0|LessThan0~1_cout )) # (!\Master_0|pool_win[0][0][1]~q  & ((\Master_0|pool_win[0][1][1]~q ) # (!\Master_0|LessThan0~1_cout ))))

	.dataa(\Master_0|pool_win[0][0][1]~q ),
	.datab(\Master_0|pool_win[0][1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~1_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~3_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~3 .lut_mask = 16'h004D;
defparam \Master_0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \Master_0|LessThan0~5 (
// Equation(s):
// \Master_0|LessThan0~5_cout  = CARRY((\Master_0|pool_win[0][1][2]~q  & (\Master_0|pool_win[0][0][2]~q  & !\Master_0|LessThan0~3_cout )) # (!\Master_0|pool_win[0][1][2]~q  & ((\Master_0|pool_win[0][0][2]~q ) # (!\Master_0|LessThan0~3_cout ))))

	.dataa(\Master_0|pool_win[0][1][2]~q ),
	.datab(\Master_0|pool_win[0][0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~3_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~5_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~5 .lut_mask = 16'h004D;
defparam \Master_0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N6
cycloneive_lcell_comb \Master_0|LessThan0~7 (
// Equation(s):
// \Master_0|LessThan0~7_cout  = CARRY((\Master_0|pool_win[0][1][3]~q  & ((!\Master_0|LessThan0~5_cout ) # (!\Master_0|pool_win[0][0][3]~q ))) # (!\Master_0|pool_win[0][1][3]~q  & (!\Master_0|pool_win[0][0][3]~q  & !\Master_0|LessThan0~5_cout )))

	.dataa(\Master_0|pool_win[0][1][3]~q ),
	.datab(\Master_0|pool_win[0][0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~5_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~7_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~7 .lut_mask = 16'h002B;
defparam \Master_0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \Master_0|LessThan0~9 (
// Equation(s):
// \Master_0|LessThan0~9_cout  = CARRY((\Master_0|pool_win[0][1][4]~q  & (\Master_0|pool_win[0][0][4]~q  & !\Master_0|LessThan0~7_cout )) # (!\Master_0|pool_win[0][1][4]~q  & ((\Master_0|pool_win[0][0][4]~q ) # (!\Master_0|LessThan0~7_cout ))))

	.dataa(\Master_0|pool_win[0][1][4]~q ),
	.datab(\Master_0|pool_win[0][0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~7_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~9_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~9 .lut_mask = 16'h004D;
defparam \Master_0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \Master_0|LessThan0~11 (
// Equation(s):
// \Master_0|LessThan0~11_cout  = CARRY((\Master_0|pool_win[0][1][5]~q  & ((!\Master_0|LessThan0~9_cout ) # (!\Master_0|pool_win[0][0][5]~q ))) # (!\Master_0|pool_win[0][1][5]~q  & (!\Master_0|pool_win[0][0][5]~q  & !\Master_0|LessThan0~9_cout )))

	.dataa(\Master_0|pool_win[0][1][5]~q ),
	.datab(\Master_0|pool_win[0][0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~9_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~11_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~11 .lut_mask = 16'h002B;
defparam \Master_0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N12
cycloneive_lcell_comb \Master_0|LessThan0~13 (
// Equation(s):
// \Master_0|LessThan0~13_cout  = CARRY((\Master_0|pool_win[0][1][6]~q  & (\Master_0|pool_win[0][0][6]~q  & !\Master_0|LessThan0~11_cout )) # (!\Master_0|pool_win[0][1][6]~q  & ((\Master_0|pool_win[0][0][6]~q ) # (!\Master_0|LessThan0~11_cout ))))

	.dataa(\Master_0|pool_win[0][1][6]~q ),
	.datab(\Master_0|pool_win[0][0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~11_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~13_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~13 .lut_mask = 16'h004D;
defparam \Master_0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N14
cycloneive_lcell_comb \Master_0|LessThan0~15 (
// Equation(s):
// \Master_0|LessThan0~15_cout  = CARRY((\Master_0|pool_win[0][0][7]~q  & (\Master_0|pool_win[0][1][7]~q  & !\Master_0|LessThan0~13_cout )) # (!\Master_0|pool_win[0][0][7]~q  & ((\Master_0|pool_win[0][1][7]~q ) # (!\Master_0|LessThan0~13_cout ))))

	.dataa(\Master_0|pool_win[0][0][7]~q ),
	.datab(\Master_0|pool_win[0][1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~13_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~15_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~15 .lut_mask = 16'h004D;
defparam \Master_0|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N16
cycloneive_lcell_comb \Master_0|LessThan0~17 (
// Equation(s):
// \Master_0|LessThan0~17_cout  = CARRY((\Master_0|pool_win[0][0][8]~q  & ((!\Master_0|LessThan0~15_cout ) # (!\Master_0|pool_win[0][1][8]~q ))) # (!\Master_0|pool_win[0][0][8]~q  & (!\Master_0|pool_win[0][1][8]~q  & !\Master_0|LessThan0~15_cout )))

	.dataa(\Master_0|pool_win[0][0][8]~q ),
	.datab(\Master_0|pool_win[0][1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~15_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~17_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~17 .lut_mask = 16'h002B;
defparam \Master_0|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N18
cycloneive_lcell_comb \Master_0|LessThan0~19 (
// Equation(s):
// \Master_0|LessThan0~19_cout  = CARRY((\Master_0|pool_win[0][1][9]~q  & ((!\Master_0|LessThan0~17_cout ) # (!\Master_0|pool_win[0][0][9]~q ))) # (!\Master_0|pool_win[0][1][9]~q  & (!\Master_0|pool_win[0][0][9]~q  & !\Master_0|LessThan0~17_cout )))

	.dataa(\Master_0|pool_win[0][1][9]~q ),
	.datab(\Master_0|pool_win[0][0][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~17_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~19_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~19 .lut_mask = 16'h002B;
defparam \Master_0|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N20
cycloneive_lcell_comb \Master_0|LessThan0~21 (
// Equation(s):
// \Master_0|LessThan0~21_cout  = CARRY((\Master_0|pool_win[0][1][10]~q  & (\Master_0|pool_win[0][0][10]~q  & !\Master_0|LessThan0~19_cout )) # (!\Master_0|pool_win[0][1][10]~q  & ((\Master_0|pool_win[0][0][10]~q ) # (!\Master_0|LessThan0~19_cout ))))

	.dataa(\Master_0|pool_win[0][1][10]~q ),
	.datab(\Master_0|pool_win[0][0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~19_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~21_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~21 .lut_mask = 16'h004D;
defparam \Master_0|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N22
cycloneive_lcell_comb \Master_0|LessThan0~23 (
// Equation(s):
// \Master_0|LessThan0~23_cout  = CARRY((\Master_0|pool_win[0][1][11]~q  & ((!\Master_0|LessThan0~21_cout ) # (!\Master_0|pool_win[0][0][11]~q ))) # (!\Master_0|pool_win[0][1][11]~q  & (!\Master_0|pool_win[0][0][11]~q  & !\Master_0|LessThan0~21_cout )))

	.dataa(\Master_0|pool_win[0][1][11]~q ),
	.datab(\Master_0|pool_win[0][0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~21_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~23_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~23 .lut_mask = 16'h002B;
defparam \Master_0|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N24
cycloneive_lcell_comb \Master_0|LessThan0~25 (
// Equation(s):
// \Master_0|LessThan0~25_cout  = CARRY((\Master_0|pool_win[0][1][12]~q  & (\Master_0|pool_win[0][0][12]~q  & !\Master_0|LessThan0~23_cout )) # (!\Master_0|pool_win[0][1][12]~q  & ((\Master_0|pool_win[0][0][12]~q ) # (!\Master_0|LessThan0~23_cout ))))

	.dataa(\Master_0|pool_win[0][1][12]~q ),
	.datab(\Master_0|pool_win[0][0][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~23_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~25_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~25 .lut_mask = 16'h004D;
defparam \Master_0|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \Master_0|LessThan0~27 (
// Equation(s):
// \Master_0|LessThan0~27_cout  = CARRY((\Master_0|pool_win[0][0][13]~q  & (\Master_0|pool_win[0][1][13]~q  & !\Master_0|LessThan0~25_cout )) # (!\Master_0|pool_win[0][0][13]~q  & ((\Master_0|pool_win[0][1][13]~q ) # (!\Master_0|LessThan0~25_cout ))))

	.dataa(\Master_0|pool_win[0][0][13]~q ),
	.datab(\Master_0|pool_win[0][1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~25_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~27_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~27 .lut_mask = 16'h004D;
defparam \Master_0|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N28
cycloneive_lcell_comb \Master_0|LessThan0~29 (
// Equation(s):
// \Master_0|LessThan0~29_cout  = CARRY((\Master_0|pool_win[0][1][14]~q  & (\Master_0|pool_win[0][0][14]~q  & !\Master_0|LessThan0~27_cout )) # (!\Master_0|pool_win[0][1][14]~q  & ((\Master_0|pool_win[0][0][14]~q ) # (!\Master_0|LessThan0~27_cout ))))

	.dataa(\Master_0|pool_win[0][1][14]~q ),
	.datab(\Master_0|pool_win[0][0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan0~27_cout ),
	.combout(),
	.cout(\Master_0|LessThan0~29_cout ));
// synopsys translate_off
defparam \Master_0|LessThan0~29 .lut_mask = 16'h004D;
defparam \Master_0|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N30
cycloneive_lcell_comb \Master_0|LessThan0~30 (
// Equation(s):
// \Master_0|LessThan0~30_combout  = (\Master_0|pool_win[0][0][15]~q  & ((\Master_0|LessThan0~29_cout ) # (!\Master_0|pool_win[0][1][15]~q ))) # (!\Master_0|pool_win[0][0][15]~q  & (\Master_0|LessThan0~29_cout  & !\Master_0|pool_win[0][1][15]~q ))

	.dataa(gnd),
	.datab(\Master_0|pool_win[0][0][15]~q ),
	.datac(gnd),
	.datad(\Master_0|pool_win[0][1][15]~q ),
	.cin(\Master_0|LessThan0~29_cout ),
	.combout(\Master_0|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan0~30 .lut_mask = 16'hC0FC;
defparam \Master_0|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N12
cycloneive_lcell_comb \Master_0|s0[4]~0 (
// Equation(s):
// \Master_0|s0[4]~0_combout  = (\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][0][4]~q )) # (!\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][1][4]~q )))

	.dataa(gnd),
	.datab(\Master_0|pool_win[0][0][4]~q ),
	.datac(\Master_0|LessThan0~30_combout ),
	.datad(\Master_0|pool_win[0][1][4]~q ),
	.cin(gnd),
	.combout(\Master_0|s0[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[4]~0 .lut_mask = 16'hCFC0;
defparam \Master_0|s0[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \Master_0|s1[15]~1 (
// Equation(s):
// \Master_0|s1[15]~1_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][15]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][15]~q ))

	.dataa(\Master_0|LessThan1~30_combout ),
	.datab(\Master_0|pool_win[1][1][15]~q ),
	.datac(gnd),
	.datad(\Master_0|pool_win[1][0][15]~q ),
	.cin(gnd),
	.combout(\Master_0|s1[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[15]~1 .lut_mask = 16'hEE44;
defparam \Master_0|s1[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N20
cycloneive_lcell_comb \Master_0|s0[15]~1 (
// Equation(s):
// \Master_0|s0[15]~1_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][15]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][15]~q ))

	.dataa(gnd),
	.datab(\Master_0|pool_win[0][1][15]~q ),
	.datac(\Master_0|LessThan0~30_combout ),
	.datad(\Master_0|pool_win[0][0][15]~q ),
	.cin(gnd),
	.combout(\Master_0|s0[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[15]~1 .lut_mask = 16'hFC0C;
defparam \Master_0|s0[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N2
cycloneive_lcell_comb \Master_0|s1[14]~2 (
// Equation(s):
// \Master_0|s1[14]~2_combout  = (\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][0][14]~q )) # (!\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][1][14]~q )))

	.dataa(\Master_0|pool_win[1][0][14]~q ),
	.datab(\Master_0|pool_win[1][1][14]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[14]~2 .lut_mask = 16'hAACC;
defparam \Master_0|s1[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N18
cycloneive_lcell_comb \Master_0|s0[14]~2 (
// Equation(s):
// \Master_0|s0[14]~2_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][14]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][14]~q ))

	.dataa(gnd),
	.datab(\Master_0|pool_win[0][1][14]~q ),
	.datac(\Master_0|pool_win[0][0][14]~q ),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[14]~2 .lut_mask = 16'hF0CC;
defparam \Master_0|s0[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \Master_0|s1[13]~3 (
// Equation(s):
// \Master_0|s1[13]~3_combout  = (\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][0][13]~q )) # (!\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][1][13]~q )))

	.dataa(gnd),
	.datab(\Master_0|pool_win[1][0][13]~q ),
	.datac(\Master_0|LessThan1~30_combout ),
	.datad(\Master_0|pool_win[1][1][13]~q ),
	.cin(gnd),
	.combout(\Master_0|s1[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[13]~3 .lut_mask = 16'hCFC0;
defparam \Master_0|s1[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N30
cycloneive_lcell_comb \Master_0|s0[13]~3 (
// Equation(s):
// \Master_0|s0[13]~3_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][13]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][13]~q ))

	.dataa(gnd),
	.datab(\Master_0|pool_win[0][1][13]~q ),
	.datac(\Master_0|LessThan0~30_combout ),
	.datad(\Master_0|pool_win[0][0][13]~q ),
	.cin(gnd),
	.combout(\Master_0|s0[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[13]~3 .lut_mask = 16'hFC0C;
defparam \Master_0|s0[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N28
cycloneive_lcell_comb \Master_0|s0[12]~4 (
// Equation(s):
// \Master_0|s0[12]~4_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][12]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][12]~q ))

	.dataa(\Master_0|pool_win[0][1][12]~q ),
	.datab(\Master_0|pool_win[0][0][12]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[12]~4 .lut_mask = 16'hCCAA;
defparam \Master_0|s0[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N22
cycloneive_lcell_comb \Master_0|s1[12]~4 (
// Equation(s):
// \Master_0|s1[12]~4_combout  = (\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][0][12]~q )) # (!\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][1][12]~q )))

	.dataa(\Master_0|pool_win[1][0][12]~q ),
	.datab(\Master_0|pool_win[1][1][12]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[12]~4 .lut_mask = 16'hAACC;
defparam \Master_0|s1[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N16
cycloneive_lcell_comb \Master_0|s1[11]~5 (
// Equation(s):
// \Master_0|s1[11]~5_combout  = (\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][0][11]~q )) # (!\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][1][11]~q )))

	.dataa(gnd),
	.datab(\Master_0|pool_win[1][0][11]~q ),
	.datac(\Master_0|pool_win[1][1][11]~q ),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[11]~5 .lut_mask = 16'hCCF0;
defparam \Master_0|s1[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N26
cycloneive_lcell_comb \Master_0|s0[11]~5 (
// Equation(s):
// \Master_0|s0[11]~5_combout  = (\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][0][11]~q )) # (!\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][1][11]~q )))

	.dataa(\Master_0|pool_win[0][0][11]~q ),
	.datab(\Master_0|pool_win[0][1][11]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[11]~5 .lut_mask = 16'hAACC;
defparam \Master_0|s0[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N2
cycloneive_lcell_comb \Master_0|s1[10]~6 (
// Equation(s):
// \Master_0|s1[10]~6_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][10]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][10]~q ))

	.dataa(\Master_0|pool_win[1][1][10]~q ),
	.datab(\Master_0|pool_win[1][0][10]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[10]~6 .lut_mask = 16'hCCAA;
defparam \Master_0|s1[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N20
cycloneive_lcell_comb \Master_0|s0[10]~6 (
// Equation(s):
// \Master_0|s0[10]~6_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][10]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][10]~q ))

	.dataa(\Master_0|pool_win[0][1][10]~q ),
	.datab(\Master_0|pool_win[0][0][10]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[10]~6 .lut_mask = 16'hCCAA;
defparam \Master_0|s0[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N12
cycloneive_lcell_comb \Master_0|s0[9]~7 (
// Equation(s):
// \Master_0|s0[9]~7_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][9]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][9]~q ))

	.dataa(\Master_0|pool_win[0][1][9]~q ),
	.datab(\Master_0|pool_win[0][0][9]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[9]~7 .lut_mask = 16'hCCAA;
defparam \Master_0|s0[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N28
cycloneive_lcell_comb \Master_0|s1[9]~7 (
// Equation(s):
// \Master_0|s1[9]~7_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][9]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][9]~q ))

	.dataa(\Master_0|pool_win[1][1][9]~q ),
	.datab(\Master_0|pool_win[1][0][9]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[9]~7 .lut_mask = 16'hCCAA;
defparam \Master_0|s1[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N22
cycloneive_lcell_comb \Master_0|s0[8]~8 (
// Equation(s):
// \Master_0|s0[8]~8_combout  = (\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][0][8]~q )) # (!\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][1][8]~q )))

	.dataa(\Master_0|pool_win[0][0][8]~q ),
	.datab(\Master_0|pool_win[0][1][8]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[8]~8 .lut_mask = 16'hAACC;
defparam \Master_0|s0[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N10
cycloneive_lcell_comb \Master_0|s1[8]~8 (
// Equation(s):
// \Master_0|s1[8]~8_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][8]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][8]~q ))

	.dataa(gnd),
	.datab(\Master_0|pool_win[1][1][8]~q ),
	.datac(\Master_0|pool_win[1][0][8]~q ),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[8]~8 .lut_mask = 16'hF0CC;
defparam \Master_0|s1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N0
cycloneive_lcell_comb \Master_0|s1[7]~9 (
// Equation(s):
// \Master_0|s1[7]~9_combout  = (\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][0][7]~q )) # (!\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][1][7]~q )))

	.dataa(\Master_0|pool_win[1][0][7]~q ),
	.datab(gnd),
	.datac(\Master_0|pool_win[1][1][7]~q ),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[7]~9 .lut_mask = 16'hAAF0;
defparam \Master_0|s1[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N4
cycloneive_lcell_comb \Master_0|s0[7]~9 (
// Equation(s):
// \Master_0|s0[7]~9_combout  = (\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][0][7]~q )) # (!\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][1][7]~q )))

	.dataa(\Master_0|pool_win[0][0][7]~q ),
	.datab(\Master_0|pool_win[0][1][7]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[7]~9 .lut_mask = 16'hAACC;
defparam \Master_0|s0[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N18
cycloneive_lcell_comb \Master_0|s1[6]~10 (
// Equation(s):
// \Master_0|s1[6]~10_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][6]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][6]~q ))

	.dataa(gnd),
	.datab(\Master_0|pool_win[1][1][6]~q ),
	.datac(\Master_0|pool_win[1][0][6]~q ),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[6]~10 .lut_mask = 16'hF0CC;
defparam \Master_0|s1[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N24
cycloneive_lcell_comb \Master_0|s0[6]~10 (
// Equation(s):
// \Master_0|s0[6]~10_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][6]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][6]~q ))

	.dataa(gnd),
	.datab(\Master_0|pool_win[0][1][6]~q ),
	.datac(\Master_0|pool_win[0][0][6]~q ),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[6]~10 .lut_mask = 16'hF0CC;
defparam \Master_0|s0[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N24
cycloneive_lcell_comb \Master_0|s0[5]~11 (
// Equation(s):
// \Master_0|s0[5]~11_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][5]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][5]~q ))

	.dataa(\Master_0|pool_win[0][1][5]~q ),
	.datab(gnd),
	.datac(\Master_0|LessThan0~30_combout ),
	.datad(\Master_0|pool_win[0][0][5]~q ),
	.cin(gnd),
	.combout(\Master_0|s0[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[5]~11 .lut_mask = 16'hFA0A;
defparam \Master_0|s0[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N12
cycloneive_lcell_comb \Master_0|s1[5]~11 (
// Equation(s):
// \Master_0|s1[5]~11_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][5]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][5]~q ))

	.dataa(gnd),
	.datab(\Master_0|pool_win[1][1][5]~q ),
	.datac(\Master_0|pool_win[1][0][5]~q ),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[5]~11 .lut_mask = 16'hF0CC;
defparam \Master_0|s1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \Master_0|s1[3]~12 (
// Equation(s):
// \Master_0|s1[3]~12_combout  = (\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][0][3]~q )) # (!\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][1][3]~q )))

	.dataa(gnd),
	.datab(\Master_0|pool_win[1][0][3]~q ),
	.datac(\Master_0|LessThan1~30_combout ),
	.datad(\Master_0|pool_win[1][1][3]~q ),
	.cin(gnd),
	.combout(\Master_0|s1[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[3]~12 .lut_mask = 16'hCFC0;
defparam \Master_0|s1[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N2
cycloneive_lcell_comb \Master_0|s0[3]~12 (
// Equation(s):
// \Master_0|s0[3]~12_combout  = (\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][0][3]~q )) # (!\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][1][3]~q )))

	.dataa(gnd),
	.datab(\Master_0|pool_win[0][0][3]~q ),
	.datac(\Master_0|pool_win[0][1][3]~q ),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[3]~12 .lut_mask = 16'hCCF0;
defparam \Master_0|s0[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N6
cycloneive_lcell_comb \Master_0|s0[2]~13 (
// Equation(s):
// \Master_0|s0[2]~13_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][2]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][2]~q ))

	.dataa(\Master_0|pool_win[0][1][2]~q ),
	.datab(\Master_0|pool_win[0][0][2]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[2]~13 .lut_mask = 16'hCCAA;
defparam \Master_0|s0[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \Master_0|s1[2]~13 (
// Equation(s):
// \Master_0|s1[2]~13_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][2]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][2]~q ))

	.dataa(\Master_0|pool_win[1][1][2]~q ),
	.datab(\Master_0|pool_win[1][0][2]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[2]~13 .lut_mask = 16'hCCAA;
defparam \Master_0|s1[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \Master_0|s1[1]~14 (
// Equation(s):
// \Master_0|s1[1]~14_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][1]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][1]~q ))

	.dataa(\Master_0|pool_win[1][1][1]~q ),
	.datab(gnd),
	.datac(\Master_0|LessThan1~30_combout ),
	.datad(\Master_0|pool_win[1][0][1]~q ),
	.cin(gnd),
	.combout(\Master_0|s1[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[1]~14 .lut_mask = 16'hFA0A;
defparam \Master_0|s1[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N16
cycloneive_lcell_comb \Master_0|s0[1]~14 (
// Equation(s):
// \Master_0|s0[1]~14_combout  = (\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][0][1]~q )) # (!\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][1][1]~q )))

	.dataa(gnd),
	.datab(\Master_0|pool_win[0][0][1]~q ),
	.datac(\Master_0|pool_win[0][1][1]~q ),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[1]~14 .lut_mask = 16'hCCF0;
defparam \Master_0|s0[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \Master_0|s1[0]~15 (
// Equation(s):
// \Master_0|s1[0]~15_combout  = (\Master_0|LessThan1~30_combout  & ((\Master_0|pool_win[1][0][0]~q ))) # (!\Master_0|LessThan1~30_combout  & (\Master_0|pool_win[1][1][0]~q ))

	.dataa(\Master_0|pool_win[1][1][0]~q ),
	.datab(\Master_0|pool_win[1][0][0]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s1[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s1[0]~15 .lut_mask = 16'hCCAA;
defparam \Master_0|s1[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N8
cycloneive_lcell_comb \Master_0|s0[0]~15 (
// Equation(s):
// \Master_0|s0[0]~15_combout  = (\Master_0|LessThan0~30_combout  & ((\Master_0|pool_win[0][0][0]~q ))) # (!\Master_0|LessThan0~30_combout  & (\Master_0|pool_win[0][1][0]~q ))

	.dataa(\Master_0|pool_win[0][1][0]~q ),
	.datab(\Master_0|pool_win[0][0][0]~q ),
	.datac(gnd),
	.datad(\Master_0|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s0[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s0[0]~15 .lut_mask = 16'hCCAA;
defparam \Master_0|s0[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N0
cycloneive_lcell_comb \Master_0|LessThan2~1 (
// Equation(s):
// \Master_0|LessThan2~1_cout  = CARRY((!\Master_0|s1[0]~15_combout  & \Master_0|s0[0]~15_combout ))

	.dataa(\Master_0|s1[0]~15_combout ),
	.datab(\Master_0|s0[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|LessThan2~1_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~1 .lut_mask = 16'h0044;
defparam \Master_0|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N2
cycloneive_lcell_comb \Master_0|LessThan2~3 (
// Equation(s):
// \Master_0|LessThan2~3_cout  = CARRY((\Master_0|s1[1]~14_combout  & ((!\Master_0|LessThan2~1_cout ) # (!\Master_0|s0[1]~14_combout ))) # (!\Master_0|s1[1]~14_combout  & (!\Master_0|s0[1]~14_combout  & !\Master_0|LessThan2~1_cout )))

	.dataa(\Master_0|s1[1]~14_combout ),
	.datab(\Master_0|s0[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~1_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~3_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~3 .lut_mask = 16'h002B;
defparam \Master_0|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N4
cycloneive_lcell_comb \Master_0|LessThan2~5 (
// Equation(s):
// \Master_0|LessThan2~5_cout  = CARRY((\Master_0|s0[2]~13_combout  & ((!\Master_0|LessThan2~3_cout ) # (!\Master_0|s1[2]~13_combout ))) # (!\Master_0|s0[2]~13_combout  & (!\Master_0|s1[2]~13_combout  & !\Master_0|LessThan2~3_cout )))

	.dataa(\Master_0|s0[2]~13_combout ),
	.datab(\Master_0|s1[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~3_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~5_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~5 .lut_mask = 16'h002B;
defparam \Master_0|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N6
cycloneive_lcell_comb \Master_0|LessThan2~7 (
// Equation(s):
// \Master_0|LessThan2~7_cout  = CARRY((\Master_0|s1[3]~12_combout  & ((!\Master_0|LessThan2~5_cout ) # (!\Master_0|s0[3]~12_combout ))) # (!\Master_0|s1[3]~12_combout  & (!\Master_0|s0[3]~12_combout  & !\Master_0|LessThan2~5_cout )))

	.dataa(\Master_0|s1[3]~12_combout ),
	.datab(\Master_0|s0[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~5_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~7_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~7 .lut_mask = 16'h002B;
defparam \Master_0|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N8
cycloneive_lcell_comb \Master_0|LessThan2~9 (
// Equation(s):
// \Master_0|LessThan2~9_cout  = CARRY((\Master_0|s0[4]~0_combout  & ((!\Master_0|LessThan2~7_cout ) # (!\Master_0|s1[4]~0_combout ))) # (!\Master_0|s0[4]~0_combout  & (!\Master_0|s1[4]~0_combout  & !\Master_0|LessThan2~7_cout )))

	.dataa(\Master_0|s0[4]~0_combout ),
	.datab(\Master_0|s1[4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~7_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~9_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~9 .lut_mask = 16'h002B;
defparam \Master_0|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N10
cycloneive_lcell_comb \Master_0|LessThan2~11 (
// Equation(s):
// \Master_0|LessThan2~11_cout  = CARRY((\Master_0|s0[5]~11_combout  & (\Master_0|s1[5]~11_combout  & !\Master_0|LessThan2~9_cout )) # (!\Master_0|s0[5]~11_combout  & ((\Master_0|s1[5]~11_combout ) # (!\Master_0|LessThan2~9_cout ))))

	.dataa(\Master_0|s0[5]~11_combout ),
	.datab(\Master_0|s1[5]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~9_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~11_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~11 .lut_mask = 16'h004D;
defparam \Master_0|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N12
cycloneive_lcell_comb \Master_0|LessThan2~13 (
// Equation(s):
// \Master_0|LessThan2~13_cout  = CARRY((\Master_0|s1[6]~10_combout  & (\Master_0|s0[6]~10_combout  & !\Master_0|LessThan2~11_cout )) # (!\Master_0|s1[6]~10_combout  & ((\Master_0|s0[6]~10_combout ) # (!\Master_0|LessThan2~11_cout ))))

	.dataa(\Master_0|s1[6]~10_combout ),
	.datab(\Master_0|s0[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~11_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~13_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~13 .lut_mask = 16'h004D;
defparam \Master_0|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N14
cycloneive_lcell_comb \Master_0|LessThan2~15 (
// Equation(s):
// \Master_0|LessThan2~15_cout  = CARRY((\Master_0|s1[7]~9_combout  & ((!\Master_0|LessThan2~13_cout ) # (!\Master_0|s0[7]~9_combout ))) # (!\Master_0|s1[7]~9_combout  & (!\Master_0|s0[7]~9_combout  & !\Master_0|LessThan2~13_cout )))

	.dataa(\Master_0|s1[7]~9_combout ),
	.datab(\Master_0|s0[7]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~13_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~15_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~15 .lut_mask = 16'h002B;
defparam \Master_0|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N16
cycloneive_lcell_comb \Master_0|LessThan2~17 (
// Equation(s):
// \Master_0|LessThan2~17_cout  = CARRY((\Master_0|s0[8]~8_combout  & ((!\Master_0|LessThan2~15_cout ) # (!\Master_0|s1[8]~8_combout ))) # (!\Master_0|s0[8]~8_combout  & (!\Master_0|s1[8]~8_combout  & !\Master_0|LessThan2~15_cout )))

	.dataa(\Master_0|s0[8]~8_combout ),
	.datab(\Master_0|s1[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~15_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~17_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~17 .lut_mask = 16'h002B;
defparam \Master_0|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N18
cycloneive_lcell_comb \Master_0|LessThan2~19 (
// Equation(s):
// \Master_0|LessThan2~19_cout  = CARRY((\Master_0|s0[9]~7_combout  & (\Master_0|s1[9]~7_combout  & !\Master_0|LessThan2~17_cout )) # (!\Master_0|s0[9]~7_combout  & ((\Master_0|s1[9]~7_combout ) # (!\Master_0|LessThan2~17_cout ))))

	.dataa(\Master_0|s0[9]~7_combout ),
	.datab(\Master_0|s1[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~17_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~19_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~19 .lut_mask = 16'h004D;
defparam \Master_0|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N20
cycloneive_lcell_comb \Master_0|LessThan2~21 (
// Equation(s):
// \Master_0|LessThan2~21_cout  = CARRY((\Master_0|s1[10]~6_combout  & (\Master_0|s0[10]~6_combout  & !\Master_0|LessThan2~19_cout )) # (!\Master_0|s1[10]~6_combout  & ((\Master_0|s0[10]~6_combout ) # (!\Master_0|LessThan2~19_cout ))))

	.dataa(\Master_0|s1[10]~6_combout ),
	.datab(\Master_0|s0[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~19_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~21_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~21 .lut_mask = 16'h004D;
defparam \Master_0|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N22
cycloneive_lcell_comb \Master_0|LessThan2~23 (
// Equation(s):
// \Master_0|LessThan2~23_cout  = CARRY((\Master_0|s1[11]~5_combout  & ((!\Master_0|LessThan2~21_cout ) # (!\Master_0|s0[11]~5_combout ))) # (!\Master_0|s1[11]~5_combout  & (!\Master_0|s0[11]~5_combout  & !\Master_0|LessThan2~21_cout )))

	.dataa(\Master_0|s1[11]~5_combout ),
	.datab(\Master_0|s0[11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~21_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~23_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~23 .lut_mask = 16'h002B;
defparam \Master_0|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N24
cycloneive_lcell_comb \Master_0|LessThan2~25 (
// Equation(s):
// \Master_0|LessThan2~25_cout  = CARRY((\Master_0|s0[12]~4_combout  & ((!\Master_0|LessThan2~23_cout ) # (!\Master_0|s1[12]~4_combout ))) # (!\Master_0|s0[12]~4_combout  & (!\Master_0|s1[12]~4_combout  & !\Master_0|LessThan2~23_cout )))

	.dataa(\Master_0|s0[12]~4_combout ),
	.datab(\Master_0|s1[12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~23_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~25_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~25 .lut_mask = 16'h002B;
defparam \Master_0|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N26
cycloneive_lcell_comb \Master_0|LessThan2~27 (
// Equation(s):
// \Master_0|LessThan2~27_cout  = CARRY((\Master_0|s1[13]~3_combout  & ((!\Master_0|LessThan2~25_cout ) # (!\Master_0|s0[13]~3_combout ))) # (!\Master_0|s1[13]~3_combout  & (!\Master_0|s0[13]~3_combout  & !\Master_0|LessThan2~25_cout )))

	.dataa(\Master_0|s1[13]~3_combout ),
	.datab(\Master_0|s0[13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~25_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~27_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~27 .lut_mask = 16'h002B;
defparam \Master_0|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N28
cycloneive_lcell_comb \Master_0|LessThan2~29 (
// Equation(s):
// \Master_0|LessThan2~29_cout  = CARRY((\Master_0|s1[14]~2_combout  & (\Master_0|s0[14]~2_combout  & !\Master_0|LessThan2~27_cout )) # (!\Master_0|s1[14]~2_combout  & ((\Master_0|s0[14]~2_combout ) # (!\Master_0|LessThan2~27_cout ))))

	.dataa(\Master_0|s1[14]~2_combout ),
	.datab(\Master_0|s0[14]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan2~27_cout ),
	.combout(),
	.cout(\Master_0|LessThan2~29_cout ));
// synopsys translate_off
defparam \Master_0|LessThan2~29 .lut_mask = 16'h004D;
defparam \Master_0|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N30
cycloneive_lcell_comb \Master_0|LessThan2~30 (
// Equation(s):
// \Master_0|LessThan2~30_combout  = (\Master_0|s1[15]~1_combout  & (\Master_0|LessThan2~29_cout  & \Master_0|s0[15]~1_combout )) # (!\Master_0|s1[15]~1_combout  & ((\Master_0|LessThan2~29_cout ) # (\Master_0|s0[15]~1_combout )))

	.dataa(gnd),
	.datab(\Master_0|s1[15]~1_combout ),
	.datac(gnd),
	.datad(\Master_0|s0[15]~1_combout ),
	.cin(\Master_0|LessThan2~29_cout ),
	.combout(\Master_0|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan2~30 .lut_mask = 16'hF330;
defparam \Master_0|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N16
cycloneive_lcell_comb \Master_0|s2[4]~0 (
// Equation(s):
// \Master_0|s2[4]~0_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[4]~0_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[4]~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|s1[4]~0_combout ),
	.datac(\Master_0|s0[4]~0_combout ),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[4]~0 .lut_mask = 16'hF0CC;
defparam \Master_0|s2[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N14
cycloneive_lcell_comb \Master_0|LessThan3~0 (
// Equation(s):
// \Master_0|LessThan3~0_combout  = (\Master_0|s0[2]~13_combout ) # ((\Master_0|s0[3]~12_combout ) # ((\Master_0|s0[1]~14_combout ) # (\Master_0|s0[0]~15_combout )))

	.dataa(\Master_0|s0[2]~13_combout ),
	.datab(\Master_0|s0[3]~12_combout ),
	.datac(\Master_0|s0[1]~14_combout ),
	.datad(\Master_0|s0[0]~15_combout ),
	.cin(gnd),
	.combout(\Master_0|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan3~0 .lut_mask = 16'hFFFE;
defparam \Master_0|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \Master_0|LessThan3~1 (
// Equation(s):
// \Master_0|LessThan3~1_combout  = (\Master_0|s1[1]~14_combout ) # ((\Master_0|s1[3]~12_combout ) # ((\Master_0|s1[2]~13_combout ) # (\Master_0|s1[0]~15_combout )))

	.dataa(\Master_0|s1[1]~14_combout ),
	.datab(\Master_0|s1[3]~12_combout ),
	.datac(\Master_0|s1[2]~13_combout ),
	.datad(\Master_0|s1[0]~15_combout ),
	.cin(gnd),
	.combout(\Master_0|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan3~1 .lut_mask = 16'hFFFE;
defparam \Master_0|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N24
cycloneive_lcell_comb \Master_0|LessThan3~2 (
// Equation(s):
// \Master_0|LessThan3~2_combout  = (\Master_0|LessThan2~30_combout  & (\Master_0|LessThan3~0_combout )) # (!\Master_0|LessThan2~30_combout  & ((\Master_0|LessThan3~1_combout )))

	.dataa(\Master_0|LessThan3~0_combout ),
	.datab(gnd),
	.datac(\Master_0|LessThan3~1_combout ),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan3~2 .lut_mask = 16'hAAF0;
defparam \Master_0|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N0
cycloneive_lcell_comb \Master_0|Add17~0 (
// Equation(s):
// \Master_0|Add17~0_combout  = (\Master_0|s2[4]~0_combout  & (\Master_0|LessThan3~2_combout  $ (VCC))) # (!\Master_0|s2[4]~0_combout  & (\Master_0|LessThan3~2_combout  & VCC))
// \Master_0|Add17~1  = CARRY((\Master_0|s2[4]~0_combout  & \Master_0|LessThan3~2_combout ))

	.dataa(\Master_0|s2[4]~0_combout ),
	.datab(\Master_0|LessThan3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add17~0_combout ),
	.cout(\Master_0|Add17~1 ));
// synopsys translate_off
defparam \Master_0|Add17~0 .lut_mask = 16'h6688;
defparam \Master_0|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \Master_0|layer1_D[4] (
// Equation(s):
// \Master_0|layer1_D [4] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~0_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [4]))

	.dataa(\Master_0|layer1_D [4]),
	.datab(gnd),
	.datac(\Master_0|Add17~0_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [4]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[4] .lut_mask = 16'hF0AA;
defparam \Master_0|layer1_D[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
cycloneive_lcell_comb \Master_0|Selector35~0 (
// Equation(s):
// \Master_0|Selector35~0_combout  = (\Master_0|WideOr0~0_combout  & (\Master_0|Selector46~0_combout  & (\Master_0|Add16~4_combout ))) # (!\Master_0|WideOr0~0_combout  & ((\Master_0|layer1_D [4]) # ((\Master_0|Selector46~0_combout  & 
// \Master_0|Add16~4_combout ))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|Selector46~0_combout ),
	.datac(\Master_0|Add16~4_combout ),
	.datad(\Master_0|layer1_D [4]),
	.cin(gnd),
	.combout(\Master_0|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector35~0 .lut_mask = 16'hD5C0;
defparam \Master_0|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
cycloneive_lcell_comb \Master_0|WDATA_M[4] (
// Equation(s):
// \Master_0|WDATA_M [4] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [4]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector35~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|Selector35~0_combout ),
	.datac(\Master_0|WDATA_M [4]),
	.datad(\Master_0|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [4]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[4] .lut_mask = 16'hF0CC;
defparam \Master_0|WDATA_M[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
cycloneive_lcell_comb \Slave_1|Selector33~0 (
// Equation(s):
// \Slave_1|Selector33~0_combout  = (\Master_0|WideOr0~0_combout  & (!\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [4] & \Master_0|WideOr0~1_combout )))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Master_0|WDATA_M [4]),
	.datad(\Master_0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector33~0 .lut_mask = 16'h2000;
defparam \Slave_1|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N1
dffeas \Slave_1|SRAM_D[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[4] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N6
cycloneive_lcell_comb \Master_0|s2[5]~1 (
// Equation(s):
// \Master_0|s2[5]~1_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[5]~11_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[5]~11_combout ))

	.dataa(\Master_0|s1[5]~11_combout ),
	.datab(\Master_0|s0[5]~11_combout ),
	.datac(gnd),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[5]~1 .lut_mask = 16'hCCAA;
defparam \Master_0|s2[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N2
cycloneive_lcell_comb \Master_0|Add17~2 (
// Equation(s):
// \Master_0|Add17~2_combout  = (\Master_0|s2[5]~1_combout  & (!\Master_0|Add17~1 )) # (!\Master_0|s2[5]~1_combout  & ((\Master_0|Add17~1 ) # (GND)))
// \Master_0|Add17~3  = CARRY((!\Master_0|Add17~1 ) # (!\Master_0|s2[5]~1_combout ))

	.dataa(gnd),
	.datab(\Master_0|s2[5]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~1 ),
	.combout(\Master_0|Add17~2_combout ),
	.cout(\Master_0|Add17~3 ));
// synopsys translate_off
defparam \Master_0|Add17~2 .lut_mask = 16'h3C3F;
defparam \Master_0|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
cycloneive_lcell_comb \Master_0|layer1_D[5] (
// Equation(s):
// \Master_0|layer1_D [5] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~2_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [5]))

	.dataa(gnd),
	.datab(\Master_0|layer1_D [5]),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.datad(\Master_0|Add17~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [5]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[5] .lut_mask = 16'hFC0C;
defparam \Master_0|layer1_D[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
cycloneive_lcell_comb \Master_0|Selector36~0 (
// Equation(s):
// \Master_0|Selector36~0_combout  = (\Master_0|WideOr0~0_combout  & (\Master_0|Selector46~0_combout  & (\Master_0|Add16~6_combout ))) # (!\Master_0|WideOr0~0_combout  & ((\Master_0|layer1_D [5]) # ((\Master_0|Selector46~0_combout  & 
// \Master_0|Add16~6_combout ))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|Selector46~0_combout ),
	.datac(\Master_0|Add16~6_combout ),
	.datad(\Master_0|layer1_D [5]),
	.cin(gnd),
	.combout(\Master_0|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector36~0 .lut_mask = 16'hD5C0;
defparam \Master_0|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
cycloneive_lcell_comb \Master_0|WDATA_M[5] (
// Equation(s):
// \Master_0|WDATA_M [5] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [5]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector36~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|Selector36~0_combout ),
	.datac(\Master_0|WDATA_M [5]),
	.datad(\Master_0|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [5]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[5] .lut_mask = 16'hF0CC;
defparam \Master_0|WDATA_M[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \Slave_1|Selector32~0 (
// Equation(s):
// \Slave_1|Selector32~0_combout  = (\Master_0|WideOr0~0_combout  & (!\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [5] & \Master_0|WideOr0~1_combout )))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Master_0|WDATA_M [5]),
	.datad(\Master_0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector32~0 .lut_mask = 16'h2000;
defparam \Slave_1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N11
dffeas \Slave_1|SRAM_D[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[5] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N0
cycloneive_lcell_comb \Master_0|s2[6]~2 (
// Equation(s):
// \Master_0|s2[6]~2_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[6]~10_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[6]~10_combout ))

	.dataa(gnd),
	.datab(\Master_0|s1[6]~10_combout ),
	.datac(\Master_0|s0[6]~10_combout ),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[6]~2 .lut_mask = 16'hF0CC;
defparam \Master_0|s2[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N4
cycloneive_lcell_comb \Master_0|Add17~4 (
// Equation(s):
// \Master_0|Add17~4_combout  = (\Master_0|s2[6]~2_combout  & (\Master_0|Add17~3  $ (GND))) # (!\Master_0|s2[6]~2_combout  & (!\Master_0|Add17~3  & VCC))
// \Master_0|Add17~5  = CARRY((\Master_0|s2[6]~2_combout  & !\Master_0|Add17~3 ))

	.dataa(\Master_0|s2[6]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~3 ),
	.combout(\Master_0|Add17~4_combout ),
	.cout(\Master_0|Add17~5 ));
// synopsys translate_off
defparam \Master_0|Add17~4 .lut_mask = 16'hA50A;
defparam \Master_0|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneive_lcell_comb \Master_0|layer1_D[6] (
// Equation(s):
// \Master_0|layer1_D [6] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~4_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [6]))

	.dataa(gnd),
	.datab(\Master_0|layer1_D [6]),
	.datac(\Master_0|Add17~4_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [6]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[6] .lut_mask = 16'hF0CC;
defparam \Master_0|layer1_D[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneive_lcell_comb \Master_0|Selector37~0 (
// Equation(s):
// \Master_0|Selector37~0_combout  = (\Master_0|Add16~8_combout  & ((\Master_0|Selector46~0_combout ) # ((!\Master_0|WideOr0~0_combout  & \Master_0|layer1_D [6])))) # (!\Master_0|Add16~8_combout  & (((!\Master_0|WideOr0~0_combout  & \Master_0|layer1_D 
// [6]))))

	.dataa(\Master_0|Add16~8_combout ),
	.datab(\Master_0|Selector46~0_combout ),
	.datac(\Master_0|WideOr0~0_combout ),
	.datad(\Master_0|layer1_D [6]),
	.cin(gnd),
	.combout(\Master_0|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector37~0 .lut_mask = 16'h8F88;
defparam \Master_0|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneive_lcell_comb \Master_0|WDATA_M[6] (
// Equation(s):
// \Master_0|WDATA_M [6] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [6]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector37~0_combout ))

	.dataa(\Master_0|Selector37~0_combout ),
	.datab(gnd),
	.datac(\Master_0|WideOr3~clkctrl_outclk ),
	.datad(\Master_0|WDATA_M [6]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [6]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[6] .lut_mask = 16'hFA0A;
defparam \Master_0|WDATA_M[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneive_lcell_comb \Slave_1|Selector31~0 (
// Equation(s):
// \Slave_1|Selector31~0_combout  = (\Master_0|WDATA_M [6] & (\Master_0|WideOr0~0_combout  & (\Master_0|WideOr0~1_combout  & !\Master_0|WideOr1~combout )))

	.dataa(\Master_0|WDATA_M [6]),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector31~0 .lut_mask = 16'h0080;
defparam \Slave_1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N25
dffeas \Slave_1|SRAM_D[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[6] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N30
cycloneive_lcell_comb \Master_0|s2[7]~3 (
// Equation(s):
// \Master_0|s2[7]~3_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[7]~9_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[7]~9_combout ))

	.dataa(\Master_0|s1[7]~9_combout ),
	.datab(gnd),
	.datac(\Master_0|s0[7]~9_combout ),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[7]~3 .lut_mask = 16'hF0AA;
defparam \Master_0|s2[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N6
cycloneive_lcell_comb \Master_0|Add17~6 (
// Equation(s):
// \Master_0|Add17~6_combout  = (\Master_0|s2[7]~3_combout  & (!\Master_0|Add17~5 )) # (!\Master_0|s2[7]~3_combout  & ((\Master_0|Add17~5 ) # (GND)))
// \Master_0|Add17~7  = CARRY((!\Master_0|Add17~5 ) # (!\Master_0|s2[7]~3_combout ))

	.dataa(\Master_0|s2[7]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~5 ),
	.combout(\Master_0|Add17~6_combout ),
	.cout(\Master_0|Add17~7 ));
// synopsys translate_off
defparam \Master_0|Add17~6 .lut_mask = 16'h5A5F;
defparam \Master_0|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneive_lcell_comb \Master_0|layer1_D[7] (
// Equation(s):
// \Master_0|layer1_D [7] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~6_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [7]))

	.dataa(gnd),
	.datab(\Master_0|layer1_D [7]),
	.datac(\Master_0|Add17~6_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [7]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[7] .lut_mask = 16'hF0CC;
defparam \Master_0|layer1_D[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneive_lcell_comb \Master_0|Selector38~0 (
// Equation(s):
// \Master_0|Selector38~0_combout  = (\Master_0|WideOr0~0_combout  & (\Master_0|Selector46~0_combout  & ((\Master_0|Add16~10_combout )))) # (!\Master_0|WideOr0~0_combout  & ((\Master_0|layer1_D [7]) # ((\Master_0|Selector46~0_combout  & 
// \Master_0|Add16~10_combout ))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|Selector46~0_combout ),
	.datac(\Master_0|layer1_D [7]),
	.datad(\Master_0|Add16~10_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector38~0 .lut_mask = 16'hDC50;
defparam \Master_0|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneive_lcell_comb \Master_0|WDATA_M[7] (
// Equation(s):
// \Master_0|WDATA_M [7] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [7]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector38~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|Selector38~0_combout ),
	.datac(\Master_0|WideOr3~clkctrl_outclk ),
	.datad(\Master_0|WDATA_M [7]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [7]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[7] .lut_mask = 16'hFC0C;
defparam \Master_0|WDATA_M[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneive_lcell_comb \Slave_1|Selector30~0 (
// Equation(s):
// \Slave_1|Selector30~0_combout  = (\Master_0|WDATA_M [7] & (\Master_0|WideOr0~0_combout  & (\Master_0|WideOr0~1_combout  & !\Master_0|WideOr1~combout )))

	.dataa(\Master_0|WDATA_M [7]),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector30~0 .lut_mask = 16'h0080;
defparam \Slave_1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N11
dffeas \Slave_1|SRAM_D[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[7] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N4
cycloneive_lcell_comb \Master_0|s2[8]~4 (
// Equation(s):
// \Master_0|s2[8]~4_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[8]~8_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[8]~8_combout ))

	.dataa(\Master_0|s1[8]~8_combout ),
	.datab(\Master_0|s0[8]~8_combout ),
	.datac(gnd),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[8]~4 .lut_mask = 16'hCCAA;
defparam \Master_0|s2[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N8
cycloneive_lcell_comb \Master_0|Add17~8 (
// Equation(s):
// \Master_0|Add17~8_combout  = (\Master_0|s2[8]~4_combout  & (\Master_0|Add17~7  $ (GND))) # (!\Master_0|s2[8]~4_combout  & (!\Master_0|Add17~7  & VCC))
// \Master_0|Add17~9  = CARRY((\Master_0|s2[8]~4_combout  & !\Master_0|Add17~7 ))

	.dataa(gnd),
	.datab(\Master_0|s2[8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~7 ),
	.combout(\Master_0|Add17~8_combout ),
	.cout(\Master_0|Add17~9 ));
// synopsys translate_off
defparam \Master_0|Add17~8 .lut_mask = 16'hC30C;
defparam \Master_0|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneive_lcell_comb \Master_0|layer1_D[8] (
// Equation(s):
// \Master_0|layer1_D [8] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~8_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [8]))

	.dataa(gnd),
	.datab(\Master_0|layer1_D [8]),
	.datac(\Master_0|Add17~8_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [8]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[8] .lut_mask = 16'hF0CC;
defparam \Master_0|layer1_D[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneive_lcell_comb \Master_0|Selector39~0 (
// Equation(s):
// \Master_0|Selector39~0_combout  = (\Master_0|WideOr0~0_combout  & (\Master_0|Selector46~0_combout  & (\Master_0|Add16~12_combout ))) # (!\Master_0|WideOr0~0_combout  & ((\Master_0|layer1_D [8]) # ((\Master_0|Selector46~0_combout  & 
// \Master_0|Add16~12_combout ))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|Selector46~0_combout ),
	.datac(\Master_0|Add16~12_combout ),
	.datad(\Master_0|layer1_D [8]),
	.cin(gnd),
	.combout(\Master_0|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector39~0 .lut_mask = 16'hD5C0;
defparam \Master_0|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneive_lcell_comb \Master_0|WDATA_M[8] (
// Equation(s):
// \Master_0|WDATA_M [8] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [8]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector39~0_combout ))

	.dataa(\Master_0|Selector39~0_combout ),
	.datab(gnd),
	.datac(\Master_0|WideOr3~clkctrl_outclk ),
	.datad(\Master_0|WDATA_M [8]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [8]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[8] .lut_mask = 16'hFA0A;
defparam \Master_0|WDATA_M[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneive_lcell_comb \Slave_1|Selector29~0 (
// Equation(s):
// \Slave_1|Selector29~0_combout  = (\Master_0|WideOr0~1_combout  & (\Master_0|WideOr0~0_combout  & (\Master_0|WDATA_M [8] & !\Master_0|WideOr1~combout )))

	.dataa(\Master_0|WideOr0~1_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WDATA_M [8]),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector29~0 .lut_mask = 16'h0080;
defparam \Slave_1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N29
dffeas \Slave_1|SRAM_D[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[8] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N14
cycloneive_lcell_comb \Master_0|s2[9]~5 (
// Equation(s):
// \Master_0|s2[9]~5_combout  = (\Master_0|LessThan2~30_combout  & (\Master_0|s0[9]~7_combout )) # (!\Master_0|LessThan2~30_combout  & ((\Master_0|s1[9]~7_combout )))

	.dataa(\Master_0|s0[9]~7_combout ),
	.datab(\Master_0|s1[9]~7_combout ),
	.datac(gnd),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[9]~5 .lut_mask = 16'hAACC;
defparam \Master_0|s2[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N10
cycloneive_lcell_comb \Master_0|Add17~10 (
// Equation(s):
// \Master_0|Add17~10_combout  = (\Master_0|s2[9]~5_combout  & (!\Master_0|Add17~9 )) # (!\Master_0|s2[9]~5_combout  & ((\Master_0|Add17~9 ) # (GND)))
// \Master_0|Add17~11  = CARRY((!\Master_0|Add17~9 ) # (!\Master_0|s2[9]~5_combout ))

	.dataa(\Master_0|s2[9]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~9 ),
	.combout(\Master_0|Add17~10_combout ),
	.cout(\Master_0|Add17~11 ));
// synopsys translate_off
defparam \Master_0|Add17~10 .lut_mask = 16'h5A5F;
defparam \Master_0|Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N28
cycloneive_lcell_comb \Master_0|layer1_D[9] (
// Equation(s):
// \Master_0|layer1_D [9] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|Add17~10_combout )) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|layer1_D [9])))

	.dataa(\Master_0|Add17~10_combout ),
	.datab(\Master_0|layer1_D [9]),
	.datac(gnd),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [9]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[9] .lut_mask = 16'hAACC;
defparam \Master_0|layer1_D[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N0
cycloneive_lcell_comb \Master_0|Selector40~0 (
// Equation(s):
// \Master_0|Selector40~0_combout  = (\Master_0|Selector46~0_combout  & ((\Master_0|Add16~14_combout ) # ((!\Master_0|WideOr0~0_combout  & \Master_0|layer1_D [9])))) # (!\Master_0|Selector46~0_combout  & (!\Master_0|WideOr0~0_combout  & ((\Master_0|layer1_D 
// [9]))))

	.dataa(\Master_0|Selector46~0_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|Add16~14_combout ),
	.datad(\Master_0|layer1_D [9]),
	.cin(gnd),
	.combout(\Master_0|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector40~0 .lut_mask = 16'hB3A0;
defparam \Master_0|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N6
cycloneive_lcell_comb \Master_0|WDATA_M[9] (
// Equation(s):
// \Master_0|WDATA_M [9] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [9]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector40~0_combout ))

	.dataa(\Master_0|Selector40~0_combout ),
	.datab(gnd),
	.datac(\Master_0|WideOr3~clkctrl_outclk ),
	.datad(\Master_0|WDATA_M [9]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [9]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[9] .lut_mask = 16'hFA0A;
defparam \Master_0|WDATA_M[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N4
cycloneive_lcell_comb \Slave_1|Selector28~0 (
// Equation(s):
// \Slave_1|Selector28~0_combout  = (\Master_0|WideOr0~1_combout  & (\Master_0|WideOr0~0_combout  & (!\Master_0|WideOr1~combout  & \Master_0|WDATA_M [9])))

	.dataa(\Master_0|WideOr0~1_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr1~combout ),
	.datad(\Master_0|WDATA_M [9]),
	.cin(gnd),
	.combout(\Slave_1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector28~0 .lut_mask = 16'h0800;
defparam \Slave_1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N5
dffeas \Slave_1|SRAM_D[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[9] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N26
cycloneive_lcell_comb \Master_0|s2[10]~6 (
// Equation(s):
// \Master_0|s2[10]~6_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[10]~6_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[10]~6_combout ))

	.dataa(gnd),
	.datab(\Master_0|s1[10]~6_combout ),
	.datac(\Master_0|s0[10]~6_combout ),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[10]~6 .lut_mask = 16'hF0CC;
defparam \Master_0|s2[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N12
cycloneive_lcell_comb \Master_0|Add17~12 (
// Equation(s):
// \Master_0|Add17~12_combout  = (\Master_0|s2[10]~6_combout  & (\Master_0|Add17~11  $ (GND))) # (!\Master_0|s2[10]~6_combout  & (!\Master_0|Add17~11  & VCC))
// \Master_0|Add17~13  = CARRY((\Master_0|s2[10]~6_combout  & !\Master_0|Add17~11 ))

	.dataa(\Master_0|s2[10]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~11 ),
	.combout(\Master_0|Add17~12_combout ),
	.cout(\Master_0|Add17~13 ));
// synopsys translate_off
defparam \Master_0|Add17~12 .lut_mask = 16'hA50A;
defparam \Master_0|Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N6
cycloneive_lcell_comb \Master_0|layer1_D[10] (
// Equation(s):
// \Master_0|layer1_D [10] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~12_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [10]))

	.dataa(\Master_0|layer1_D [10]),
	.datab(gnd),
	.datac(\Master_0|Add17~12_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [10]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[10] .lut_mask = 16'hF0AA;
defparam \Master_0|layer1_D[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N10
cycloneive_lcell_comb \Master_0|Selector41~0 (
// Equation(s):
// \Master_0|Selector41~0_combout  = (\Master_0|Selector46~0_combout  & ((\Master_0|Add16~16_combout ) # ((!\Master_0|WideOr0~0_combout  & \Master_0|layer1_D [10])))) # (!\Master_0|Selector46~0_combout  & (!\Master_0|WideOr0~0_combout  & (\Master_0|layer1_D 
// [10])))

	.dataa(\Master_0|Selector46~0_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|layer1_D [10]),
	.datad(\Master_0|Add16~16_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector41~0 .lut_mask = 16'hBA30;
defparam \Master_0|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N8
cycloneive_lcell_comb \Master_0|WDATA_M[10] (
// Equation(s):
// \Master_0|WDATA_M [10] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [10]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector41~0_combout ))

	.dataa(\Master_0|Selector41~0_combout ),
	.datab(gnd),
	.datac(\Master_0|WDATA_M [10]),
	.datad(\Master_0|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [10]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[10] .lut_mask = 16'hF0AA;
defparam \Master_0|WDATA_M[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
cycloneive_lcell_comb \Slave_1|Selector27~0 (
// Equation(s):
// \Slave_1|Selector27~0_combout  = (\Master_0|WideOr0~1_combout  & (!\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [10] & \Master_0|WideOr0~0_combout )))

	.dataa(\Master_0|WideOr0~1_combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Master_0|WDATA_M [10]),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector27~0 .lut_mask = 16'h2000;
defparam \Slave_1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N3
dffeas \Slave_1|SRAM_D[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[10] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N20
cycloneive_lcell_comb \Master_0|s2[11]~7 (
// Equation(s):
// \Master_0|s2[11]~7_combout  = (\Master_0|LessThan2~30_combout  & (\Master_0|s0[11]~5_combout )) # (!\Master_0|LessThan2~30_combout  & ((\Master_0|s1[11]~5_combout )))

	.dataa(gnd),
	.datab(\Master_0|s0[11]~5_combout ),
	.datac(\Master_0|s1[11]~5_combout ),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[11]~7 .lut_mask = 16'hCCF0;
defparam \Master_0|s2[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N14
cycloneive_lcell_comb \Master_0|Add17~14 (
// Equation(s):
// \Master_0|Add17~14_combout  = (\Master_0|s2[11]~7_combout  & (!\Master_0|Add17~13 )) # (!\Master_0|s2[11]~7_combout  & ((\Master_0|Add17~13 ) # (GND)))
// \Master_0|Add17~15  = CARRY((!\Master_0|Add17~13 ) # (!\Master_0|s2[11]~7_combout ))

	.dataa(gnd),
	.datab(\Master_0|s2[11]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~13 ),
	.combout(\Master_0|Add17~14_combout ),
	.cout(\Master_0|Add17~15 ));
// synopsys translate_off
defparam \Master_0|Add17~14 .lut_mask = 16'h3C3F;
defparam \Master_0|Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N26
cycloneive_lcell_comb \Master_0|layer1_D[11] (
// Equation(s):
// \Master_0|layer1_D [11] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~14_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [11]))

	.dataa(\Master_0|layer1_D [11]),
	.datab(gnd),
	.datac(\Master_0|Add17~14_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [11]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[11] .lut_mask = 16'hF0AA;
defparam \Master_0|layer1_D[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N4
cycloneive_lcell_comb \Master_0|Selector42~0 (
// Equation(s):
// \Master_0|Selector42~0_combout  = (\Master_0|Selector46~0_combout  & ((\Master_0|Add16~18_combout ) # ((!\Master_0|WideOr0~0_combout  & \Master_0|layer1_D [11])))) # (!\Master_0|Selector46~0_combout  & (!\Master_0|WideOr0~0_combout  & ((\Master_0|layer1_D 
// [11]))))

	.dataa(\Master_0|Selector46~0_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|Add16~18_combout ),
	.datad(\Master_0|layer1_D [11]),
	.cin(gnd),
	.combout(\Master_0|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector42~0 .lut_mask = 16'hB3A0;
defparam \Master_0|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N2
cycloneive_lcell_comb \Master_0|WDATA_M[11] (
// Equation(s):
// \Master_0|WDATA_M [11] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [11]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector42~0_combout ))

	.dataa(\Master_0|Selector42~0_combout ),
	.datab(gnd),
	.datac(\Master_0|WideOr3~clkctrl_outclk ),
	.datad(\Master_0|WDATA_M [11]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [11]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[11] .lut_mask = 16'hFA0A;
defparam \Master_0|WDATA_M[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneive_lcell_comb \Slave_1|Selector26~0 (
// Equation(s):
// \Slave_1|Selector26~0_combout  = (\Master_0|WDATA_M [11] & (\Master_0|WideOr0~0_combout  & (\Master_0|WideOr0~1_combout  & !\Master_0|WideOr1~combout )))

	.dataa(\Master_0|WDATA_M [11]),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector26~0 .lut_mask = 16'h0080;
defparam \Slave_1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N31
dffeas \Slave_1|SRAM_D[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[11] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N30
cycloneive_lcell_comb \Master_0|s2[12]~8 (
// Equation(s):
// \Master_0|s2[12]~8_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[12]~4_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[12]~4_combout ))

	.dataa(\Master_0|s1[12]~4_combout ),
	.datab(gnd),
	.datac(\Master_0|s0[12]~4_combout ),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[12]~8 .lut_mask = 16'hF0AA;
defparam \Master_0|s2[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N16
cycloneive_lcell_comb \Master_0|Add17~16 (
// Equation(s):
// \Master_0|Add17~16_combout  = (\Master_0|s2[12]~8_combout  & (\Master_0|Add17~15  $ (GND))) # (!\Master_0|s2[12]~8_combout  & (!\Master_0|Add17~15  & VCC))
// \Master_0|Add17~17  = CARRY((\Master_0|s2[12]~8_combout  & !\Master_0|Add17~15 ))

	.dataa(gnd),
	.datab(\Master_0|s2[12]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~15 ),
	.combout(\Master_0|Add17~16_combout ),
	.cout(\Master_0|Add17~17 ));
// synopsys translate_off
defparam \Master_0|Add17~16 .lut_mask = 16'hC30C;
defparam \Master_0|Add17~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N8
cycloneive_lcell_comb \Master_0|layer1_D[12] (
// Equation(s):
// \Master_0|layer1_D [12] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~16_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [12]))

	.dataa(gnd),
	.datab(\Master_0|layer1_D [12]),
	.datac(\Master_0|Add17~16_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [12]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[12] .lut_mask = 16'hF0CC;
defparam \Master_0|layer1_D[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N28
cycloneive_lcell_comb \Master_0|Selector43~0 (
// Equation(s):
// \Master_0|Selector43~0_combout  = (\Master_0|Selector46~0_combout  & ((\Master_0|Add16~20_combout ) # ((!\Master_0|WideOr0~0_combout  & \Master_0|layer1_D [12])))) # (!\Master_0|Selector46~0_combout  & (!\Master_0|WideOr0~0_combout  & (\Master_0|layer1_D 
// [12])))

	.dataa(\Master_0|Selector46~0_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|layer1_D [12]),
	.datad(\Master_0|Add16~20_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector43~0 .lut_mask = 16'hBA30;
defparam \Master_0|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N6
cycloneive_lcell_comb \Master_0|WDATA_M[12] (
// Equation(s):
// \Master_0|WDATA_M [12] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [12]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector43~0_combout ))

	.dataa(\Master_0|Selector43~0_combout ),
	.datab(gnd),
	.datac(\Master_0|WideOr3~clkctrl_outclk ),
	.datad(\Master_0|WDATA_M [12]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [12]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[12] .lut_mask = 16'hFA0A;
defparam \Master_0|WDATA_M[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N16
cycloneive_lcell_comb \Slave_1|Selector25~0 (
// Equation(s):
// \Slave_1|Selector25~0_combout  = (\Master_0|WDATA_M [12] & (\Master_0|WideOr0~1_combout  & (\Master_0|WideOr0~0_combout  & !\Master_0|WideOr1~combout )))

	.dataa(\Master_0|WDATA_M [12]),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|WideOr0~0_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector25~0 .lut_mask = 16'h0080;
defparam \Slave_1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N17
dffeas \Slave_1|SRAM_D[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[12] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \Master_0|s2[13]~9 (
// Equation(s):
// \Master_0|s2[13]~9_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[13]~3_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[13]~3_combout ))

	.dataa(\Master_0|LessThan2~30_combout ),
	.datab(\Master_0|s1[13]~3_combout ),
	.datac(gnd),
	.datad(\Master_0|s0[13]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[13]~9 .lut_mask = 16'hEE44;
defparam \Master_0|s2[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N18
cycloneive_lcell_comb \Master_0|Add17~18 (
// Equation(s):
// \Master_0|Add17~18_combout  = (\Master_0|s2[13]~9_combout  & (!\Master_0|Add17~17 )) # (!\Master_0|s2[13]~9_combout  & ((\Master_0|Add17~17 ) # (GND)))
// \Master_0|Add17~19  = CARRY((!\Master_0|Add17~17 ) # (!\Master_0|s2[13]~9_combout ))

	.dataa(\Master_0|s2[13]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~17 ),
	.combout(\Master_0|Add17~18_combout ),
	.cout(\Master_0|Add17~19 ));
// synopsys translate_off
defparam \Master_0|Add17~18 .lut_mask = 16'h5A5F;
defparam \Master_0|Add17~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
cycloneive_lcell_comb \Master_0|layer1_D[13] (
// Equation(s):
// \Master_0|layer1_D [13] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~18_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [13]))

	.dataa(gnd),
	.datab(\Master_0|layer1_D [13]),
	.datac(\Master_0|Add17~18_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [13]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[13] .lut_mask = 16'hF0CC;
defparam \Master_0|layer1_D[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
cycloneive_lcell_comb \Master_0|Selector44~0 (
// Equation(s):
// \Master_0|Selector44~0_combout  = (\Master_0|WideOr0~0_combout  & (\Master_0|Selector46~0_combout  & (\Master_0|Add16~22_combout ))) # (!\Master_0|WideOr0~0_combout  & ((\Master_0|layer1_D [13]) # ((\Master_0|Selector46~0_combout  & 
// \Master_0|Add16~22_combout ))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|Selector46~0_combout ),
	.datac(\Master_0|Add16~22_combout ),
	.datad(\Master_0|layer1_D [13]),
	.cin(gnd),
	.combout(\Master_0|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector44~0 .lut_mask = 16'hD5C0;
defparam \Master_0|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \Master_0|WDATA_M[13] (
// Equation(s):
// \Master_0|WDATA_M [13] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [13]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector44~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|Selector44~0_combout ),
	.datac(\Master_0|WDATA_M [13]),
	.datad(\Master_0|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [13]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[13] .lut_mask = 16'hF0CC;
defparam \Master_0|WDATA_M[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
cycloneive_lcell_comb \Slave_1|Selector24~0 (
// Equation(s):
// \Slave_1|Selector24~0_combout  = (\Master_0|WideOr0~0_combout  & (!\Master_0|WideOr1~combout  & (\Master_0|WideOr0~1_combout  & \Master_0|WDATA_M [13])))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WDATA_M [13]),
	.cin(gnd),
	.combout(\Slave_1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector24~0 .lut_mask = 16'h2000;
defparam \Slave_1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N25
dffeas \Slave_1|SRAM_D[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[13] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N8
cycloneive_lcell_comb \Master_0|s2[14]~10 (
// Equation(s):
// \Master_0|s2[14]~10_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[14]~2_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[14]~2_combout ))

	.dataa(\Master_0|s1[14]~2_combout ),
	.datab(\Master_0|s0[14]~2_combout ),
	.datac(gnd),
	.datad(\Master_0|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[14]~10 .lut_mask = 16'hCCAA;
defparam \Master_0|s2[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N20
cycloneive_lcell_comb \Master_0|Add17~20 (
// Equation(s):
// \Master_0|Add17~20_combout  = (\Master_0|s2[14]~10_combout  & (\Master_0|Add17~19  $ (GND))) # (!\Master_0|s2[14]~10_combout  & (!\Master_0|Add17~19  & VCC))
// \Master_0|Add17~21  = CARRY((\Master_0|s2[14]~10_combout  & !\Master_0|Add17~19 ))

	.dataa(\Master_0|s2[14]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add17~19 ),
	.combout(\Master_0|Add17~20_combout ),
	.cout(\Master_0|Add17~21 ));
// synopsys translate_off
defparam \Master_0|Add17~20 .lut_mask = 16'hA50A;
defparam \Master_0|Add17~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N14
cycloneive_lcell_comb \Master_0|layer1_D[14] (
// Equation(s):
// \Master_0|layer1_D [14] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~20_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [14]))

	.dataa(gnd),
	.datab(\Master_0|layer1_D [14]),
	.datac(\Master_0|Add17~20_combout ),
	.datad(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [14]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[14] .lut_mask = 16'hF0CC;
defparam \Master_0|layer1_D[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N30
cycloneive_lcell_comb \Master_0|Selector45~0 (
// Equation(s):
// \Master_0|Selector45~0_combout  = (\Master_0|Selector46~0_combout  & ((\Master_0|Add16~24_combout ) # ((!\Master_0|WideOr0~0_combout  & \Master_0|layer1_D [14])))) # (!\Master_0|Selector46~0_combout  & (!\Master_0|WideOr0~0_combout  & (\Master_0|layer1_D 
// [14])))

	.dataa(\Master_0|Selector46~0_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|layer1_D [14]),
	.datad(\Master_0|Add16~24_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector45~0 .lut_mask = 16'hBA30;
defparam \Master_0|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N12
cycloneive_lcell_comb \Master_0|WDATA_M[14] (
// Equation(s):
// \Master_0|WDATA_M [14] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [14]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector45~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|Selector45~0_combout ),
	.datac(\Master_0|WideOr3~clkctrl_outclk ),
	.datad(\Master_0|WDATA_M [14]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [14]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[14] .lut_mask = 16'hFC0C;
defparam \Master_0|WDATA_M[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N26
cycloneive_lcell_comb \Slave_1|Selector23~0 (
// Equation(s):
// \Slave_1|Selector23~0_combout  = (\Master_0|WDATA_M [14] & (\Master_0|WideOr0~0_combout  & (\Master_0|WideOr0~1_combout  & !\Master_0|WideOr1~combout )))

	.dataa(\Master_0|WDATA_M [14]),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector23~0 .lut_mask = 16'h0080;
defparam \Slave_1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N27
dffeas \Slave_1|SRAM_D[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[14] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \Master_0|s2[15]~11 (
// Equation(s):
// \Master_0|s2[15]~11_combout  = (\Master_0|LessThan2~30_combout  & ((\Master_0|s0[15]~1_combout ))) # (!\Master_0|LessThan2~30_combout  & (\Master_0|s1[15]~1_combout ))

	.dataa(\Master_0|LessThan2~30_combout ),
	.datab(\Master_0|s1[15]~1_combout ),
	.datac(gnd),
	.datad(\Master_0|s0[15]~1_combout ),
	.cin(gnd),
	.combout(\Master_0|s2[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|s2[15]~11 .lut_mask = 16'hEE44;
defparam \Master_0|s2[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N22
cycloneive_lcell_comb \Master_0|Add17~22 (
// Equation(s):
// \Master_0|Add17~22_combout  = \Master_0|Add17~21  $ (\Master_0|s2[15]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|s2[15]~11_combout ),
	.cin(\Master_0|Add17~21 ),
	.combout(\Master_0|Add17~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add17~22 .lut_mask = 16'h0FF0;
defparam \Master_0|Add17~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \Master_0|layer1_D[15] (
// Equation(s):
// \Master_0|layer1_D [15] = (GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & ((\Master_0|Add17~22_combout ))) # (!GLOBAL(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ) & (\Master_0|layer1_D [15]))

	.dataa(\Master_0|layer1_D [15]),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_LAYER1_WRITE_READY~clkctrl_outclk ),
	.datad(\Master_0|Add17~22_combout ),
	.cin(gnd),
	.combout(\Master_0|layer1_D [15]),
	.cout());
// synopsys translate_off
defparam \Master_0|layer1_D[15] .lut_mask = 16'hFA0A;
defparam \Master_0|layer1_D[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N20
cycloneive_lcell_comb \Master_0|Selector46~1 (
// Equation(s):
// \Master_0|Selector46~1_combout  = (\Master_0|Selector46~0_combout  & ((\Master_0|Add16~26_combout ) # ((!\Master_0|WideOr0~0_combout  & \Master_0|layer1_D [15])))) # (!\Master_0|Selector46~0_combout  & (!\Master_0|WideOr0~0_combout  & ((\Master_0|layer1_D 
// [15]))))

	.dataa(\Master_0|Selector46~0_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|Add16~26_combout ),
	.datad(\Master_0|layer1_D [15]),
	.cin(gnd),
	.combout(\Master_0|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector46~1 .lut_mask = 16'hB3A0;
defparam \Master_0|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N10
cycloneive_lcell_comb \Master_0|WDATA_M[15] (
// Equation(s):
// \Master_0|WDATA_M [15] = (GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & ((\Master_0|WDATA_M [15]))) # (!GLOBAL(\Master_0|WideOr3~clkctrl_outclk ) & (\Master_0|Selector46~1_combout ))

	.dataa(gnd),
	.datab(\Master_0|Selector46~1_combout ),
	.datac(\Master_0|WideOr3~clkctrl_outclk ),
	.datad(\Master_0|WDATA_M [15]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M [15]),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[15] .lut_mask = 16'hFC0C;
defparam \Master_0|WDATA_M[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N24
cycloneive_lcell_comb \Slave_1|Selector22~0 (
// Equation(s):
// \Slave_1|Selector22~0_combout  = (\Master_0|WDATA_M [15] & (\Master_0|WideOr0~1_combout  & (\Master_0|WideOr0~0_combout  & !\Master_0|WideOr1~combout )))

	.dataa(\Master_0|WDATA_M [15]),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|WideOr0~0_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector22~0 .lut_mask = 16'h0080;
defparam \Slave_1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N25
dffeas \Slave_1|SRAM_D[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_1|SRAM_D[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_D [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_D[15] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_D[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N4
cycloneive_lcell_comb \Slave_2|SRAM_A[0]~12 (
// Equation(s):
// \Slave_2|SRAM_A[0]~12_combout  = \Slave_2|SRAM_A [0] $ (VCC)
// \Slave_2|SRAM_A[0]~13  = CARRY(\Slave_2|SRAM_A [0])

	.dataa(gnd),
	.datab(\Slave_2|SRAM_A [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[0]~12_combout ),
	.cout(\Slave_2|SRAM_A[0]~13 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[0]~12 .lut_mask = 16'h33CC;
defparam \Slave_2|SRAM_A[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N16
cycloneive_lcell_comb \Slave_2|Add1~1 (
// Equation(s):
// \Slave_2|Add1~1_combout  = \Slave_2|beat_cnt [2] $ (((\Slave_2|beat_cnt [1] & \Slave_2|beat_cnt [0])))

	.dataa(\Slave_2|beat_cnt [2]),
	.datab(gnd),
	.datac(\Slave_2|beat_cnt [1]),
	.datad(\Slave_2|beat_cnt [0]),
	.cin(gnd),
	.combout(\Slave_2|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Add1~1 .lut_mask = 16'h5AAA;
defparam \Slave_2|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N12
cycloneive_lcell_comb \Slave_2|beat_cnt[2]~2 (
// Equation(s):
// \Slave_2|beat_cnt[2]~2_combout  = (\Slave_2|Selector4~0_combout  & (\Slave_2|Add1~1_combout  & \Slave_2|state.IDLE~q ))

	.dataa(gnd),
	.datab(\Slave_2|Selector4~0_combout ),
	.datac(\Slave_2|Add1~1_combout ),
	.datad(\Slave_2|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_2|beat_cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|beat_cnt[2]~2 .lut_mask = 16'hC000;
defparam \Slave_2|beat_cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N13
dffeas \Slave_2|beat_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|beat_cnt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|beat_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|beat_cnt[2] .is_wysiwyg = "true";
defparam \Slave_2|beat_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N14
cycloneive_lcell_comb \Slave_2|Add1~0 (
// Equation(s):
// \Slave_2|Add1~0_combout  = \Slave_2|beat_cnt [3] $ (((\Slave_2|beat_cnt [1] & (\Slave_2|beat_cnt [0] & \Slave_2|beat_cnt [2]))))

	.dataa(\Slave_2|beat_cnt [1]),
	.datab(\Slave_2|beat_cnt [0]),
	.datac(\Slave_2|beat_cnt [3]),
	.datad(\Slave_2|beat_cnt [2]),
	.cin(gnd),
	.combout(\Slave_2|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Add1~0 .lut_mask = 16'h78F0;
defparam \Slave_2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N30
cycloneive_lcell_comb \Slave_2|beat_cnt[3]~1 (
// Equation(s):
// \Slave_2|beat_cnt[3]~1_combout  = (\Slave_2|Selector4~0_combout  & (\Slave_2|Add1~0_combout  & \Slave_2|state.IDLE~q ))

	.dataa(gnd),
	.datab(\Slave_2|Selector4~0_combout ),
	.datac(\Slave_2|Add1~0_combout ),
	.datad(\Slave_2|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_2|beat_cnt[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|beat_cnt[3]~1 .lut_mask = 16'hC000;
defparam \Slave_2|beat_cnt[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N31
dffeas \Slave_2|beat_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|beat_cnt[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|beat_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|beat_cnt[3] .is_wysiwyg = "true";
defparam \Slave_2|beat_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N20
cycloneive_lcell_comb \Slave_2|beat_cnt~0 (
// Equation(s):
// \Slave_2|beat_cnt~0_combout  = (!\Slave_2|beat_cnt [0] & ((\Slave_2|beat_cnt [3]) # ((\Slave_2|beat_cnt [1]) # (\Slave_2|beat_cnt [2]))))

	.dataa(\Slave_2|beat_cnt [3]),
	.datab(\Slave_2|beat_cnt [1]),
	.datac(\Slave_2|beat_cnt [0]),
	.datad(\Slave_2|beat_cnt [2]),
	.cin(gnd),
	.combout(\Slave_2|beat_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|beat_cnt~0 .lut_mask = 16'h0F0E;
defparam \Slave_2|beat_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N21
dffeas \Slave_2|beat_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|beat_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Slave_2|state.IDLE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|beat_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|beat_cnt[0] .is_wysiwyg = "true";
defparam \Slave_2|beat_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N22
cycloneive_lcell_comb \Slave_2|beat_cnt[1]~3 (
// Equation(s):
// \Slave_2|beat_cnt[1]~3_combout  = (\Slave_2|state.IDLE~q  & (\Slave_2|Selector4~0_combout  & (\Slave_2|beat_cnt [0] $ (\Slave_2|beat_cnt [1]))))

	.dataa(\Slave_2|beat_cnt [0]),
	.datab(\Slave_2|state.IDLE~q ),
	.datac(\Slave_2|beat_cnt [1]),
	.datad(\Slave_2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|beat_cnt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|beat_cnt[1]~3 .lut_mask = 16'h4800;
defparam \Slave_2|beat_cnt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N23
dffeas \Slave_2|beat_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|beat_cnt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|beat_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|beat_cnt[1] .is_wysiwyg = "true";
defparam \Slave_2|beat_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N28
cycloneive_lcell_comb \Slave_2|Selector4~0 (
// Equation(s):
// \Slave_2|Selector4~0_combout  = (\Slave_2|beat_cnt [1]) # ((\Slave_2|beat_cnt [0]) # ((\Slave_2|beat_cnt [3]) # (\Slave_2|beat_cnt [2])))

	.dataa(\Slave_2|beat_cnt [1]),
	.datab(\Slave_2|beat_cnt [0]),
	.datac(\Slave_2|beat_cnt [3]),
	.datad(\Slave_2|beat_cnt [2]),
	.cin(gnd),
	.combout(\Slave_2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector4~0 .lut_mask = 16'hFFFE;
defparam \Slave_2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N0
cycloneive_lcell_comb \Slave_2|SRAM_A[5]~14 (
// Equation(s):
// \Slave_2|SRAM_A[5]~14_combout  = (\Slave_2|state.IDLE~q  & (((\Slave_2|Selector4~0_combout )))) # (!\Slave_2|state.IDLE~q  & (\u_BUS|Equal2~2_combout  & (!\Slave_1|SRAM_A[11]~14_combout )))

	.dataa(\u_BUS|Equal2~2_combout ),
	.datab(\Slave_1|SRAM_A[11]~14_combout ),
	.datac(\Slave_2|state.IDLE~q ),
	.datad(\Slave_2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[5]~14 .lut_mask = 16'hF202;
defparam \Slave_2|SRAM_A[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N5
dffeas \Slave_2|SRAM_A[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[0]~12_combout ),
	.asdata(\Master_0|Selector11~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[0] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N6
cycloneive_lcell_comb \Slave_2|SRAM_A[1]~15 (
// Equation(s):
// \Slave_2|SRAM_A[1]~15_combout  = (\Slave_2|SRAM_A [1] & (!\Slave_2|SRAM_A[0]~13 )) # (!\Slave_2|SRAM_A [1] & ((\Slave_2|SRAM_A[0]~13 ) # (GND)))
// \Slave_2|SRAM_A[1]~16  = CARRY((!\Slave_2|SRAM_A[0]~13 ) # (!\Slave_2|SRAM_A [1]))

	.dataa(\Slave_2|SRAM_A [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[0]~13 ),
	.combout(\Slave_2|SRAM_A[1]~15_combout ),
	.cout(\Slave_2|SRAM_A[1]~16 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[1]~15 .lut_mask = 16'h5A5F;
defparam \Slave_2|SRAM_A[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N7
dffeas \Slave_2|SRAM_A[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[1]~15_combout ),
	.asdata(\Master_0|Selector10~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[1] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N8
cycloneive_lcell_comb \Slave_2|SRAM_A[2]~17 (
// Equation(s):
// \Slave_2|SRAM_A[2]~17_combout  = (\Slave_2|SRAM_A [2] & (\Slave_2|SRAM_A[1]~16  $ (GND))) # (!\Slave_2|SRAM_A [2] & (!\Slave_2|SRAM_A[1]~16  & VCC))
// \Slave_2|SRAM_A[2]~18  = CARRY((\Slave_2|SRAM_A [2] & !\Slave_2|SRAM_A[1]~16 ))

	.dataa(gnd),
	.datab(\Slave_2|SRAM_A [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[1]~16 ),
	.combout(\Slave_2|SRAM_A[2]~17_combout ),
	.cout(\Slave_2|SRAM_A[2]~18 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[2]~17 .lut_mask = 16'hC30C;
defparam \Slave_2|SRAM_A[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N9
dffeas \Slave_2|SRAM_A[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[2]~17_combout ),
	.asdata(\Master_0|Selector9~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[2] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N10
cycloneive_lcell_comb \Slave_2|SRAM_A[3]~19 (
// Equation(s):
// \Slave_2|SRAM_A[3]~19_combout  = (\Slave_2|SRAM_A [3] & (!\Slave_2|SRAM_A[2]~18 )) # (!\Slave_2|SRAM_A [3] & ((\Slave_2|SRAM_A[2]~18 ) # (GND)))
// \Slave_2|SRAM_A[3]~20  = CARRY((!\Slave_2|SRAM_A[2]~18 ) # (!\Slave_2|SRAM_A [3]))

	.dataa(\Slave_2|SRAM_A [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[2]~18 ),
	.combout(\Slave_2|SRAM_A[3]~19_combout ),
	.cout(\Slave_2|SRAM_A[3]~20 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[3]~19 .lut_mask = 16'h5A5F;
defparam \Slave_2|SRAM_A[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N11
dffeas \Slave_2|SRAM_A[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[3]~19_combout ),
	.asdata(\Master_0|Selector8~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[3] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N12
cycloneive_lcell_comb \Slave_2|SRAM_A[4]~21 (
// Equation(s):
// \Slave_2|SRAM_A[4]~21_combout  = (\Slave_2|SRAM_A [4] & (\Slave_2|SRAM_A[3]~20  $ (GND))) # (!\Slave_2|SRAM_A [4] & (!\Slave_2|SRAM_A[3]~20  & VCC))
// \Slave_2|SRAM_A[4]~22  = CARRY((\Slave_2|SRAM_A [4] & !\Slave_2|SRAM_A[3]~20 ))

	.dataa(\Slave_2|SRAM_A [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[3]~20 ),
	.combout(\Slave_2|SRAM_A[4]~21_combout ),
	.cout(\Slave_2|SRAM_A[4]~22 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[4]~21 .lut_mask = 16'hA50A;
defparam \Slave_2|SRAM_A[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N13
dffeas \Slave_2|SRAM_A[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[4]~21_combout ),
	.asdata(\Master_0|Selector7~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[4] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N14
cycloneive_lcell_comb \Slave_2|SRAM_A[5]~23 (
// Equation(s):
// \Slave_2|SRAM_A[5]~23_combout  = (\Slave_2|SRAM_A [5] & (!\Slave_2|SRAM_A[4]~22 )) # (!\Slave_2|SRAM_A [5] & ((\Slave_2|SRAM_A[4]~22 ) # (GND)))
// \Slave_2|SRAM_A[5]~24  = CARRY((!\Slave_2|SRAM_A[4]~22 ) # (!\Slave_2|SRAM_A [5]))

	.dataa(gnd),
	.datab(\Slave_2|SRAM_A [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[4]~22 ),
	.combout(\Slave_2|SRAM_A[5]~23_combout ),
	.cout(\Slave_2|SRAM_A[5]~24 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[5]~23 .lut_mask = 16'h3C3F;
defparam \Slave_2|SRAM_A[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N15
dffeas \Slave_2|SRAM_A[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[5]~23_combout ),
	.asdata(\Master_0|Selector6~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[5] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N16
cycloneive_lcell_comb \Slave_2|SRAM_A[6]~25 (
// Equation(s):
// \Slave_2|SRAM_A[6]~25_combout  = (\Slave_2|SRAM_A [6] & (\Slave_2|SRAM_A[5]~24  $ (GND))) # (!\Slave_2|SRAM_A [6] & (!\Slave_2|SRAM_A[5]~24  & VCC))
// \Slave_2|SRAM_A[6]~26  = CARRY((\Slave_2|SRAM_A [6] & !\Slave_2|SRAM_A[5]~24 ))

	.dataa(gnd),
	.datab(\Slave_2|SRAM_A [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[5]~24 ),
	.combout(\Slave_2|SRAM_A[6]~25_combout ),
	.cout(\Slave_2|SRAM_A[6]~26 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[6]~25 .lut_mask = 16'hC30C;
defparam \Slave_2|SRAM_A[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N17
dffeas \Slave_2|SRAM_A[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[6]~25_combout ),
	.asdata(\Master_0|Selector5~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[6] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N18
cycloneive_lcell_comb \Slave_2|SRAM_A[7]~27 (
// Equation(s):
// \Slave_2|SRAM_A[7]~27_combout  = (\Slave_2|SRAM_A [7] & (!\Slave_2|SRAM_A[6]~26 )) # (!\Slave_2|SRAM_A [7] & ((\Slave_2|SRAM_A[6]~26 ) # (GND)))
// \Slave_2|SRAM_A[7]~28  = CARRY((!\Slave_2|SRAM_A[6]~26 ) # (!\Slave_2|SRAM_A [7]))

	.dataa(gnd),
	.datab(\Slave_2|SRAM_A [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[6]~26 ),
	.combout(\Slave_2|SRAM_A[7]~27_combout ),
	.cout(\Slave_2|SRAM_A[7]~28 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[7]~27 .lut_mask = 16'h3C3F;
defparam \Slave_2|SRAM_A[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N19
dffeas \Slave_2|SRAM_A[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[7]~27_combout ),
	.asdata(\Master_0|Selector4~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[7] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N20
cycloneive_lcell_comb \Slave_2|SRAM_A[8]~29 (
// Equation(s):
// \Slave_2|SRAM_A[8]~29_combout  = (\Slave_2|SRAM_A [8] & (\Slave_2|SRAM_A[7]~28  $ (GND))) # (!\Slave_2|SRAM_A [8] & (!\Slave_2|SRAM_A[7]~28  & VCC))
// \Slave_2|SRAM_A[8]~30  = CARRY((\Slave_2|SRAM_A [8] & !\Slave_2|SRAM_A[7]~28 ))

	.dataa(gnd),
	.datab(\Slave_2|SRAM_A [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[7]~28 ),
	.combout(\Slave_2|SRAM_A[8]~29_combout ),
	.cout(\Slave_2|SRAM_A[8]~30 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[8]~29 .lut_mask = 16'hC30C;
defparam \Slave_2|SRAM_A[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N21
dffeas \Slave_2|SRAM_A[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[8]~29_combout ),
	.asdata(\Master_0|Selector3~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[8] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N22
cycloneive_lcell_comb \Slave_2|SRAM_A[9]~31 (
// Equation(s):
// \Slave_2|SRAM_A[9]~31_combout  = (\Slave_2|SRAM_A [9] & (!\Slave_2|SRAM_A[8]~30 )) # (!\Slave_2|SRAM_A [9] & ((\Slave_2|SRAM_A[8]~30 ) # (GND)))
// \Slave_2|SRAM_A[9]~32  = CARRY((!\Slave_2|SRAM_A[8]~30 ) # (!\Slave_2|SRAM_A [9]))

	.dataa(\Slave_2|SRAM_A [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[8]~30 ),
	.combout(\Slave_2|SRAM_A[9]~31_combout ),
	.cout(\Slave_2|SRAM_A[9]~32 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[9]~31 .lut_mask = 16'h5A5F;
defparam \Slave_2|SRAM_A[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N23
dffeas \Slave_2|SRAM_A[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[9]~31_combout ),
	.asdata(\Master_0|Selector2~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[9] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N24
cycloneive_lcell_comb \Slave_2|SRAM_A[10]~33 (
// Equation(s):
// \Slave_2|SRAM_A[10]~33_combout  = (\Slave_2|SRAM_A [10] & (\Slave_2|SRAM_A[9]~32  $ (GND))) # (!\Slave_2|SRAM_A [10] & (!\Slave_2|SRAM_A[9]~32  & VCC))
// \Slave_2|SRAM_A[10]~34  = CARRY((\Slave_2|SRAM_A [10] & !\Slave_2|SRAM_A[9]~32 ))

	.dataa(gnd),
	.datab(\Slave_2|SRAM_A [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_2|SRAM_A[9]~32 ),
	.combout(\Slave_2|SRAM_A[10]~33_combout ),
	.cout(\Slave_2|SRAM_A[10]~34 ));
// synopsys translate_off
defparam \Slave_2|SRAM_A[10]~33 .lut_mask = 16'hC30C;
defparam \Slave_2|SRAM_A[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N25
dffeas \Slave_2|SRAM_A[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[10]~33_combout ),
	.asdata(\Master_0|Selector1~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[10] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N26
cycloneive_lcell_comb \Slave_2|SRAM_A[11]~35 (
// Equation(s):
// \Slave_2|SRAM_A[11]~35_combout  = \Slave_2|SRAM_A [11] $ (\Slave_2|SRAM_A[10]~34 )

	.dataa(\Slave_2|SRAM_A [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Slave_2|SRAM_A[10]~34 ),
	.combout(\Slave_2|SRAM_A[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[11]~35 .lut_mask = 16'h5A5A;
defparam \Slave_2|SRAM_A[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y41_N27
dffeas \Slave_2|SRAM_A[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|SRAM_A[11]~35_combout ),
	.asdata(\Master_0|Selector0~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_2|state.IDLE~q ),
	.ena(\Slave_2|SRAM_A[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[11] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \Slave_2|Selector37~0 (
// Equation(s):
// \Slave_2|Selector37~0_combout  = (\Master_0|WDATA_M [0] & (\Master_0|WideOr1~combout  & ((!\Master_0|WideOr0~0_combout ) # (!\Master_0|WideOr0~1_combout ))))

	.dataa(\Master_0|WideOr0~1_combout ),
	.datab(\Master_0|WDATA_M [0]),
	.datac(\Master_0|WideOr1~combout ),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector37~0 .lut_mask = 16'h40C0;
defparam \Slave_2|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N10
cycloneive_lcell_comb \Slave_2|SRAM_D[7]~0 (
// Equation(s):
// \Slave_2|SRAM_D[7]~0_combout  = (\Slave_2|state.WRITE~q ) # ((\u_BUS|Equal2~2_combout  & ((\Master_0|state.WAIT_LAYER1_WRITE_READY~q ) # (\Master_0|state.WAIT_LAYER0_WRITE_READY~q ))))

	.dataa(\Master_0|state.WAIT_LAYER1_WRITE_READY~q ),
	.datab(\u_BUS|Equal2~2_combout ),
	.datac(\Master_0|state.WAIT_LAYER0_WRITE_READY~q ),
	.datad(\Slave_2|state.WRITE~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[7]~0 .lut_mask = 16'hFFC8;
defparam \Slave_2|SRAM_D[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N25
dffeas \Slave_2|SRAM_D[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[0] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \Slave_2|Selector36~0 (
// Equation(s):
// \Slave_2|Selector36~0_combout  = (\Master_0|WDATA_M [1] & (\Master_0|WideOr1~combout  & ((!\Master_0|WideOr0~0_combout ) # (!\Master_0|WideOr0~1_combout ))))

	.dataa(\Master_0|WDATA_M [1]),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|WideOr1~combout ),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector36~0 .lut_mask = 16'h20A0;
defparam \Slave_2|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N23
dffeas \Slave_2|SRAM_D[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[1] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \Slave_2|Selector35~0 (
// Equation(s):
// \Slave_2|Selector35~0_combout  = (\Master_0|WDATA_M [2] & (\Master_0|WideOr1~combout  & ((!\Master_0|WideOr0~0_combout ) # (!\Master_0|WideOr0~1_combout ))))

	.dataa(\Master_0|WideOr0~1_combout ),
	.datab(\Master_0|WDATA_M [2]),
	.datac(\Master_0|WideOr1~combout ),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector35~0 .lut_mask = 16'h40C0;
defparam \Slave_2|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N5
dffeas \Slave_2|SRAM_D[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[2] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \Slave_2|Selector34~0 (
// Equation(s):
// \Slave_2|Selector34~0_combout  = (\Master_0|WDATA_M [3] & (\Master_0|WideOr1~combout  & ((!\Master_0|WideOr0~0_combout ) # (!\Master_0|WideOr0~1_combout ))))

	.dataa(\Master_0|WideOr0~1_combout ),
	.datab(\Master_0|WDATA_M [3]),
	.datac(\Master_0|WideOr1~combout ),
	.datad(\Master_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector34~0 .lut_mask = 16'h40C0;
defparam \Slave_2|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N15
dffeas \Slave_2|SRAM_D[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[3] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
cycloneive_lcell_comb \Slave_2|Selector33~0 (
// Equation(s):
// \Slave_2|Selector33~0_combout  = (\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [4] & ((!\Master_0|WideOr0~1_combout ) # (!\Master_0|WideOr0~0_combout ))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Master_0|WDATA_M [4]),
	.datad(\Master_0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector33~0 .lut_mask = 16'h40C0;
defparam \Slave_2|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N15
dffeas \Slave_2|SRAM_D[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[4] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
cycloneive_lcell_comb \Slave_2|Selector32~0 (
// Equation(s):
// \Slave_2|Selector32~0_combout  = (\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [5] & ((!\Master_0|WideOr0~1_combout ) # (!\Master_0|WideOr0~0_combout ))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Master_0|WDATA_M [5]),
	.datad(\Master_0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector32~0 .lut_mask = 16'h40C0;
defparam \Slave_2|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N13
dffeas \Slave_2|SRAM_D[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[5] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneive_lcell_comb \Slave_2|Selector31~0 (
// Equation(s):
// \Slave_2|Selector31~0_combout  = (\Master_0|WDATA_M [6] & (\Master_0|WideOr1~combout  & ((!\Master_0|WideOr0~1_combout ) # (!\Master_0|WideOr0~0_combout ))))

	.dataa(\Master_0|WDATA_M [6]),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector31~0 .lut_mask = 16'h2A00;
defparam \Slave_2|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N5
dffeas \Slave_2|SRAM_D[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[6] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneive_lcell_comb \Slave_2|Selector30~0 (
// Equation(s):
// \Slave_2|Selector30~0_combout  = (\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [7] & ((!\Master_0|WideOr0~0_combout ) # (!\Master_0|WideOr0~1_combout ))))

	.dataa(\Master_0|WideOr0~1_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr1~combout ),
	.datad(\Master_0|WDATA_M [7]),
	.cin(gnd),
	.combout(\Slave_2|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector30~0 .lut_mask = 16'h7000;
defparam \Slave_2|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N23
dffeas \Slave_2|SRAM_D[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[7] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneive_lcell_comb \Slave_2|Selector29~0 (
// Equation(s):
// \Slave_2|Selector29~0_combout  = (\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [8] & ((!\Master_0|WideOr0~0_combout ) # (!\Master_0|WideOr0~1_combout ))))

	.dataa(\Master_0|WideOr0~1_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr1~combout ),
	.datad(\Master_0|WDATA_M [8]),
	.cin(gnd),
	.combout(\Slave_2|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector29~0 .lut_mask = 16'h7000;
defparam \Slave_2|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N21
dffeas \Slave_2|SRAM_D[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[8] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
cycloneive_lcell_comb \Slave_2|Selector28~0 (
// Equation(s):
// \Slave_2|Selector28~0_combout  = (\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [9] & ((!\Master_0|WideOr0~0_combout ) # (!\Master_0|WideOr0~1_combout ))))

	.dataa(\Master_0|WideOr0~1_combout ),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr1~combout ),
	.datad(\Master_0|WDATA_M [9]),
	.cin(gnd),
	.combout(\Slave_2|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector28~0 .lut_mask = 16'h7000;
defparam \Slave_2|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N9
dffeas \Slave_2|SRAM_D[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[9] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N22
cycloneive_lcell_comb \Slave_2|Selector27~0 (
// Equation(s):
// \Slave_2|Selector27~0_combout  = (\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [10] & ((!\Master_0|WideOr0~0_combout ) # (!\Master_0|WideOr0~1_combout ))))

	.dataa(\Master_0|WideOr1~combout ),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|WideOr0~0_combout ),
	.datad(\Master_0|WDATA_M [10]),
	.cin(gnd),
	.combout(\Slave_2|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector27~0 .lut_mask = 16'h2A00;
defparam \Slave_2|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N23
dffeas \Slave_2|SRAM_D[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[10] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \Slave_2|Selector26~0 (
// Equation(s):
// \Slave_2|Selector26~0_combout  = (\Master_0|WDATA_M [11] & (\Master_0|WideOr1~combout  & ((!\Master_0|WideOr0~1_combout ) # (!\Master_0|WideOr0~0_combout ))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|WideOr0~1_combout ),
	.datac(\Master_0|WDATA_M [11]),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector26~0 .lut_mask = 16'h7000;
defparam \Slave_2|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N21
dffeas \Slave_2|SRAM_D[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[11] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N0
cycloneive_lcell_comb \Slave_2|Selector25~0 (
// Equation(s):
// \Slave_2|Selector25~0_combout  = (\Master_0|WDATA_M [12] & (\Master_0|WideOr1~combout  & ((!\Master_0|WideOr0~1_combout ) # (!\Master_0|WideOr0~0_combout ))))

	.dataa(\Master_0|WDATA_M [12]),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector25~0 .lut_mask = 16'h2A00;
defparam \Slave_2|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N1
dffeas \Slave_2|SRAM_D[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[12] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
cycloneive_lcell_comb \Slave_2|Selector24~0 (
// Equation(s):
// \Slave_2|Selector24~0_combout  = (\Master_0|WideOr1~combout  & (\Master_0|WDATA_M [13] & ((!\Master_0|WideOr0~1_combout ) # (!\Master_0|WideOr0~0_combout ))))

	.dataa(\Master_0|WideOr0~0_combout ),
	.datab(\Master_0|WideOr1~combout ),
	.datac(\Master_0|WDATA_M [13]),
	.datad(\Master_0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector24~0 .lut_mask = 16'h40C0;
defparam \Slave_2|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N19
dffeas \Slave_2|SRAM_D[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[13] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N18
cycloneive_lcell_comb \Slave_2|Selector23~0 (
// Equation(s):
// \Slave_2|Selector23~0_combout  = (\Master_0|WDATA_M [14] & (\Master_0|WideOr1~combout  & ((!\Master_0|WideOr0~1_combout ) # (!\Master_0|WideOr0~0_combout ))))

	.dataa(\Master_0|WDATA_M [14]),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector23~0 .lut_mask = 16'h2A00;
defparam \Slave_2|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N19
dffeas \Slave_2|SRAM_D[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[14] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N4
cycloneive_lcell_comb \Slave_2|Selector22~0 (
// Equation(s):
// \Slave_2|Selector22~0_combout  = (\Master_0|WDATA_M [15] & (\Master_0|WideOr1~combout  & ((!\Master_0|WideOr0~1_combout ) # (!\Master_0|WideOr0~0_combout ))))

	.dataa(\Master_0|WDATA_M [15]),
	.datab(\Master_0|WideOr0~0_combout ),
	.datac(\Master_0|WideOr0~1_combout ),
	.datad(\Master_0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector22~0 .lut_mask = 16'h2A00;
defparam \Slave_2|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N5
dffeas \Slave_2|SRAM_D[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|SRAM_D[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_D [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_D[15] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_D[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N0
cycloneive_lcell_comb \Slave_0|ROM_A[0]~12 (
// Equation(s):
// \Slave_0|ROM_A[0]~12_combout  = \Slave_0|ROM_A [0] $ (VCC)
// \Slave_0|ROM_A[0]~13  = CARRY(\Slave_0|ROM_A [0])

	.dataa(gnd),
	.datab(\Slave_0|ROM_A [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Slave_0|ROM_A[0]~12_combout ),
	.cout(\Slave_0|ROM_A[0]~13 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[0]~12 .lut_mask = 16'h33CC;
defparam \Slave_0|ROM_A[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y40_N1
dffeas \Slave_0|ROM_A[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[0]~12_combout ),
	.asdata(\Master_0|Selector11~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[0] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N2
cycloneive_lcell_comb \Slave_0|ROM_A[1]~14 (
// Equation(s):
// \Slave_0|ROM_A[1]~14_combout  = (\Slave_0|ROM_A [1] & (!\Slave_0|ROM_A[0]~13 )) # (!\Slave_0|ROM_A [1] & ((\Slave_0|ROM_A[0]~13 ) # (GND)))
// \Slave_0|ROM_A[1]~15  = CARRY((!\Slave_0|ROM_A[0]~13 ) # (!\Slave_0|ROM_A [1]))

	.dataa(gnd),
	.datab(\Slave_0|ROM_A [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[0]~13 ),
	.combout(\Slave_0|ROM_A[1]~14_combout ),
	.cout(\Slave_0|ROM_A[1]~15 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[1]~14 .lut_mask = 16'h3C3F;
defparam \Slave_0|ROM_A[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N3
dffeas \Slave_0|ROM_A[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[1]~14_combout ),
	.asdata(\Master_0|Selector10~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[1] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N4
cycloneive_lcell_comb \Slave_0|ROM_A[2]~16 (
// Equation(s):
// \Slave_0|ROM_A[2]~16_combout  = (\Slave_0|ROM_A [2] & (\Slave_0|ROM_A[1]~15  $ (GND))) # (!\Slave_0|ROM_A [2] & (!\Slave_0|ROM_A[1]~15  & VCC))
// \Slave_0|ROM_A[2]~17  = CARRY((\Slave_0|ROM_A [2] & !\Slave_0|ROM_A[1]~15 ))

	.dataa(gnd),
	.datab(\Slave_0|ROM_A [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[1]~15 ),
	.combout(\Slave_0|ROM_A[2]~16_combout ),
	.cout(\Slave_0|ROM_A[2]~17 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[2]~16 .lut_mask = 16'hC30C;
defparam \Slave_0|ROM_A[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N5
dffeas \Slave_0|ROM_A[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[2]~16_combout ),
	.asdata(\Master_0|Selector9~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[2] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N6
cycloneive_lcell_comb \Slave_0|ROM_A[3]~18 (
// Equation(s):
// \Slave_0|ROM_A[3]~18_combout  = (\Slave_0|ROM_A [3] & (!\Slave_0|ROM_A[2]~17 )) # (!\Slave_0|ROM_A [3] & ((\Slave_0|ROM_A[2]~17 ) # (GND)))
// \Slave_0|ROM_A[3]~19  = CARRY((!\Slave_0|ROM_A[2]~17 ) # (!\Slave_0|ROM_A [3]))

	.dataa(\Slave_0|ROM_A [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[2]~17 ),
	.combout(\Slave_0|ROM_A[3]~18_combout ),
	.cout(\Slave_0|ROM_A[3]~19 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[3]~18 .lut_mask = 16'h5A5F;
defparam \Slave_0|ROM_A[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N7
dffeas \Slave_0|ROM_A[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[3]~18_combout ),
	.asdata(\Master_0|Selector8~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[3] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N8
cycloneive_lcell_comb \Slave_0|ROM_A[4]~20 (
// Equation(s):
// \Slave_0|ROM_A[4]~20_combout  = (\Slave_0|ROM_A [4] & (\Slave_0|ROM_A[3]~19  $ (GND))) # (!\Slave_0|ROM_A [4] & (!\Slave_0|ROM_A[3]~19  & VCC))
// \Slave_0|ROM_A[4]~21  = CARRY((\Slave_0|ROM_A [4] & !\Slave_0|ROM_A[3]~19 ))

	.dataa(gnd),
	.datab(\Slave_0|ROM_A [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[3]~19 ),
	.combout(\Slave_0|ROM_A[4]~20_combout ),
	.cout(\Slave_0|ROM_A[4]~21 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[4]~20 .lut_mask = 16'hC30C;
defparam \Slave_0|ROM_A[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N9
dffeas \Slave_0|ROM_A[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[4]~20_combout ),
	.asdata(\Master_0|Selector7~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[4] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N10
cycloneive_lcell_comb \Slave_0|ROM_A[5]~22 (
// Equation(s):
// \Slave_0|ROM_A[5]~22_combout  = (\Slave_0|ROM_A [5] & (!\Slave_0|ROM_A[4]~21 )) # (!\Slave_0|ROM_A [5] & ((\Slave_0|ROM_A[4]~21 ) # (GND)))
// \Slave_0|ROM_A[5]~23  = CARRY((!\Slave_0|ROM_A[4]~21 ) # (!\Slave_0|ROM_A [5]))

	.dataa(\Slave_0|ROM_A [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[4]~21 ),
	.combout(\Slave_0|ROM_A[5]~22_combout ),
	.cout(\Slave_0|ROM_A[5]~23 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[5]~22 .lut_mask = 16'h5A5F;
defparam \Slave_0|ROM_A[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N11
dffeas \Slave_0|ROM_A[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[5]~22_combout ),
	.asdata(\Master_0|Selector6~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[5] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N12
cycloneive_lcell_comb \Slave_0|ROM_A[6]~24 (
// Equation(s):
// \Slave_0|ROM_A[6]~24_combout  = (\Slave_0|ROM_A [6] & (\Slave_0|ROM_A[5]~23  $ (GND))) # (!\Slave_0|ROM_A [6] & (!\Slave_0|ROM_A[5]~23  & VCC))
// \Slave_0|ROM_A[6]~25  = CARRY((\Slave_0|ROM_A [6] & !\Slave_0|ROM_A[5]~23 ))

	.dataa(\Slave_0|ROM_A [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[5]~23 ),
	.combout(\Slave_0|ROM_A[6]~24_combout ),
	.cout(\Slave_0|ROM_A[6]~25 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[6]~24 .lut_mask = 16'hA50A;
defparam \Slave_0|ROM_A[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N13
dffeas \Slave_0|ROM_A[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[6]~24_combout ),
	.asdata(\Master_0|Selector5~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[6] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N14
cycloneive_lcell_comb \Slave_0|ROM_A[7]~26 (
// Equation(s):
// \Slave_0|ROM_A[7]~26_combout  = (\Slave_0|ROM_A [7] & (!\Slave_0|ROM_A[6]~25 )) # (!\Slave_0|ROM_A [7] & ((\Slave_0|ROM_A[6]~25 ) # (GND)))
// \Slave_0|ROM_A[7]~27  = CARRY((!\Slave_0|ROM_A[6]~25 ) # (!\Slave_0|ROM_A [7]))

	.dataa(gnd),
	.datab(\Slave_0|ROM_A [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[6]~25 ),
	.combout(\Slave_0|ROM_A[7]~26_combout ),
	.cout(\Slave_0|ROM_A[7]~27 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[7]~26 .lut_mask = 16'h3C3F;
defparam \Slave_0|ROM_A[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N15
dffeas \Slave_0|ROM_A[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[7]~26_combout ),
	.asdata(\Master_0|Selector4~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[7] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N16
cycloneive_lcell_comb \Slave_0|ROM_A[8]~28 (
// Equation(s):
// \Slave_0|ROM_A[8]~28_combout  = (\Slave_0|ROM_A [8] & (\Slave_0|ROM_A[7]~27  $ (GND))) # (!\Slave_0|ROM_A [8] & (!\Slave_0|ROM_A[7]~27  & VCC))
// \Slave_0|ROM_A[8]~29  = CARRY((\Slave_0|ROM_A [8] & !\Slave_0|ROM_A[7]~27 ))

	.dataa(gnd),
	.datab(\Slave_0|ROM_A [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[7]~27 ),
	.combout(\Slave_0|ROM_A[8]~28_combout ),
	.cout(\Slave_0|ROM_A[8]~29 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[8]~28 .lut_mask = 16'hC30C;
defparam \Slave_0|ROM_A[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N17
dffeas \Slave_0|ROM_A[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[8]~28_combout ),
	.asdata(\Master_0|Selector3~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[8] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N18
cycloneive_lcell_comb \Slave_0|ROM_A[9]~30 (
// Equation(s):
// \Slave_0|ROM_A[9]~30_combout  = (\Slave_0|ROM_A [9] & (!\Slave_0|ROM_A[8]~29 )) # (!\Slave_0|ROM_A [9] & ((\Slave_0|ROM_A[8]~29 ) # (GND)))
// \Slave_0|ROM_A[9]~31  = CARRY((!\Slave_0|ROM_A[8]~29 ) # (!\Slave_0|ROM_A [9]))

	.dataa(gnd),
	.datab(\Slave_0|ROM_A [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[8]~29 ),
	.combout(\Slave_0|ROM_A[9]~30_combout ),
	.cout(\Slave_0|ROM_A[9]~31 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[9]~30 .lut_mask = 16'h3C3F;
defparam \Slave_0|ROM_A[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N19
dffeas \Slave_0|ROM_A[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[9]~30_combout ),
	.asdata(\Master_0|Selector2~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[9] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N20
cycloneive_lcell_comb \Slave_0|ROM_A[10]~32 (
// Equation(s):
// \Slave_0|ROM_A[10]~32_combout  = (\Slave_0|ROM_A [10] & (\Slave_0|ROM_A[9]~31  $ (GND))) # (!\Slave_0|ROM_A [10] & (!\Slave_0|ROM_A[9]~31  & VCC))
// \Slave_0|ROM_A[10]~33  = CARRY((\Slave_0|ROM_A [10] & !\Slave_0|ROM_A[9]~31 ))

	.dataa(gnd),
	.datab(\Slave_0|ROM_A [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_0|ROM_A[9]~31 ),
	.combout(\Slave_0|ROM_A[10]~32_combout ),
	.cout(\Slave_0|ROM_A[10]~33 ));
// synopsys translate_off
defparam \Slave_0|ROM_A[10]~32 .lut_mask = 16'hC30C;
defparam \Slave_0|ROM_A[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N21
dffeas \Slave_0|ROM_A[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[10]~32_combout ),
	.asdata(\Master_0|Selector1~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[10] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N22
cycloneive_lcell_comb \Slave_0|ROM_A[11]~34 (
// Equation(s):
// \Slave_0|ROM_A[11]~34_combout  = \Slave_0|ROM_A [11] $ (\Slave_0|ROM_A[10]~33 )

	.dataa(\Slave_0|ROM_A [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Slave_0|ROM_A[10]~33 ),
	.combout(\Slave_0|ROM_A[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|ROM_A[11]~34 .lut_mask = 16'h5A5A;
defparam \Slave_0|ROM_A[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y40_N23
dffeas \Slave_0|ROM_A[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_A[11]~34_combout ),
	.asdata(\Master_0|Selector0~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Slave_0|state.READ~q ),
	.ena(\Slave_0|next_state.READ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[11] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N24
cycloneive_lcell_comb \Slave_0|ROM_rd~feeder (
// Equation(s):
// \Slave_0|ROM_rd~feeder_combout  = \Slave_0|next_state.READ~0_combout 

	.dataa(gnd),
	.datab(\Slave_0|next_state.READ~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Slave_0|ROM_rd~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|ROM_rd~feeder .lut_mask = 16'hCCCC;
defparam \Slave_0|ROM_rd~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y40_N25
dffeas \Slave_0|ROM_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|ROM_rd~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_rd .is_wysiwyg = "true";
defparam \Slave_0|ROM_rd .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneive_io_ibuf \SRAM_Q_L1[0]~input (
	.i(SRAM_Q_L1[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[0]~input .bus_hold = "false";
defparam \SRAM_Q_L1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L1[1]~input (
	.i(SRAM_Q_L1[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[1]~input .bus_hold = "false";
defparam \SRAM_Q_L1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L1[2]~input (
	.i(SRAM_Q_L1[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[2]~input .bus_hold = "false";
defparam \SRAM_Q_L1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L1[3]~input (
	.i(SRAM_Q_L1[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[3]~input .bus_hold = "false";
defparam \SRAM_Q_L1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y33_N8
cycloneive_io_ibuf \SRAM_Q_L1[4]~input (
	.i(SRAM_Q_L1[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[4]~input .bus_hold = "false";
defparam \SRAM_Q_L1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y23_N15
cycloneive_io_ibuf \SRAM_Q_L1[5]~input (
	.i(SRAM_Q_L1[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[5]~input .bus_hold = "false";
defparam \SRAM_Q_L1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y13_N1
cycloneive_io_ibuf \SRAM_Q_L1[6]~input (
	.i(SRAM_Q_L1[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[6]~input .bus_hold = "false";
defparam \SRAM_Q_L1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L1[7]~input (
	.i(SRAM_Q_L1[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[7]~input .bus_hold = "false";
defparam \SRAM_Q_L1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L1[8]~input (
	.i(SRAM_Q_L1[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[8]~input .bus_hold = "false";
defparam \SRAM_Q_L1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L1[9]~input (
	.i(SRAM_Q_L1[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[9]~input .bus_hold = "false";
defparam \SRAM_Q_L1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y43_N1
cycloneive_io_ibuf \SRAM_Q_L1[10]~input (
	.i(SRAM_Q_L1[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[10]~input .bus_hold = "false";
defparam \SRAM_Q_L1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y41_N22
cycloneive_io_ibuf \SRAM_Q_L1[11]~input (
	.i(SRAM_Q_L1[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[11]~input .bus_hold = "false";
defparam \SRAM_Q_L1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L1[12]~input (
	.i(SRAM_Q_L1[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[12]~input .bus_hold = "false";
defparam \SRAM_Q_L1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L1[13]~input (
	.i(SRAM_Q_L1[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[13]~input .bus_hold = "false";
defparam \SRAM_Q_L1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L1[14]~input (
	.i(SRAM_Q_L1[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[14]~input .bus_hold = "false";
defparam \SRAM_Q_L1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L1[15]~input (
	.i(SRAM_Q_L1[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[15]~input .bus_hold = "false";
defparam \SRAM_Q_L1[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign done = \done~output_o ;

assign SRAM_A_L0[0] = \SRAM_A_L0[0]~output_o ;

assign SRAM_A_L0[1] = \SRAM_A_L0[1]~output_o ;

assign SRAM_A_L0[2] = \SRAM_A_L0[2]~output_o ;

assign SRAM_A_L0[3] = \SRAM_A_L0[3]~output_o ;

assign SRAM_A_L0[4] = \SRAM_A_L0[4]~output_o ;

assign SRAM_A_L0[5] = \SRAM_A_L0[5]~output_o ;

assign SRAM_A_L0[6] = \SRAM_A_L0[6]~output_o ;

assign SRAM_A_L0[7] = \SRAM_A_L0[7]~output_o ;

assign SRAM_A_L0[8] = \SRAM_A_L0[8]~output_o ;

assign SRAM_A_L0[9] = \SRAM_A_L0[9]~output_o ;

assign SRAM_A_L0[10] = \SRAM_A_L0[10]~output_o ;

assign SRAM_A_L0[11] = \SRAM_A_L0[11]~output_o ;

assign SRAM_D_L0[0] = \SRAM_D_L0[0]~output_o ;

assign SRAM_D_L0[1] = \SRAM_D_L0[1]~output_o ;

assign SRAM_D_L0[2] = \SRAM_D_L0[2]~output_o ;

assign SRAM_D_L0[3] = \SRAM_D_L0[3]~output_o ;

assign SRAM_D_L0[4] = \SRAM_D_L0[4]~output_o ;

assign SRAM_D_L0[5] = \SRAM_D_L0[5]~output_o ;

assign SRAM_D_L0[6] = \SRAM_D_L0[6]~output_o ;

assign SRAM_D_L0[7] = \SRAM_D_L0[7]~output_o ;

assign SRAM_D_L0[8] = \SRAM_D_L0[8]~output_o ;

assign SRAM_D_L0[9] = \SRAM_D_L0[9]~output_o ;

assign SRAM_D_L0[10] = \SRAM_D_L0[10]~output_o ;

assign SRAM_D_L0[11] = \SRAM_D_L0[11]~output_o ;

assign SRAM_D_L0[12] = \SRAM_D_L0[12]~output_o ;

assign SRAM_D_L0[13] = \SRAM_D_L0[13]~output_o ;

assign SRAM_D_L0[14] = \SRAM_D_L0[14]~output_o ;

assign SRAM_D_L0[15] = \SRAM_D_L0[15]~output_o ;

assign SRAM_ceb_L0 = \SRAM_ceb_L0~output_o ;

assign SRAM_web_L0 = \SRAM_web_L0~output_o ;

assign SRAM_A_L1[0] = \SRAM_A_L1[0]~output_o ;

assign SRAM_A_L1[1] = \SRAM_A_L1[1]~output_o ;

assign SRAM_A_L1[2] = \SRAM_A_L1[2]~output_o ;

assign SRAM_A_L1[3] = \SRAM_A_L1[3]~output_o ;

assign SRAM_A_L1[4] = \SRAM_A_L1[4]~output_o ;

assign SRAM_A_L1[5] = \SRAM_A_L1[5]~output_o ;

assign SRAM_A_L1[6] = \SRAM_A_L1[6]~output_o ;

assign SRAM_A_L1[7] = \SRAM_A_L1[7]~output_o ;

assign SRAM_A_L1[8] = \SRAM_A_L1[8]~output_o ;

assign SRAM_A_L1[9] = \SRAM_A_L1[9]~output_o ;

assign SRAM_A_L1[10] = \SRAM_A_L1[10]~output_o ;

assign SRAM_A_L1[11] = \SRAM_A_L1[11]~output_o ;

assign SRAM_D_L1[0] = \SRAM_D_L1[0]~output_o ;

assign SRAM_D_L1[1] = \SRAM_D_L1[1]~output_o ;

assign SRAM_D_L1[2] = \SRAM_D_L1[2]~output_o ;

assign SRAM_D_L1[3] = \SRAM_D_L1[3]~output_o ;

assign SRAM_D_L1[4] = \SRAM_D_L1[4]~output_o ;

assign SRAM_D_L1[5] = \SRAM_D_L1[5]~output_o ;

assign SRAM_D_L1[6] = \SRAM_D_L1[6]~output_o ;

assign SRAM_D_L1[7] = \SRAM_D_L1[7]~output_o ;

assign SRAM_D_L1[8] = \SRAM_D_L1[8]~output_o ;

assign SRAM_D_L1[9] = \SRAM_D_L1[9]~output_o ;

assign SRAM_D_L1[10] = \SRAM_D_L1[10]~output_o ;

assign SRAM_D_L1[11] = \SRAM_D_L1[11]~output_o ;

assign SRAM_D_L1[12] = \SRAM_D_L1[12]~output_o ;

assign SRAM_D_L1[13] = \SRAM_D_L1[13]~output_o ;

assign SRAM_D_L1[14] = \SRAM_D_L1[14]~output_o ;

assign SRAM_D_L1[15] = \SRAM_D_L1[15]~output_o ;

assign SRAM_ceb_L1 = \SRAM_ceb_L1~output_o ;

assign SRAM_web_L1 = \SRAM_web_L1~output_o ;

assign ROM_A_IMG[0] = \ROM_A_IMG[0]~output_o ;

assign ROM_A_IMG[1] = \ROM_A_IMG[1]~output_o ;

assign ROM_A_IMG[2] = \ROM_A_IMG[2]~output_o ;

assign ROM_A_IMG[3] = \ROM_A_IMG[3]~output_o ;

assign ROM_A_IMG[4] = \ROM_A_IMG[4]~output_o ;

assign ROM_A_IMG[5] = \ROM_A_IMG[5]~output_o ;

assign ROM_A_IMG[6] = \ROM_A_IMG[6]~output_o ;

assign ROM_A_IMG[7] = \ROM_A_IMG[7]~output_o ;

assign ROM_A_IMG[8] = \ROM_A_IMG[8]~output_o ;

assign ROM_A_IMG[9] = \ROM_A_IMG[9]~output_o ;

assign ROM_A_IMG[10] = \ROM_A_IMG[10]~output_o ;

assign ROM_A_IMG[11] = \ROM_A_IMG[11]~output_o ;

assign ROM_rd_IMG = \ROM_rd_IMG~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
