
23. Printing statistics.

=== mempool_group ===

   Number of wires:                417
   Number of wire bits:           1632
   Number of public wires:         216
   Number of public wire bits:    1431
   Number of ports:                 58
   Number of port bits:           1273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                332
     AND2_X1                        10
     AND3_X1                         1
     AND4_X1                         1
     AOI211_X2                       1
     AOI21_X1                       12
     AOI221_X1                       1
     AOI221_X2                       1
     AOI22_X1                        3
     BUF_X1                        120
     BUF_X4                          1
     DFFR_X1                        24
     HA_X1                           4
     INV_X1                         23
     LOGIC0_X1                       1
     MUX2_X1                        27
     MUX2_X2                         1
     NAND2_X1                       20
     NAND2_X4                        1
     NAND3_X1                        6
     NAND4_X1                        3
     NOR2_X1                        15
     NOR2_X2                         1
     NOR3_X1                         6
     NOR3_X4                         1
     NOR4_X1                         1
     NOR4_X2                         1
     OAI21_X1                        6
     OAI221_X1                       2
     OAI33_X1                        3
     OR2_X1                          5
     OR3_X1                          5
     OR3_X4                          1
     XNOR2_X1                       17
     XOR2_X1                         6
     mempool_tile$mempool_group.gen_tiles[0].i_tile.i_tile      1

   Area for cell type \mempool_tile$mempool_group.gen_tiles[0].i_tile.i_tile is unknown!

   Chip area for module '\mempool_group': 461.244000
     of which used for sequential elements: 127.680000 (27.68%)

=== mempool_tile$mempool_group.gen_tiles[0].i_tile.i_tile ===

   Number of wires:              31602
   Number of wire bits:          32853
   Number of public wires:        9037
   Number of public wire bits:   10288
   Number of ports:                 21
   Number of port bits:           1272
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24375
     AND2_X1                       504
     AND2_X2                         1
     AND3_X1                       100
     AND4_X1                        81
     AND4_X2                         4
     AND4_X4                         1
     AOI211_X2                      28
     AOI21_X1                     1063
     AOI21_X2                       18
     AOI21_X4                        3
     AOI221_X1                     123
     AOI221_X2                       7
     AOI221_X4                       1
     AOI222_X1                       2
     AOI222_X4                       1
     AOI22_X1                      162
     AOI22_X2                        1
     AOI22_X4                        1
     BUF_X1                       1391
     BUF_X2                        128
     BUF_X4                         38
     BUF_X8                         11
     CLKBUF_X1                     128
     DFFR_X1                      4686
     DFFS_X1                        16
     FA_X1                          14
     HA_X1                         369
     INV_X1                       1102
     INV_X2                          4
     INV_X4                          1
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                      8431
     MUX2_X2                         4
     NAND2_X1                     1229
     NAND2_X2                        7
     NAND3_X1                      373
     NAND3_X2                        2
     NAND3_X4                        2
     NAND4_X1                      168
     NAND4_X2                        4
     NAND4_X4                        1
     NOR2_X1                       929
     NOR2_X2                         5
     NOR2_X4                         2
     NOR3_X1                       460
     NOR3_X2                        10
     NOR3_X4                         2
     NOR4_X1                       145
     NOR4_X2                         8
     NOR4_X4                         6
     OAI211_X2                      27
     OAI21_X1                      868
     OAI21_X2                        6
     OAI21_X4                        3
     OAI221_X1                      91
     OAI222_X1                       8
     OAI22_X1                      274
     OAI22_X2                        7
     OAI33_X1                       40
     OR2_X1                        286
     OR2_X2                          2
     OR3_X1                        162
     OR3_X2                          5
     OR3_X4                          1
     OR4_X1                         54
     OR4_X2                          5
     XNOR2_X1                      564
     XNOR2_X2                        1
     XOR2_X1                       180
     XOR2_X2                         1
     multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier      1
     multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier      1
     multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier      1
     multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier      1
     snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch      1
     snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch      1
     snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch      1
     snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch      1
     snitch_icache$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache      1
     stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_req_interco      1
     stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_resp_interco      1

   Area for cell type \snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch is unknown!
   Area for cell type \snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch is unknown!
   Area for cell type \snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch is unknown!
   Area for cell type \snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch is unknown!
   Area for cell type \snitch_icache$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache is unknown!
   Area for cell type \stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_req_interco is unknown!
   Area for cell type \stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_resp_interco is unknown!
   Area for cell type \multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier is unknown!
   Area for cell type \multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier is unknown!
   Area for cell type \multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier is unknown!
   Area for cell type \multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier is unknown!

   Chip area for module '\mempool_tile$mempool_group.gen_tiles[0].i_tile.i_tile': 52909.528000
     of which used for sequential elements: 25014.640000 (47.28%)

=== multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier ===

   Number of wires:               5739
   Number of wire bits:           5871
   Number of public wires:          87
   Number of public wire bits:     219
   Number of ports:                 12
   Number of port bits:            144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4406
     AND2_X1                      1038
     AND3_X1                         7
     AND4_X1                         5
     AND4_X2                         2
     AOI211_X2                       1
     AOI21_X1                       73
     AOI21_X2                        3
     AOI21_X4                        1
     AOI221_X1                      11
     AOI221_X2                       4
     AOI22_X1                        1
     BUF_X1                        317
     BUF_X2                          5
     DFFR_X1                        71
     FA_X1                        1103
     HA_X1                         186
     INV_X1                       1160
     MUX2_X1                        94
     MUX2_X2                         1
     NAND2_X1                       71
     NAND3_X1                       20
     NAND4_X1                       13
     NOR2_X1                        49
     NOR3_X1                        10
     NOR4_X1                         4
     OAI211_X2                       1
     OAI21_X1                       69
     OAI21_X2                        1
     OAI221_X1                       6
     OAI221_X2                       3
     OAI22_X1                        3
     OR2_X1                          2
     OR3_X1                          4
     OR4_X1                          1
     OR4_X2                          1
     XNOR2_X1                       48
     XOR2_X1                        17

   Chip area for module '\multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier': 8229.774000
     of which used for sequential elements: 377.720000 (4.59%)

=== multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier ===

   Number of wires:               5753
   Number of wire bits:           5885
   Number of public wires:          87
   Number of public wire bits:     219
   Number of ports:                 12
   Number of port bits:            144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4420
     AND2_X1                      1046
     AND3_X1                         6
     AND4_X1                         4
     AND4_X2                         1
     AOI211_X2                       8
     AOI21_X1                       79
     AOI21_X2                        1
     AOI21_X4                        1
     AOI221_X1                       4
     AOI221_X2                       2
     AOI221_X4                       1
     AOI22_X1                        1
     BUF_X1                        314
     BUF_X2                         10
     BUF_X4                          2
     CLKBUF_X1                       1
     DFFR_X1                        71
     FA_X1                        1103
     HA_X1                         186
     INV_X1                       1145
     MUX2_X1                        87
     MUX2_X2                         2
     NAND2_X1                       61
     NAND3_X1                       25
     NAND4_X1                       18
     NAND4_X4                        1
     NOR2_X1                        55
     NOR3_X1                        16
     NOR4_X1                         6
     OAI211_X2                       6
     OAI21_X1                       61
     OAI21_X4                        1
     OAI221_X1                       6
     OAI22_X1                        1
     OAI22_X2                        1
     OAI22_X4                        1
     OR2_X1                         17
     OR3_X1                          7
     OR3_X2                          1
     OR4_X1                          3
     OR4_X4                          1
     XNOR2_X1                       41
     XOR2_X1                        16

   Chip area for module '\multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier': 8264.886000
     of which used for sequential elements: 377.720000 (4.57%)

=== multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier ===

   Number of wires:               5749
   Number of wire bits:           5881
   Number of public wires:          87
   Number of public wire bits:     219
   Number of ports:                 12
   Number of port bits:            144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4416
     AND2_X1                      1035
     AND3_X1                         8
     AND3_X2                         1
     AND3_X4                         1
     AND4_X1                         2
     AOI211_X2                       2
     AOI21_X1                       82
     AOI21_X2                        1
     AOI221_X1                       6
     AOI221_X2                       2
     AOI22_X4                        1
     BUF_X1                        314
     BUF_X2                          6
     BUF_X4                          3
     DFFR_X1                        71
     FA_X1                        1103
     HA_X1                         186
     INV_X1                       1146
     MUX2_X1                        93
     NAND2_X1                       73
     NAND3_X1                       21
     NAND3_X2                        1
     NAND4_X1                       17
     NAND4_X2                        1
     NAND4_X4                        1
     NOR2_X1                        55
     NOR3_X1                        18
     NOR3_X2                         3
     NOR4_X1                         5
     OAI211_X2                       1
     OAI21_X1                       65
     OAI21_X2                        1
     OAI221_X1                       6
     OAI221_X4                       1
     OAI22_X1                        2
     OR2_X1                          4
     OR3_X1                          8
     OR4_X1                          8
     OR4_X2                          1
     OR4_X4                          3
     XNOR2_X1                       47
     XOR2_X1                        11

   Chip area for module '\multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier': 8254.778000
     of which used for sequential elements: 377.720000 (4.58%)

=== multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier ===

   Number of wires:               5755
   Number of wire bits:           5887
   Number of public wires:          87
   Number of public wire bits:     219
   Number of ports:                 12
   Number of port bits:            144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4422
     AND2_X1                      1031
     AND3_X1                        10
     AND3_X4                         1
     AND4_X1                         1
     AOI211_X2                       2
     AOI21_X1                       80
     AOI21_X4                        1
     AOI221_X1                       7
     AOI221_X2                       1
     AOI22_X4                        1
     BUF_X1                        306
     BUF_X2                          6
     BUF_X4                          6
     CLKBUF_X2                       7
     DFFR_X1                        71
     FA_X1                        1103
     HA_X1                         186
     INV_X1                       1152
     MUX2_X1                        92
     NAND2_X1                       76
     NAND3_X1                       19
     NAND4_X1                       17
     NAND4_X4                        1
     NOR2_X1                        59
     NOR3_X1                        17
     NOR3_X2                         4
     NOR4_X1                         5
     OAI211_X2                       2
     OAI21_X1                       68
     OAI21_X2                        1
     OAI221_X1                       7
     OAI222_X4                       1
     OAI22_X1                        2
     OR2_X1                          3
     OR3_X1                          8
     OR4_X1                          7
     OR4_X2                          3
     OR4_X4                          2
     XNOR2_X1                       45
     XOR2_X1                        11

   Chip area for module '\multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier': 8257.970000
     of which used for sequential elements: 377.720000 (4.57%)

=== snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch ===

   Number of wires:              10822
   Number of wire bits:          11215
   Number of public wires:        1220
   Number of public wire bits:    1613
   Number of ports:                 35
   Number of port bits:            428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9824
     AND2_X1                       113
     AND3_X1                        55
     AND3_X2                         2
     AND4_X1                        16
     AOI211_X2                      27
     AOI211_X4                       1
     AOI21_X1                      314
     AOI21_X2                       11
     AOI21_X4                        2
     AOI221_X1                     109
     AOI221_X2                       7
     AOI222_X1                       3
     AOI222_X2                       1
     AOI22_X1                      465
     AOI22_X2                        1
     AOI22_X4                        1
     BUF_X1                        695
     BUF_X16                         2
     BUF_X2                        244
     BUF_X4                         74
     BUF_X8                         21
     CLKBUF_X1                     123
     CLKBUF_X2                       3
     DFFR_X1                       145
     DFFS_X1                         9
     DFF_X1                        992
     FA_X1                           2
     HA_X1                          97
     INV_X1                        308
     INV_X2                          2
     LOGIC0_X1                       1
     MUX2_X1                      2207
     MUX2_X2                        49
     NAND2_X1                      444
     NAND2_X2                        3
     NAND3_X1                      295
     NAND3_X2                        4
     NAND4_X1                       61
     NAND4_X2                        4
     NAND4_X4                        2
     NOR2_X1                       694
     NOR2_X2                        10
     NOR2_X4                         4
     NOR3_X1                       199
     NOR3_X2                         7
     NOR3_X4                         2
     NOR4_X1                        30
     NOR4_X2                         4
     NOR4_X4                         5
     OAI211_X2                      35
     OAI211_X4                       1
     OAI21_X1                      829
     OAI21_X2                        2
     OAI221_X1                     272
     OAI221_X2                       4
     OAI221_X4                       1
     OAI222_X1                       9
     OAI22_X1                      483
     OAI22_X4                        2
     OAI33_X1                       49
     OR2_X1                        123
     OR2_X2                          4
     OR2_X4                          1
     OR3_X1                         23
     OR3_X2                          1
     OR3_X4                          2
     OR4_X1                         16
     OR4_X2                          4
     OR4_X4                          4
     XNOR2_X1                       65
     XOR2_X1                        24

   Chip area for module '\snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch': 16797.634000
     of which used for sequential elements: 5305.104000 (31.58%)

=== snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch ===

   Number of wires:              11397
   Number of wire bits:          11790
   Number of public wires:        1220
   Number of public wire bits:    1613
   Number of ports:                 35
   Number of port bits:            428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10399
     AND2_X1                       109
     AND2_X2                         2
     AND3_X1                        47
     AND3_X2                         1
     AND4_X1                        18
     AND4_X2                         1
     AND4_X4                         1
     AOI211_X2                      34
     AOI211_X4                       2
     AOI21_X1                      421
     AOI21_X2                        3
     AOI221_X1                     118
     AOI221_X2                       3
     AOI221_X4                       2
     AOI222_X1                       3
     AOI222_X2                       3
     AOI22_X1                      172
     AOI22_X2                        1
     BUF_X1                        756
     BUF_X2                        248
     BUF_X4                         70
     BUF_X8                          7
     CLKBUF_X1                      62
     CLKBUF_X2                       4
     DFFR_X1                       145
     DFFS_X1                         9
     DFF_X1                        992
     FA_X1                           2
     HA_X1                          97
     INV_X1                        376
     INV_X2                          4
     INV_X4                          2
     LOGIC0_X1                       1
     MUX2_X1                      2749
     MUX2_X2                         2
     NAND2_X1                      804
     NAND2_X2                        2
     NAND3_X1                      355
     NAND3_X2                        1
     NAND4_X1                       76
     NAND4_X2                        2
     NAND4_X4                        1
     NOR2_X1                       627
     NOR2_X2                        18
     NOR2_X4                         1
     NOR3_X1                       232
     NOR3_X2                         5
     NOR3_X4                         1
     NOR4_X1                        59
     NOR4_X2                        11
     NOR4_X4                         3
     OAI211_X2                      35
     OAI211_X4                       1
     OAI21_X1                      793
     OAI21_X2                        3
     OAI221_X1                     265
     OAI221_X2                       1
     OAI221_X4                       1
     OAI222_X1                      27
     OAI22_X1                      304
     OAI33_X1                       25
     OR2_X1                         92
     OR2_X2                          5
     OR2_X4                          1
     OR3_X1                         64
     OR3_X2                          3
     OR4_X1                         21
     OR4_X2                          2
     OR4_X4                          1
     XNOR2_X1                       67
     XOR2_X1                        23

   Chip area for module '\snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch': 17483.914000
     of which used for sequential elements: 5305.104000 (30.34%)

=== snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch ===

   Number of wires:              11247
   Number of wire bits:          11640
   Number of public wires:        1220
   Number of public wire bits:    1613
   Number of ports:                 35
   Number of port bits:            428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10249
     AND2_X1                       192
     AND2_X2                         2
     AND3_X1                        46
     AND4_X1                        21
     AND4_X2                         2
     AOI211_X2                      22
     AOI211_X4                       2
     AOI21_X1                      368
     AOI21_X2                        7
     AOI221_X1                     126
     AOI221_X2                       6
     AOI221_X4                       1
     AOI222_X1                       3
     AOI222_X2                       2
     AOI222_X4                       1
     AOI22_X1                      485
     BUF_X1                        721
     BUF_X2                        273
     BUF_X4                         61
     BUF_X8                         10
     CLKBUF_X1                      66
     CLKBUF_X2                       5
     DFFR_X1                       145
     DFFS_X1                         9
     DFF_X1                        992
     FA_X1                           2
     HA_X1                          97
     INV_X1                        305
     INV_X2                          8
     LOGIC0_X1                       1
     MUX2_X1                      2489
     MUX2_X2                         3
     NAND2_X1                      513
     NAND2_X2                        6
     NAND2_X4                        1
     NAND3_X1                      214
     NAND3_X2                        1
     NAND3_X4                        1
     NAND4_X1                       51
     NAND4_X2                        5
     NAND4_X4                        1
     NOR2_X1                       795
     NOR2_X2                         5
     NOR2_X4                         2
     NOR3_X1                       162
     NOR3_X2                         9
     NOR3_X4                         2
     NOR4_X1                        42
     NOR4_X2                         6
     NOR4_X4                         6
     OAI211_X2                      33
     OAI21_X1                     1001
     OAI21_X2                        7
     OAI221_X1                      80
     OAI221_X2                       1
     OAI222_X1                      11
     OAI222_X2                       1
     OAI22_X1                      508
     OAI22_X2                        3
     OAI33_X1                       43
     OR2_X1                        100
     OR2_X2                          1
     OR3_X1                         51
     OR3_X2                          1
     OR4_X1                         23
     OR4_X2                          4
     XNOR2_X1                       66
     XOR2_X1                        20

   Chip area for module '\snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch': 17222.702000
     of which used for sequential elements: 5305.104000 (30.80%)

=== snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch ===

   Number of wires:              10959
   Number of wire bits:          11352
   Number of public wires:        1220
   Number of public wire bits:    1613
   Number of ports:                 35
   Number of port bits:            428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9961
     AND2_X1                       125
     AND2_X2                         2
     AND3_X1                        62
     AND3_X2                         1
     AND4_X1                        35
     AND4_X2                         1
     AOI211_X2                      34
     AOI211_X4                       3
     AOI21_X1                      424
     AOI21_X2                       12
     AOI21_X4                        1
     AOI221_X1                     132
     AOI221_X2                       5
     AOI222_X1                       3
     AOI22_X1                      216
     AOI22_X2                        1
     BUF_X1                        700
     BUF_X2                        284
     BUF_X4                         34
     BUF_X8                          1
     CLKBUF_X1                      77
     CLKBUF_X2                       4
     DFFR_X1                       145
     DFFS_X1                         9
     DFF_X1                        992
     FA_X1                           2
     HA_X1                          97
     INV_X1                        325
     INV_X2                          2
     INV_X4                          1
     LOGIC0_X1                       1
     MUX2_X1                      2808
     NAND2_X1                      526
     NAND2_X2                        8
     NAND3_X1                      438
     NAND3_X2                        1
     NAND4_X1                       53
     NAND4_X2                        1
     NOR2_X1                       621
     NOR2_X2                        20
     NOR2_X4                         1
     NOR3_X1                       224
     NOR3_X2                         7
     NOR3_X4                         2
     NOR4_X1                        41
     NOR4_X2                         8
     NOR4_X4                         2
     OAI211_X2                      29
     OAI21_X1                      573
     OAI21_X2                        2
     OAI21_X4                        2
     OAI221_X1                     311
     OAI222_X1                      30
     OAI22_X1                      217
     OAI22_X4                        1
     OAI33_X1                       31
     OR2_X1                        106
     OR3_X1                         50
     OR3_X2                          4
     OR4_X1                         21
     XNOR2_X1                       64
     XOR2_X1                        28

   Chip area for module '\snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch': 17140.242000
     of which used for sequential elements: 5305.104000 (30.95%)

=== snitch_icache$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache ===

   Number of wires:              10462
   Number of wire bits:          10911
   Number of public wires:        3409
   Number of public wire bits:    3858
   Number of ports:                 22
   Number of port bits:            471
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9182
     AND2_X1                       351
     AND3_X1                         5
     AND3_X2                         1
     AND4_X1                         5
     AOI211_X2                       3
     AOI21_X1                       54
     AOI21_X2                        2
     AOI21_X4                        2
     AOI221_X1                       9
     AOI221_X2                       1
     AOI222_X1                       2
     AOI222_X2                       1
     AOI22_X1                       28
     BUF_X1                        493
     BUF_X16                         2
     BUF_X2                         32
     BUF_X4                         18
     BUF_X8                          3
     CLKBUF_X1                      82
     CLKBUF_X3                       1
     DFFR_X1                       941
     DFF_X1                        188
     DLH_X1                       1472
     DLL_X1                         66
     FA_X1                           2
     HA_X1                          26
     INV_X1                        167
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                      4052
     MUX2_X2                         1
     NAND2_X1                      107
     NAND2_X2                        2
     NAND3_X1                      102
     NAND3_X2                        1
     NAND3_X4                        2
     NAND4_X1                       41
     NAND4_X2                        4
     NAND4_X4                        8
     NOR2_X1                       129
     NOR2_X2                        10
     NOR2_X4                        11
     NOR3_X1                        34
     NOR3_X2                        18
     NOR3_X4                         1
     NOR4_X1                        91
     NOR4_X2                        11
     NOR4_X4                         1
     OAI211_X2                       3
     OAI21_X1                      106
     OAI21_X2                        2
     OAI221_X1                       6
     OAI221_X2                       1
     OAI222_X1                       1
     OAI22_X1                       76
     OAI33_X1                        6
     OR2_X1                         51
     OR2_X4                          2
     OR3_X1                         12
     OR3_X2                          1
     OR4_X1                          4
     XNOR2_X1                       74
     XOR2_X1                       246
     XOR2_X2                         2
     snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[0].i_snitch_icache_l0      1
     snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[1].i_snitch_icache_l0      1
     snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[2].i_snitch_icache_l0      1
     snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[3].i_snitch_icache_l0      1

   Area for cell type \snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[0].i_snitch_icache_l0 is unknown!
   Area for cell type \snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[1].i_snitch_icache_l0 is unknown!
   Area for cell type \snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[2].i_snitch_icache_l0 is unknown!
   Area for cell type \snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[3].i_snitch_icache_l0 is unknown!

   Chip area for module '\snitch_icache$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache': 20266.008000
     of which used for sequential elements: 5856.256000 (28.90%)

=== snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[0].i_snitch_icache_l0 ===

   Number of wires:               4953
   Number of wire bits:           5313
   Number of public wires:        1207
   Number of public wire bits:    1567
   Number of ports:                 19
   Number of port bits:            379
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4819
     AND2_X1                        71
     AND3_X1                        17
     AND3_X2                         1
     AND4_X1                        35
     AND4_X2                         1
     AOI211_X2                      13
     AOI21_X1                      265
     AOI21_X2                       29
     AOI21_X4                        4
     AOI221_X1                     101
     AOI221_X2                       3
     AOI22_X1                      375
     AOI22_X4                        1
     BUF_X1                        209
     BUF_X16                         3
     BUF_X2                         78
     BUF_X32                         1
     BUF_X4                         11
     BUF_X8                          7
     CLKBUF_X1                      41
     CLKBUF_X2                       3
     DFFR_X1                       145
     DFF_X1                          4
     DLH_X1                       1028
     HA_X1                          41
     INV_X1                        329
     INV_X2                          2
     INV_X4                          1
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                       352
     NAND2_X1                      353
     NAND2_X2                        2
     NAND3_X1                       76
     NAND3_X2                        6
     NAND4_X1                      296
     NAND4_X2                        2
     NOR2_X1                       177
     NOR2_X2                         2
     NOR3_X1                        58
     NOR3_X2                         2
     NOR4_X1                        23
     NOR4_X2                        10
     NOR4_X4                        15
     OAI211_X2                       8
     OAI211_X4                       1
     OAI21_X1                      144
     OAI21_X2                        4
     OAI21_X4                        4
     OAI221_X1                      11
     OAI221_X2                       3
     OAI221_X4                       1
     OAI22_X1                      128
     OAI22_X2                        3
     OAI22_X4                        1
     OAI33_X1                        7
     OR2_X1                         36
     OR2_X2                          1
     OR3_X1                         18
     OR3_X2                          1
     OR4_X1                          6
     OR4_X2                          2
     XNOR2_X1                      176
     XNOR2_X2                        4
     XOR2_X1                        62
     XOR2_X2                         3

   Chip area for module '\snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[0].i_snitch_icache_l0': 8052.086000
     of which used for sequential elements: 789.488000 (9.80%)

=== snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[1].i_snitch_icache_l0 ===

   Number of wires:               5746
   Number of wire bits:           6106
   Number of public wires:        1207
   Number of public wire bits:    1567
   Number of ports:                 19
   Number of port bits:            379
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5612
     AND2_X1                        61
     AND3_X1                        29
     AND3_X2                         1
     AND4_X1                        45
     AND4_X2                         1
     AOI211_X2                      14
     AOI211_X4                       1
     AOI21_X1                      253
     AOI21_X2                        7
     AOI21_X4                        1
     AOI221_X1                     110
     AOI221_X2                       2
     AOI221_X4                       2
     AOI222_X1                       1
     AOI22_X1                      372
     AOI22_X2                        3
     BUF_X1                        351
     BUF_X2                         77
     BUF_X4                         33
     BUF_X8                          1
     CLKBUF_X1                      57
     CLKBUF_X3                       1
     DFFR_X1                       145
     DFF_X1                          4
     DLH_X1                       1028
     HA_X1                          41
     INV_X1                        277
     INV_X2                          1
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                       276
     NAND2_X1                      525
     NAND3_X1                      300
     NAND3_X2                        3
     NAND4_X1                      410
     NAND4_X2                        3
     NOR2_X1                       256
     NOR2_X2                         3
     NOR3_X1                        82
     NOR4_X1                        46
     NOR4_X2                         7
     NOR4_X4                        11
     OAI211_X2                      16
     OAI21_X1                      230
     OAI21_X2                        4
     OAI21_X4                        2
     OAI221_X1                      25
     OAI221_X2                       1
     OAI222_X1                       1
     OAI22_X1                       46
     OAI22_X2                        5
     OAI22_X4                        1
     OAI33_X1                       15
     OR2_X1                        137
     OR2_X2                          1
     OR3_X1                         20
     OR3_X2                         21
     OR4_X1                         10
     OR4_X2                          3
     XNOR2_X1                      151
     XNOR2_X2                        2
     XOR2_X1                        76
     XOR2_X2                         2

   Chip area for module '\snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[1].i_snitch_icache_l0': 8734.642000
     of which used for sequential elements: 789.488000 (9.04%)

=== snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[2].i_snitch_icache_l0 ===

   Number of wires:               5746
   Number of wire bits:           6106
   Number of public wires:        1207
   Number of public wire bits:    1567
   Number of ports:                 19
   Number of port bits:            379
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5612
     AND2_X1                        61
     AND3_X1                        29
     AND3_X2                         1
     AND4_X1                        45
     AND4_X2                         1
     AOI211_X2                      14
     AOI211_X4                       1
     AOI21_X1                      253
     AOI21_X2                        7
     AOI21_X4                        1
     AOI221_X1                     110
     AOI221_X2                       2
     AOI221_X4                       2
     AOI222_X1                       1
     AOI22_X1                      372
     AOI22_X2                        3
     BUF_X1                        351
     BUF_X2                         77
     BUF_X4                         33
     BUF_X8                          1
     CLKBUF_X1                      57
     CLKBUF_X3                       1
     DFFR_X1                       145
     DFF_X1                          4
     DLH_X1                       1028
     HA_X1                          41
     INV_X1                        277
     INV_X2                          1
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                       276
     NAND2_X1                      525
     NAND3_X1                      300
     NAND3_X2                        3
     NAND4_X1                      410
     NAND4_X2                        3
     NOR2_X1                       256
     NOR2_X2                         3
     NOR3_X1                        82
     NOR4_X1                        46
     NOR4_X2                         7
     NOR4_X4                        11
     OAI211_X2                      16
     OAI21_X1                      230
     OAI21_X2                        4
     OAI21_X4                        2
     OAI221_X1                      25
     OAI221_X2                       1
     OAI222_X1                       1
     OAI22_X1                       46
     OAI22_X2                        5
     OAI22_X4                        1
     OAI33_X1                       15
     OR2_X1                        137
     OR2_X2                          1
     OR3_X1                         20
     OR3_X2                         21
     OR4_X1                         10
     OR4_X2                          3
     XNOR2_X1                      151
     XNOR2_X2                        2
     XOR2_X1                        76
     XOR2_X2                         2

   Chip area for module '\snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[2].i_snitch_icache_l0': 8734.642000
     of which used for sequential elements: 789.488000 (9.04%)

=== snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[3].i_snitch_icache_l0 ===

   Number of wires:               5746
   Number of wire bits:           6106
   Number of public wires:        1207
   Number of public wire bits:    1567
   Number of ports:                 19
   Number of port bits:            379
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5612
     AND2_X1                        61
     AND3_X1                        30
     AND4_X1                        45
     AND4_X2                         1
     AOI211_X2                      14
     AOI211_X4                       1
     AOI21_X1                      253
     AOI21_X2                        7
     AOI21_X4                        1
     AOI221_X1                     110
     AOI221_X2                       2
     AOI221_X4                       2
     AOI222_X1                       1
     AOI22_X1                      372
     AOI22_X2                        3
     BUF_X1                        353
     BUF_X2                         76
     BUF_X4                         34
     BUF_X8                          1
     CLKBUF_X1                      55
     CLKBUF_X3                       1
     DFFR_X1                       145
     DFF_X1                          4
     DLH_X1                       1028
     HA_X1                          41
     INV_X1                        276
     INV_X2                          2
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                       276
     NAND2_X1                      525
     NAND3_X1                      300
     NAND3_X2                        3
     NAND4_X1                      410
     NAND4_X2                        3
     NOR2_X1                       255
     NOR2_X2                         4
     NOR3_X1                        82
     NOR4_X1                        46
     NOR4_X2                         7
     NOR4_X4                        11
     OAI211_X2                      16
     OAI21_X1                      230
     OAI21_X2                        4
     OAI21_X4                        2
     OAI221_X1                      25
     OAI221_X2                       1
     OAI222_X1                       1
     OAI22_X1                       46
     OAI22_X2                        5
     OAI22_X4                        1
     OAI33_X1                       15
     OR2_X1                        137
     OR2_X2                          1
     OR3_X1                         19
     OR3_X2                         22
     OR4_X1                         10
     OR4_X2                          3
     XNOR2_X1                      151
     XNOR2_X2                        2
     XOR2_X1                        76
     XOR2_X2                         2

   Chip area for module '\snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[3].i_snitch_icache_l0': 8736.238000
     of which used for sequential elements: 789.488000 (9.04%)

=== stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_req_interco ===

   Number of wires:              12146
   Number of wire bits:          13729
   Number of public wires:         244
   Number of public wire bits:    1827
   Number of ports:                 12
   Number of port bits:           1595
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12958
     AND2_X1                       274
     AND2_X2                         2
     AND3_X1                        42
     AND3_X2                         1
     AND4_X1                        16
     AOI211_X2                       3
     AOI21_X1                      997
     AOI21_X2                       24
     AOI21_X4                        2
     AOI221_X1                      44
     AOI221_X2                       5
     AOI221_X4                       1
     AOI222_X1                     181
     AOI22_X1                      834
     AOI22_X2                        2
     AOI22_X4                        4
     BUF_X1                       1308
     BUF_X2                        251
     BUF_X4                         58
     BUF_X8                          1
     CLKBUF_X1                     531
     CLKBUF_X2                      11
     DFFR_X1                       192
     INV_X1                        451
     INV_X2                         11
     MUX2_X1                      3427
     MUX2_X2                         1
     NAND2_X1                     1498
     NAND2_X2                       11
     NAND2_X4                        2
     NAND3_X1                      437
     NAND3_X2                        4
     NAND3_X4                        2
     NAND4_X1                       80
     NOR2_X1                       364
     NOR2_X2                        16
     NOR3_X1                       146
     NOR3_X2                         9
     NOR3_X4                         1
     NOR4_X1                        56
     NOR4_X2                        18
     NOR4_X4                         4
     OAI211_X2                       7
     OAI21_X1                     1296
     OAI21_X2                       31
     OAI21_X4                        2
     OAI221_X1                      54
     OAI221_X2                       2
     OAI222_X1                       3
     OAI22_X1                       44
     OAI22_X2                        7
     OAI22_X4                        2
     OAI33_X1                       27
     OR2_X1                         90
     OR2_X2                          7
     OR2_X4                          2
     OR3_X1                         38
     OR3_X2                          6
     OR4_X1                         13
     OR4_X2                          4
     OR4_X4                          1

   Chip area for module '\stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_req_interco': 16933.560000
     of which used for sequential elements: 1021.440000 (6.03%)

=== stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_resp_interco ===

   Number of wires:               9349
   Number of wire bits:          10508
   Number of public wires:         212
   Number of public wire bits:    1371
   Number of ports:                 12
   Number of port bits:           1171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9561
     AND2_X1                       127
     AND2_X2                        10
     AND3_X1                        26
     AND4_X1                        15
     AND4_X2                         4
     AND4_X4                         1
     AOI211_X2                       4
     AOI211_X4                       1
     AOI21_X1                      428
     AOI21_X2                       48
     AOI21_X4                        5
     AOI221_X1                     237
     AOI221_X2                       3
     AOI222_X1                     463
     AOI22_X1                      166
     AOI22_X2                        4
     AOI22_X4                        1
     BUF_X1                        976
     BUF_X2                        257
     BUF_X4                         95
     BUF_X8                         10
     CLKBUF_X1                     218
     CLKBUF_X2                      16
     DFFR_X1                       168
     INV_X1                        216
     INV_X2                         12
     INV_X4                          2
     MUX2_X1                      2142
     MUX2_X2                         4
     NAND2_X1                      711
     NAND2_X2                       13
     NAND3_X1                       88
     NAND3_X2                        2
     NAND3_X4                        1
     NAND4_X1                       72
     NAND4_X2                        4
     NOR2_X1                      1572
     NOR2_X2                        39
     NOR2_X4                         8
     NOR3_X1                        85
     NOR3_X2                         8
     NOR3_X4                         1
     NOR4_X1                        78
     NOR4_X2                        63
     NOR4_X4                        18
     OAI211_X2                       5
     OAI21_X1                      202
     OAI21_X2                       25
     OAI21_X4                        2
     OAI221_X1                     176
     OAI222_X1                       3
     OAI22_X1                      129
     OAI22_X2                        4
     OAI33_X1                      226
     OR2_X1                        135
     OR2_X2                         20
     OR2_X4                          2
     OR3_X1                        118
     OR3_X2                         70
     OR4_X1                         16
     OR4_X2                          4
     OR4_X4                          2

   Chip area for module '\stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_resp_interco': 13092.520000
     of which used for sequential elements: 893.760000 (6.83%)

=== design hierarchy ===

   mempool_group                     1
     mempool_tile$mempool_group.gen_tiles[0].i_tile.i_tile      1
       multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier      1
       multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier      1
       multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier      1
       multiplier$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch_ipu.gen_vanilla.i_multiplier      1
       snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[0].gen_mempool_cc.riscv_core.i_snitch      1
       snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[1].gen_mempool_cc.riscv_core.i_snitch      1
       snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[2].gen_mempool_cc.riscv_core.i_snitch      1
       snitch$mempool_group.gen_tiles[0].i_tile.i_tile.gen_cores[3].gen_mempool_cc.riscv_core.i_snitch      1
       snitch_icache$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache      1
         snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[0].i_snitch_icache_l0      1
         snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[1].i_snitch_icache_l0      1
         snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[2].i_snitch_icache_l0      1
         snitch_icache_l0$mempool_group.gen_tiles[0].i_tile.i_tile.gen_caches[0].i_snitch_icache.gen_prefetcher[3].i_snitch_icache_l0      1
       stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_req_interco      1
       stream_xbar$mempool_group.gen_tiles[0].i_tile.i_tile.i_local_resp_interco      1

   Number of wires:             153588
   Number of wire bits:         162785
   Number of public wires:       23174
   Number of public wire bits:   32371
   Number of ports:                389
   Number of port bits:           9586
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             136144
     AND2_X1                      6209
     AND2_X2                        19
     AND3_X1                       520
     AND3_X2                        10
     AND3_X4                         2
     AND4_X1                       390
     AND4_X2                        19
     AND4_X4                         3
     AOI211_X2                     224
     AOI211_X4                      12
     AOI21_X1                     5419
     AOI21_X2                      180
     AOI21_X4                       25
     AOI221_X1                    1358
     AOI221_X2                      56
     AOI221_X4                      12
     AOI222_X1                     663
     AOI222_X2                       7
     AOI222_X4                       2
     AOI22_X1                     4024
     AOI22_X2                       19
     AOI22_X4                       10
     BUF_X1                       9675
     BUF_X16                         7
     BUF_X2                       2052
     BUF_X32                         1
     BUF_X4                        571
     BUF_X8                         74
     CLKBUF_X1                    1498
     CLKBUF_X2                      53
     CLKBUF_X3                       4
     DFFR_X1                      7455
     DFFS_X1                        52
     DFF_X1                       4172
     DLH_X1                       5584
     DLL_X1                         66
     FA_X1                        4436
     HA_X1                        1695
     INV_X1                       9035
     INV_X2                         49
     INV_X4                          7
     LOGIC0_X1                      11
     LOGIC1_X1                       6
     MUX2_X1                     29878
     MUX2_X2                        68
     NAND2_X1                     8061
     NAND2_X2                       54
     NAND2_X4                        4
     NAND3_X1                     3369
     NAND3_X2                       32
     NAND3_X4                        8
     NAND4_X1                     2196
     NAND4_X2                       36
     NAND4_X4                       16
     NOR2_X1                      6908
     NOR2_X2                       136
     NOR2_X4                        29
     NOR3_X1                      1913
     NOR3_X2                        82
     NOR3_X4                        13
     NOR4_X1                       724
     NOR4_X2                       161
     NOR4_X4                        93
     OAI211_X2                     240
     OAI211_X4                       3
     OAI21_X1                     6771
     OAI21_X2                       97
     OAI21_X4                       20
     OAI221_X1                    1368
     OAI221_X2                      18
     OAI221_X4                       4
     OAI222_X1                      95
     OAI222_X2                       1
     OAI222_X4                       1
     OAI22_X1                     2309
     OAI22_X2                       40
     OAI22_X4                       10
     OAI33_X1                      502
     OR2_X1                       1461
     OR2_X2                         43
     OR2_X4                          8
     OR3_X1                        627
     OR3_X2                        157
     OR3_X4                          4
     OR4_X1                        223
     OR4_X2                         39
     OR4_X4                         14
     XNOR2_X1                     1727
     XNOR2_X2                       11
     XOR2_X1                       872
     XOR2_X2                        12

   Chip area for top module '\mempool_group': 239572.368000
     of which used for sequential elements: 58803.024000 (24.54%)

