{
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module"
        ],
        "bank_top_0000": [
            "bank_top_0000",
            "mjfYv",
            "module"
        ],
        "bfloat_MAC_pipe_OPT": [
            "bfloat_MAC_pipe_OPT",
            "jEMCn",
            "module"
        ],
        "NORM_stage_DEBUG": [
            "NORM_stage_DEBUG",
            "jirwz",
            "module"
        ]
    },
    "stat": {
        "CodeGen(%)": 40.528061723678448,
        "mop/quad": 3.0994855265604659,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.38294099999999998,
            "ru_stime_sec": 0.013997000000000001,
            "ru_nivcsw": 8,
            "ru_nvcsw": 30,
            "ru_majflt": 0,
            "ru_maxrss_kb": 62244,
            "ru_minflt": 15788
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.004999,
            "ru_nivcsw": 10,
            "ru_nvcsw": 2,
            "ru_majflt": 0,
            "ru_maxrss_kb": 23332,
            "ru_minflt": 2325
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.004999,
            "ru_nivcsw": 10,
            "ru_nvcsw": 2,
            "ru_majflt": 0,
            "ru_maxrss_kb": 23332,
            "ru_minflt": 2325
        },
        "nMops": 50004,
        "nQuads": 16133,
        "totalObjSize": 704407,
        "ru_self_end": {
            "ru_utime_sec": 0.64390199999999997,
            "ru_stime_sec": 0.015997000000000001,
            "ru_nivcsw": 15,
            "ru_nvcsw": 30,
            "ru_majflt": 0,
            "ru_maxrss_kb": 73572,
            "ru_minflt": 19856
        },
        "mopSpeed": 191614.83899893088,
        "Frontend(%)": 59.471938276321552,
        "quadSpeed": 61821.498231536512,
        "outputSizePerQuad": 43.0
    },
    "CompileStatus": "Successful",
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 95932
    },
    "PEModules": [],
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "testbench",
        "bank_top_0000",
        "bfloat_MAC_pipe_OPT",
        "NORM_stage_DEBUG"
    ],
    "CompileProcesses": [
        "cgproc.25039.json"
    ],
    "Misc": {
        "cwd": "/home/sy/work/pim-versal/indirect-addressing-pim/vcs_sim/sim",
        "csrc": "csrc",
        "archive_dir": "archive.0",
        "daidir_abs": "/home/sy/work/pim-versal/indirect-addressing-pim/vcs_sim/sim/simv.daidir",
        "csrc_abs": "/home/sy/work/pim-versal/indirect-addressing-pim/vcs_sim/sim/csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc"
    }
}