library ieee;
use ieee.std_logic_1164.all;
use iee.std_logic_unsigned.all;

entity spi_pro is
port(	clk:in std_logic;
		clk_in:in std_logic;
		mosi:in std_logic;
		miso:out std_logic;
		cs:in std_logic
		);
end spi_pro;

architecture behave of spi_pro is

component rx_part port(	clk:in std_logic;
								cs:in std_logic;
								mosi:in std_logic;
								rx_data:out std_logic_vector(16 downto 0));
end component;

component tx_part port(	clk:in std_logic;
								cs:in std_logic;
								miso:out std_logic;
								--tx_data:in std_logic_vector(16 downto 0));
end component;

component show_part  port(	clk_in:std_logic;
									show_data:in std_logic_vector(16 downto 0));
end component;


