

================================================================
== Vitis HLS Report for 'mp_mul_141_2_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:37:03 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1244|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1178|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1178|   1413|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_403_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_333_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_191_fu_389_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_200_fu_375_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_fu_379_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_453_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_189_p2      |         +|   0|  0|  13|           4|           1|
    |tempReg_fu_524_p2        |         +|   0|  0|  71|          64|          64|
    |temp_84_fu_409_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_343_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_620_p2              |         +|   0|  0|  13|           4|           4|
    |v_196_fu_465_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_539_p2              |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_204_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln147_fu_592_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_183_p2     |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_483_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln147_25_fu_562_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_602_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_61_fu_477_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_62_fu_489_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_471_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_37_fu_558_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_39_fu_597_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_50_fu_575_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_554_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1244|        1144|        1143|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_44    |   9|          2|    4|          8|
    |j_fu_78                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_95_out_o               |  14|          3|   64|        192|
    |v_114_fu_74              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_762                      |  32|   0|   32|          0|
    |add_ln133_reg_772                      |  32|   0|   64|         32|
    |add_ln133_reg_772_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_675                             |  32|   0|   32|          0|
    |al_reg_665                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_680                             |  32|   0|   32|          0|
    |bl_reg_670                             |  32|   0|   32|          0|
    |icmp_ln144_reg_651                     |   1|   0|    1|          0|
    |j_fu_78                                |   4|   0|    4|          0|
    |tempReg_reg_777                        |  64|   0|   64|          0|
    |tempReg_reg_777_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_468_reg_730                        |  32|   0|   32|          0|
    |tmp_469_reg_751                        |   2|   0|    2|          0|
    |tmp_470_reg_735                        |  32|   0|   32|          0|
    |tmp_470_reg_735_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_471_reg_741                        |  32|   0|   32|          0|
    |tmp_471_reg_741_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_472_reg_746                        |  32|   0|   32|          0|
    |tmp_473_reg_767                        |   2|   0|    2|          0|
    |trunc_ln106_255_reg_714                |  32|   0|   32|          0|
    |trunc_ln106_256_reg_719                |  32|   0|   32|          0|
    |trunc_ln106_257_reg_724                |  32|   0|   32|          0|
    |trunc_ln106_257_reg_724_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_709                    |  32|   0|   32|          0|
    |trunc_ln125_reg_756                    |  32|   0|   32|          0|
    |trunc_ln125_reg_756_pp0_iter5_reg      |  32|   0|   32|          0|
    |u_95_out_load_reg_786                  |  64|   0|   64|          0|
    |v_114_fu_74                            |  64|   0|   64|          0|
    |v_reg_791                              |  64|   0|   64|          0|
    |icmp_ln144_reg_651                     |  64|  32|    1|          0|
    |tmp_472_reg_746                        |  64|  32|   32|          0|
    |trunc_ln106_reg_709                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1178|  96| 1115|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_425_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_425_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_425_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_425_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_429_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_429_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_429_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_429_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                                   v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                              zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                            indvars_iv31|        scalar|
|b_address0          |  out|    3|   ap_memory|                                       b|         array|
|b_ce0               |  out|    1|   ap_memory|                                       b|         array|
|b_q0                |   in|   64|   ap_memory|                                       b|         array|
|b_address1          |  out|    3|   ap_memory|                                       b|         array|
|b_ce1               |  out|    1|   ap_memory|                                       b|         array|
|b_q1                |   in|   64|   ap_memory|                                       b|         array|
|empty               |   in|    3|     ap_none|                                   empty|        scalar|
|v_114_out           |  out|   64|      ap_vld|                               v_114_out|       pointer|
|v_114_out_ap_vld    |  out|    1|      ap_vld|                               v_114_out|       pointer|
|u_95_out_i          |   in|   64|     ap_ovld|                                u_95_out|       pointer|
|u_95_out_o          |  out|   64|     ap_ovld|                                u_95_out|       pointer|
|u_95_out_o_ap_vld   |  out|    1|     ap_ovld|                                u_95_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                                   t_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

