

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Thu Jun 03 00:36:38 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataBANK0,global,class=CODE,delta=2,noexec
     5                           	psect	cinit,global,class=CODE,merge=1,delta=2
     6                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,noexec
     8                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
    10                           	psect	maintext,global,class=CODE,split=1,delta=2
    11                           	psect	text1,local,class=CODE,merge=1,delta=2
    12                           	psect	text2,local,class=CODE,merge=1,delta=2
    13                           	psect	intentry,global,class=CODE,delta=2
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    15                           	dabs	1,0x7E,2
    16  0000                     
    17                           ; Version 2.20
    18                           ; Generated 12/02/2020 GMT
    19                           ; 
    20                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC16F887 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51  0000                     	;# 
    52  0001                     	;# 
    53  0002                     	;# 
    54  0003                     	;# 
    55  0004                     	;# 
    56  0005                     	;# 
    57  0006                     	;# 
    58  0007                     	;# 
    59  0008                     	;# 
    60  0009                     	;# 
    61  000A                     	;# 
    62  000B                     	;# 
    63  000C                     	;# 
    64  000D                     	;# 
    65  000E                     	;# 
    66  000E                     	;# 
    67  000F                     	;# 
    68  0010                     	;# 
    69  0011                     	;# 
    70  0012                     	;# 
    71  0013                     	;# 
    72  0014                     	;# 
    73  0015                     	;# 
    74  0015                     	;# 
    75  0016                     	;# 
    76  0017                     	;# 
    77  0018                     	;# 
    78  0019                     	;# 
    79  001A                     	;# 
    80  001B                     	;# 
    81  001B                     	;# 
    82  001C                     	;# 
    83  001D                     	;# 
    84  001E                     	;# 
    85  001F                     	;# 
    86  0081                     	;# 
    87  0085                     	;# 
    88  0086                     	;# 
    89  0087                     	;# 
    90  0088                     	;# 
    91  0089                     	;# 
    92  008C                     	;# 
    93  008D                     	;# 
    94  008E                     	;# 
    95  008F                     	;# 
    96  0090                     	;# 
    97  0091                     	;# 
    98  0092                     	;# 
    99  0093                     	;# 
   100  0093                     	;# 
   101  0093                     	;# 
   102  0094                     	;# 
   103  0095                     	;# 
   104  0096                     	;# 
   105  0097                     	;# 
   106  0098                     	;# 
   107  0099                     	;# 
   108  009A                     	;# 
   109  009B                     	;# 
   110  009C                     	;# 
   111  009D                     	;# 
   112  009E                     	;# 
   113  009F                     	;# 
   114  0105                     	;# 
   115  0107                     	;# 
   116  0108                     	;# 
   117  0109                     	;# 
   118  010C                     	;# 
   119  010C                     	;# 
   120  010D                     	;# 
   121  010E                     	;# 
   122  010F                     	;# 
   123  0185                     	;# 
   124  0187                     	;# 
   125  0188                     	;# 
   126  0189                     	;# 
   127  018C                     	;# 
   128  018D                     	;# 
   129  0000                     	;# 
   130  0001                     	;# 
   131  0002                     	;# 
   132  0003                     	;# 
   133  0004                     	;# 
   134  0005                     	;# 
   135  0006                     	;# 
   136  0007                     	;# 
   137  0008                     	;# 
   138  0009                     	;# 
   139  000A                     	;# 
   140  000B                     	;# 
   141  000C                     	;# 
   142  000D                     	;# 
   143  000E                     	;# 
   144  000E                     	;# 
   145  000F                     	;# 
   146  0010                     	;# 
   147  0011                     	;# 
   148  0012                     	;# 
   149  0013                     	;# 
   150  0014                     	;# 
   151  0015                     	;# 
   152  0015                     	;# 
   153  0016                     	;# 
   154  0017                     	;# 
   155  0018                     	;# 
   156  0019                     	;# 
   157  001A                     	;# 
   158  001B                     	;# 
   159  001B                     	;# 
   160  001C                     	;# 
   161  001D                     	;# 
   162  001E                     	;# 
   163  001F                     	;# 
   164  0081                     	;# 
   165  0085                     	;# 
   166  0086                     	;# 
   167  0087                     	;# 
   168  0088                     	;# 
   169  0089                     	;# 
   170  008C                     	;# 
   171  008D                     	;# 
   172  008E                     	;# 
   173  008F                     	;# 
   174  0090                     	;# 
   175  0091                     	;# 
   176  0092                     	;# 
   177  0093                     	;# 
   178  0093                     	;# 
   179  0093                     	;# 
   180  0094                     	;# 
   181  0095                     	;# 
   182  0096                     	;# 
   183  0097                     	;# 
   184  0098                     	;# 
   185  0099                     	;# 
   186  009A                     	;# 
   187  009B                     	;# 
   188  009C                     	;# 
   189  009D                     	;# 
   190  009E                     	;# 
   191  009F                     	;# 
   192  0105                     	;# 
   193  0107                     	;# 
   194  0108                     	;# 
   195  0109                     	;# 
   196  010C                     	;# 
   197  010C                     	;# 
   198  010D                     	;# 
   199  010E                     	;# 
   200  010F                     	;# 
   201  0185                     	;# 
   202  0187                     	;# 
   203  0188                     	;# 
   204  0189                     	;# 
   205  018C                     	;# 
   206  018D                     	;# 
   207                           
   208                           	psect	idataBANK0
   209  0186                     __pidataBANK0:
   210                           
   211                           ;initializer for _potenciometro1
   212  0186  3404               	retlw	4
   213  0187  3405               	retlw	5
   214  0188  3406               	retlw	6
   215  0189  3407               	retlw	7
   216  018A  3408               	retlw	8
   217  000D                     _PIR2bits	set	13
   218  0012                     _T2CONbits	set	18
   219  001D                     _CCP2CONbits	set	29
   220  0017                     _CCP1CONbits	set	23
   221  0009                     _PORTE	set	9
   222  0008                     _PORTD	set	8
   223  0006                     _PORTB	set	6
   224  0005                     _PORTA	set	5
   225  001B                     _CCPR2L	set	27
   226  0015                     _CCPR1L	set	21
   227  001E                     _ADRESH	set	30
   228  001F                     _ADCON0bits	set	31
   229  000C                     _PIR1bits	set	12
   230  0001                     _TMR0	set	1
   231  0008                     _PORTDbits	set	8
   232  000B                     _INTCONbits	set	11
   233  008C                     _PIE1bits	set	140
   234  0087                     _TRISCbits	set	135
   235  009F                     _ADCON1bits	set	159
   236  0081                     _OPTION_REGbits	set	129
   237  008F                     _OSCCONbits	set	143
   238  0089                     _TRISE	set	137
   239  0088                     _TRISD	set	136
   240  0086                     _TRISBbits	set	134
   241  0085                     _TRISAbits	set	133
   242  010C                     _EEDAT	set	268
   243  010D                     _EEADR	set	269
   244  018D                     _EECON2	set	397
   245  018C                     _EECON1bits	set	396
   246  0188                     _ANSELbits	set	392
   247                           
   248                           	psect	cinit
   249  0015                     start_initialization:	
   250                           ; #config settings
   251                           
   252  0015                     __initialization:
   253                           
   254                           ; Initialize objects allocated to BANK0
   255  0015  120A  118A  2186  120A  118A  	fcall	__pidataBANK0	;fetch initializer
   256  001A  00A0               	movwf	__pdataBANK0& (0+127)
   257  001B  120A  118A  2187  120A  118A  	fcall	__pidataBANK0+1	;fetch initializer
   258  0020  00A1               	movwf	(__pdataBANK0+1)& (0+127)
   259  0021  120A  118A  2188  120A  118A  	fcall	__pidataBANK0+2	;fetch initializer
   260  0026  00A2               	movwf	(__pdataBANK0+2)& (0+127)
   261  0027  120A  118A  2189  120A  118A  	fcall	__pidataBANK0+3	;fetch initializer
   262  002C  00A3               	movwf	(__pdataBANK0+3)& (0+127)
   263  002D  120A  118A  218A  120A  118A  	fcall	__pidataBANK0+4	;fetch initializer
   264  0032  00A4               	movwf	(__pdataBANK0+4)& (0+127)
   265                           
   266                           ; Clear objects allocated to COMMON
   267  0033  01F7               	clrf	__pbssCOMMON& (0+127)
   268  0034  01F8               	clrf	(__pbssCOMMON+1)& (0+127)
   269  0035  01F9               	clrf	(__pbssCOMMON+2)& (0+127)
   270  0036  01FA               	clrf	(__pbssCOMMON+3)& (0+127)
   271  0037  01FB               	clrf	(__pbssCOMMON+4)& (0+127)
   272  0038  01FC               	clrf	(__pbssCOMMON+5)& (0+127)
   273  0039                     end_of_initialization:	
   274                           ;End of C runtime variable initialization code
   275                           
   276  0039                     __end_of__initialization:
   277  0039  0183               	clrf	3
   278  003A  120A  118A  2973   	ljmp	_main	;jump to C main() function
   279                           
   280                           	psect	bssCOMMON
   281  0077                     __pbssCOMMON:
   282  0077                     _antirrebote:
   283  0077                     	ds	2
   284  0079                     _cuenta:
   285  0079                     	ds	2
   286  007B                     _botonPrevState:
   287  007B                     	ds	1
   288  007C                     _potValue:
   289  007C                     	ds	1
   290                           
   291                           	psect	dataBANK0
   292  0020                     __pdataBANK0:
   293  0020                     _potenciometro1:
   294  0020                     	ds	5
   295                           
   296                           	psect	cstackCOMMON
   297  0070                     __pcstackCOMMON:
   298  0070                     ?_setup:
   299  0070                     ?_isr:	
   300                           ; 1 bytes @ 0x0
   301                           
   302  0070                     ??_isr:	
   303                           ; 1 bytes @ 0x0
   304                           
   305  0070                     ?_main:	
   306                           ; 1 bytes @ 0x0
   307                           
   308                           
   309                           ; 1 bytes @ 0x0
   310  0070                     	ds	7
   311                           
   312                           	psect	cstackBANK0
   313  0025                     __pcstackBANK0:
   314  0025                     ??_setup:
   315                           
   316                           ; 1 bytes @ 0x0
   317  0025                     	ds	1
   318  0026                     ??_main:
   319                           
   320                           ; 1 bytes @ 0x1
   321  0026                     	ds	1
   322                           
   323                           	psect	maintext
   324  0173                     __pmaintext:	
   325 ;;
   326 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   327 ;;
   328 ;; *************** function _main *****************
   329 ;; Defined at:
   330 ;;		line 142 in file "proyectofinal_main.c"
   331 ;; Parameters:    Size  Location     Type
   332 ;;		None
   333 ;; Auto vars:     Size  Location     Type
   334 ;;		None
   335 ;; Return value:  Size  Location     Type
   336 ;;                  1    wreg      void 
   337 ;; Registers used:
   338 ;;		wreg, status,2, status,0, pclath, cstack
   339 ;; Tracked objects:
   340 ;;		On entry : B00/0
   341 ;;		On exit  : 0/0
   342 ;;		Unchanged: 0/0
   343 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   344 ;;      Params:         0       0       0       0       0
   345 ;;      Locals:         0       0       0       0       0
   346 ;;      Temps:          0       1       0       0       0
   347 ;;      Totals:         0       1       0       0       0
   348 ;;Total ram usage:        1 bytes
   349 ;; Hardware stack levels required when called:    2
   350 ;; This function calls:
   351 ;;		_setup
   352 ;; This function is called by:
   353 ;;		Startup code after reset
   354 ;; This function uses a non-reentrant model
   355 ;;
   356                           
   357                           
   358                           ;psect for function _main
   359  0173                     _main:
   360  0173                     l977:	
   361                           ;incstack = 0
   362                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   363                           
   364                           
   365                           ;proyectofinal_main.c: 144:     setup();
   366  0173  120A  118A  210D  120A  118A  	fcall	_setup
   367  0178                     l979:
   368                           
   369                           ;proyectofinal_main.c: 145:     _delay((unsigned long)((100)*(4000000/4000000.0)));
   370  0178  3020               	movlw	32
   371  0179  1283               	bcf	3,5	;RP0=0, select bank0
   372  017A  1303               	bcf	3,6	;RP1=0, select bank0
   373  017B  00A6               	movwf	??_main
   374  017C                     u97:
   375  017C  0BA6               	decfsz	??_main,f
   376  017D  297C               	goto	u97
   377  017E  0000               	nop
   378  017F                     l981:
   379                           
   380                           ;proyectofinal_main.c: 146:     ADCON0bits.GO=1;
   381  017F  1283               	bcf	3,5	;RP0=0, select bank0
   382  0180  1303               	bcf	3,6	;RP1=0, select bank0
   383  0181  149F               	bsf	31,1	;volatile
   384  0182                     l96:	
   385                           ;proyectofinal_main.c: 147:     while(1)
   386                           
   387  0182                     l97:	
   388                           ;proyectofinal_main.c: 148:     {;proyectofinal_main.c: 213:     }
   389                           
   390  0182  2982               	goto	l96
   391  0183  120A  118A  2812   	ljmp	start
   392  0186                     __end_of_main:
   393                           
   394                           	psect	text1
   395  010D                     __ptext1:	
   396 ;; *************** function _setup *****************
   397 ;; Defined at:
   398 ;;		line 218 in file "proyectofinal_main.c"
   399 ;; Parameters:    Size  Location     Type
   400 ;;		None
   401 ;; Auto vars:     Size  Location     Type
   402 ;;		None
   403 ;; Return value:  Size  Location     Type
   404 ;;                  1    wreg      void 
   405 ;; Registers used:
   406 ;;		wreg, status,2, status,0
   407 ;; Tracked objects:
   408 ;;		On entry : 0/0
   409 ;;		On exit  : 0/0
   410 ;;		Unchanged: 0/0
   411 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   412 ;;      Params:         0       0       0       0       0
   413 ;;      Locals:         0       0       0       0       0
   414 ;;      Temps:          0       1       0       0       0
   415 ;;      Totals:         0       1       0       0       0
   416 ;;Total ram usage:        1 bytes
   417 ;; Hardware stack levels used:    1
   418 ;; Hardware stack levels required when called:    1
   419 ;; This function calls:
   420 ;;		Nothing
   421 ;; This function is called by:
   422 ;;		_main
   423 ;; This function uses a non-reentrant model
   424 ;;
   425                           
   426                           
   427                           ;psect for function _setup
   428  010D                     _setup:
   429  010D                     l905:	
   430                           ;incstack = 0
   431                           ; Regs used in _setup: [wreg+status,2+status,0]
   432                           
   433                           
   434                           ;proyectofinal_main.c: 221:     ANSELbits.ANS0=1;
   435  010D  1683               	bsf	3,5	;RP0=1, select bank3
   436  010E  1703               	bsf	3,6	;RP1=1, select bank3
   437  010F  1408               	bsf	8,0	;volatile
   438                           
   439                           ;proyectofinal_main.c: 222:     ANSELbits.ANS1=1;
   440  0110  1488               	bsf	8,1	;volatile
   441                           
   442                           ;proyectofinal_main.c: 223:     ANSELbits.ANS2=1;
   443  0111  1508               	bsf	8,2	;volatile
   444                           
   445                           ;proyectofinal_main.c: 225:     TRISAbits.TRISA0=1;
   446  0112  1683               	bsf	3,5	;RP0=1, select bank1
   447  0113  1303               	bcf	3,6	;RP1=0, select bank1
   448  0114  1405               	bsf	5,0	;volatile
   449                           
   450                           ;proyectofinal_main.c: 226:     TRISAbits.TRISA1=1;
   451  0115  1485               	bsf	5,1	;volatile
   452                           
   453                           ;proyectofinal_main.c: 227:     TRISAbits.TRISA2=1;
   454  0116  1505               	bsf	5,2	;volatile
   455                           
   456                           ;proyectofinal_main.c: 229:     TRISBbits.TRISB0=1;
   457  0117  1406               	bsf	6,0	;volatile
   458  0118                     l907:
   459                           
   460                           ;proyectofinal_main.c: 231:     TRISD=0x00;
   461  0118  0188               	clrf	8	;volatile
   462                           
   463                           ;proyectofinal_main.c: 232:     TRISE=0x00;
   464  0119  0189               	clrf	9	;volatile
   465                           
   466                           ;proyectofinal_main.c: 234:     PORTA=0x00;
   467  011A  1283               	bcf	3,5	;RP0=0, select bank0
   468  011B  1303               	bcf	3,6	;RP1=0, select bank0
   469  011C  0185               	clrf	5	;volatile
   470                           
   471                           ;proyectofinal_main.c: 235:     PORTB=0x00;
   472  011D  0186               	clrf	6	;volatile
   473                           
   474                           ;proyectofinal_main.c: 236:     PORTD=0x00;
   475  011E  0188               	clrf	8	;volatile
   476                           
   477                           ;proyectofinal_main.c: 237:     PORTE=0x00;
   478  011F  0189               	clrf	9	;volatile
   479  0120                     l909:
   480                           
   481                           ;proyectofinal_main.c: 240:     OSCCONbits.IRCF = 0b110;
   482  0120  1683               	bsf	3,5	;RP0=1, select bank1
   483  0121  1303               	bcf	3,6	;RP1=0, select bank1
   484  0122  080F               	movf	15,w	;volatile
   485  0123  398F               	andlw	-113
   486  0124  3860               	iorlw	96
   487  0125  008F               	movwf	15	;volatile
   488  0126                     l911:
   489                           
   490                           ;proyectofinal_main.c: 241:     OSCCONbits.SCS = 1;
   491  0126  140F               	bsf	15,0	;volatile
   492  0127                     l913:
   493                           
   494                           ;proyectofinal_main.c: 244:     OPTION_REGbits.T0CS = 0;
   495  0127  1281               	bcf	1,5	;volatile
   496  0128                     l915:
   497                           
   498                           ;proyectofinal_main.c: 245:     OPTION_REGbits.PSA = 0;
   499  0128  1181               	bcf	1,3	;volatile
   500  0129                     l917:
   501                           
   502                           ;proyectofinal_main.c: 246:     OPTION_REGbits.PS = 0b111;
   503  0129  3007               	movlw	7
   504  012A  0481               	iorwf	1,f	;volatile
   505  012B                     l919:
   506                           
   507                           ;proyectofinal_main.c: 247:     TMR0 = 78;
   508  012B  304E               	movlw	78
   509  012C  1283               	bcf	3,5	;RP0=0, select bank0
   510  012D  1303               	bcf	3,6	;RP1=0, select bank0
   511  012E  0081               	movwf	1	;volatile
   512  012F                     l921:
   513                           
   514                           ;proyectofinal_main.c: 252:     ADCON1bits.ADFM = 0 ;
   515  012F  1683               	bsf	3,5	;RP0=1, select bank1
   516  0130  1303               	bcf	3,6	;RP1=0, select bank1
   517  0131  139F               	bcf	31,7	;volatile
   518  0132                     l923:
   519                           
   520                           ;proyectofinal_main.c: 253:     ADCON1bits.VCFG0 = 0 ;
   521  0132  121F               	bcf	31,4	;volatile
   522  0133                     l925:
   523                           
   524                           ;proyectofinal_main.c: 254:     ADCON1bits.VCFG1 = 0 ;
   525  0133  129F               	bcf	31,5	;volatile
   526  0134                     l927:
   527                           
   528                           ;proyectofinal_main.c: 255:     ADCON0bits.ADCS = 0b01 ;
   529  0134  1283               	bcf	3,5	;RP0=0, select bank0
   530  0135  1303               	bcf	3,6	;RP1=0, select bank0
   531  0136  081F               	movf	31,w	;volatile
   532  0137  393F               	andlw	-193
   533  0138  3840               	iorlw	64
   534  0139  009F               	movwf	31	;volatile
   535  013A                     l929:
   536                           
   537                           ;proyectofinal_main.c: 256:     ADCON0bits.CHS = 0;
   538  013A  30C3               	movlw	-61
   539  013B  059F               	andwf	31,f	;volatile
   540  013C                     l931:
   541                           
   542                           ;proyectofinal_main.c: 257:     _delay((unsigned long)((100)*(4000000/4000000.0)));
   543  013C  3020               	movlw	32
   544  013D  1283               	bcf	3,5	;RP0=0, select bank0
   545  013E  1303               	bcf	3,6	;RP1=0, select bank0
   546  013F  00A5               	movwf	??_setup
   547  0140                     u107:
   548  0140  0BA5               	decfsz	??_setup,f
   549  0141  2940               	goto	u107
   550  0142  0000               	nop
   551  0143                     l933:
   552                           
   553                           ;proyectofinal_main.c: 258:     ADCON0bits.ADON = 1 ;
   554  0143  1283               	bcf	3,5	;RP0=0, select bank0
   555  0144  1303               	bcf	3,6	;RP1=0, select bank0
   556  0145  141F               	bsf	31,0	;volatile
   557  0146                     l935:
   558                           
   559                           ;proyectofinal_main.c: 263:     TRISCbits.TRISC2=1;
   560  0146  1683               	bsf	3,5	;RP0=1, select bank1
   561  0147  1303               	bcf	3,6	;RP1=0, select bank1
   562  0148  1507               	bsf	7,2	;volatile
   563  0149                     l937:
   564                           
   565                           ;proyectofinal_main.c: 264:     CCP1CONbits.P1M = 0;
   566  0149  303F               	movlw	-193
   567  014A  1283               	bcf	3,5	;RP0=0, select bank0
   568  014B  1303               	bcf	3,6	;RP1=0, select bank0
   569  014C  0597               	andwf	23,f	;volatile
   570  014D                     l939:
   571                           
   572                           ;proyectofinal_main.c: 265:     CCP1CONbits.CCP1M = 0b1100;
   573  014D  0817               	movf	23,w	;volatile
   574  014E  39F0               	andlw	-16
   575  014F  380C               	iorlw	12
   576  0150  0097               	movwf	23	;volatile
   577  0151                     l941:
   578                           
   579                           ;proyectofinal_main.c: 266:     CCPR1L = 0x0f ;
   580  0151  300F               	movlw	15
   581  0152  0095               	movwf	21	;volatile
   582  0153                     l943:
   583                           
   584                           ;proyectofinal_main.c: 267:     CCP1CONbits.DC1B = 0;
   585  0153  30CF               	movlw	-49
   586  0154  0597               	andwf	23,f	;volatile
   587  0155                     l945:
   588                           
   589                           ;proyectofinal_main.c: 269:     TRISCbits.TRISC1 = 1;
   590  0155  1683               	bsf	3,5	;RP0=1, select bank1
   591  0156  1303               	bcf	3,6	;RP1=0, select bank1
   592  0157  1487               	bsf	7,1	;volatile
   593  0158                     l947:
   594                           
   595                           ;proyectofinal_main.c: 270:     CCP2CONbits.CCP2M = 0b1100;
   596  0158  1283               	bcf	3,5	;RP0=0, select bank0
   597  0159  1303               	bcf	3,6	;RP1=0, select bank0
   598  015A  081D               	movf	29,w	;volatile
   599  015B  39F0               	andlw	-16
   600  015C  380C               	iorlw	12
   601  015D  009D               	movwf	29	;volatile
   602  015E                     l949:
   603                           
   604                           ;proyectofinal_main.c: 271:     CCPR2L = 0x0f;
   605  015E  300F               	movlw	15
   606  015F  009B               	movwf	27	;volatile
   607  0160                     l951:
   608                           
   609                           ;proyectofinal_main.c: 272:     CCP2CONbits.DC2B1 = 0;
   610  0160  129D               	bcf	29,5	;volatile
   611  0161                     l953:
   612                           
   613                           ;proyectofinal_main.c: 275:     PIR1bits.TMR2IF = 0;
   614  0161  108C               	bcf	12,1	;volatile
   615  0162                     l955:
   616                           
   617                           ;proyectofinal_main.c: 276:     T2CONbits.T2CKPS = 0b11;
   618  0162  3003               	movlw	3
   619  0163  0492               	iorwf	18,f	;volatile
   620  0164                     l957:
   621                           
   622                           ;proyectofinal_main.c: 277:     T2CONbits.TMR2ON = 1;
   623  0164  1512               	bsf	18,2	;volatile
   624  0165                     l959:
   625                           
   626                           ;proyectofinal_main.c: 280:     PIR1bits.TMR2IF=0;
   627  0165  108C               	bcf	12,1	;volatile
   628  0166                     l961:
   629                           
   630                           ;proyectofinal_main.c: 281:     TRISCbits.TRISC2 = 0;
   631  0166  1683               	bsf	3,5	;RP0=1, select bank1
   632  0167  1303               	bcf	3,6	;RP1=0, select bank1
   633  0168  1107               	bcf	7,2	;volatile
   634  0169                     l963:
   635                           
   636                           ;proyectofinal_main.c: 282:     TRISCbits.TRISC1= 0;
   637  0169  1087               	bcf	7,1	;volatile
   638  016A                     l965:
   639                           
   640                           ;proyectofinal_main.c: 287:     INTCONbits.GIE=1;
   641  016A  178B               	bsf	11,7	;volatile
   642  016B                     l967:
   643                           
   644                           ;proyectofinal_main.c: 288:     INTCONbits.PEIE = 1;
   645  016B  170B               	bsf	11,6	;volatile
   646  016C                     l969:
   647                           
   648                           ;proyectofinal_main.c: 289:     INTCONbits.T0IE=1;
   649  016C  168B               	bsf	11,5	;volatile
   650  016D                     l971:
   651                           
   652                           ;proyectofinal_main.c: 290:     INTCONbits.T0IF=0;
   653  016D  110B               	bcf	11,2	;volatile
   654  016E                     l973:
   655                           
   656                           ;proyectofinal_main.c: 291:     PIE1bits.ADIE=1;
   657  016E  170C               	bsf	12,6	;volatile
   658  016F                     l975:
   659                           
   660                           ;proyectofinal_main.c: 292:     PIR1bits.ADIF=0;
   661  016F  1283               	bcf	3,5	;RP0=0, select bank0
   662  0170  1303               	bcf	3,6	;RP1=0, select bank0
   663  0171  130C               	bcf	12,6	;volatile
   664  0172                     l102:
   665  0172  0008               	return
   666  0173                     __end_of_setup:
   667                           
   668                           	psect	text2
   669  003D                     __ptext2:	
   670 ;; *************** function _isr *****************
   671 ;; Defined at:
   672 ;;		line 65 in file "proyectofinal_main.c"
   673 ;; Parameters:    Size  Location     Type
   674 ;;		None
   675 ;; Auto vars:     Size  Location     Type
   676 ;;		None
   677 ;; Return value:  Size  Location     Type
   678 ;;                  1    wreg      void 
   679 ;; Registers used:
   680 ;;		wreg, fsr0l, fsr0h, status,2, status,0, btemp+1
   681 ;; Tracked objects:
   682 ;;		On entry : 0/0
   683 ;;		On exit  : 0/0
   684 ;;		Unchanged: 0/0
   685 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   686 ;;      Params:         0       0       0       0       0
   687 ;;      Locals:         0       0       0       0       0
   688 ;;      Temps:          7       0       0       0       0
   689 ;;      Totals:         7       0       0       0       0
   690 ;;Total ram usage:        7 bytes
   691 ;; Hardware stack levels used:    1
   692 ;; This function calls:
   693 ;;		Nothing
   694 ;; This function is called by:
   695 ;;		Interrupt level 1
   696 ;; This function uses a non-reentrant model
   697 ;;
   698                           
   699                           
   700                           ;psect for function _isr
   701  003D                     _isr:
   702  003D                     i1l775:
   703                           
   704                           ;proyectofinal_main.c: 67:     if (INTCONbits.T0IF)
   705  003D  1D0B               	btfss	11,2	;volatile
   706  003E  2840               	goto	u1_21
   707  003F  2841               	goto	u1_20
   708  0040                     u1_21:
   709  0040  28B5               	goto	i1l819
   710  0041                     u1_20:
   711  0041                     i1l777:
   712                           
   713                           ;proyectofinal_main.c: 68:     {;proyectofinal_main.c: 69:         if (cuenta >0 && cuen
      +                          ta <340)
   714  0041  087A               	movf	_cuenta+1,w
   715  0042  3A80               	xorlw	128
   716  0043  00FF               	movwf	btemp+1
   717  0044  3080               	movlw	128
   718  0045  027F               	subwf	btemp+1,w
   719  0046  1D03               	skipz
   720  0047  284A               	goto	u2_25
   721  0048  3001               	movlw	1
   722  0049  0279               	subwf	_cuenta,w
   723  004A                     u2_25:
   724  004A  1C03               	skipc
   725  004B  284D               	goto	u2_21
   726  004C  284E               	goto	u2_20
   727  004D                     u2_21:
   728  004D  2872               	goto	i1l793
   729  004E                     u2_20:
   730  004E                     i1l779:
   731  004E  087A               	movf	_cuenta+1,w
   732  004F  3A80               	xorlw	128
   733  0050  00FF               	movwf	btemp+1
   734  0051  3081               	movlw	129
   735  0052  027F               	subwf	btemp+1,w
   736  0053  1D03               	skipz
   737  0054  2857               	goto	u3_25
   738  0055  3054               	movlw	84
   739  0056  0279               	subwf	_cuenta,w
   740  0057                     u3_25:
   741  0057  1803               	skipnc
   742  0058  285A               	goto	u3_21
   743  0059  285B               	goto	u3_20
   744  005A                     u3_21:
   745  005A  2872               	goto	i1l793
   746  005B                     u3_20:
   747  005B                     i1l781:
   748                           
   749                           ;proyectofinal_main.c: 70:         {;proyectofinal_main.c: 71:             PORTDbits.RD0
      +                          =1;
   750  005B  1283               	bcf	3,5	;RP0=0, select bank0
   751  005C  1303               	bcf	3,6	;RP1=0, select bank0
   752  005D  1408               	bsf	8,0	;volatile
   753                           
   754                           ;proyectofinal_main.c: 72:             PORTDbits.RD1=1;
   755  005E  1488               	bsf	8,1	;volatile
   756                           
   757                           ;proyectofinal_main.c: 73:             PORTDbits.RD2=1;
   758  005F  1508               	bsf	8,2	;volatile
   759  0060                     i1l783:
   760                           
   761                           ;proyectofinal_main.c: 74:             _delay((unsigned long)((2)*(4000000/4000.0)));
   762  0060  3003               	movlw	3
   763  0061  00F1               	movwf	??_isr+1
   764  0062  3097               	movlw	151
   765  0063  00F0               	movwf	??_isr
   766  0064                     u11_27:
   767  0064  0BF0               	decfsz	??_isr,f
   768  0065  2864               	goto	u11_27
   769  0066  0BF1               	decfsz	??_isr+1,f
   770  0067  2864               	goto	u11_27
   771  0068  2869               	nop2
   772  0069                     i1l785:
   773                           
   774                           ;proyectofinal_main.c: 75:             PORTDbits.RD0=0;
   775  0069  1283               	bcf	3,5	;RP0=0, select bank0
   776  006A  1303               	bcf	3,6	;RP1=0, select bank0
   777  006B  1008               	bcf	8,0	;volatile
   778  006C                     i1l787:
   779                           
   780                           ;proyectofinal_main.c: 76:             PORTDbits.RD1=0;
   781  006C  1088               	bcf	8,1	;volatile
   782  006D                     i1l789:
   783                           
   784                           ;proyectofinal_main.c: 77:             PORTDbits.RD2=0;
   785  006D  1108               	bcf	8,2	;volatile
   786                           
   787                           ;proyectofinal_main.c: 78:             TMR0 = 70;
   788  006E  3046               	movlw	70
   789  006F  0081               	movwf	1	;volatile
   790  0070                     i1l791:
   791                           
   792                           ;proyectofinal_main.c: 79:             INTCONbits.T0IF = 0;
   793  0070  110B               	bcf	11,2	;volatile
   794                           
   795                           ;proyectofinal_main.c: 80:         }
   796  0071  28B5               	goto	i1l819
   797  0072                     i1l793:
   798  0072  087A               	movf	_cuenta+1,w
   799  0073  3A80               	xorlw	128
   800  0074  00FF               	movwf	btemp+1
   801  0075  3081               	movlw	129
   802  0076  027F               	subwf	btemp+1,w
   803  0077  1D03               	skipz
   804  0078  287B               	goto	u4_25
   805  0079  3055               	movlw	85
   806  007A  0279               	subwf	_cuenta,w
   807  007B                     u4_25:
   808  007B  1C03               	skipc
   809  007C  287E               	goto	u4_21
   810  007D  287F               	goto	u4_20
   811  007E                     u4_21:
   812  007E  28A1               	goto	i1l82
   813  007F                     u4_20:
   814  007F                     i1l795:
   815  007F  087A               	movf	_cuenta+1,w
   816  0080  3A80               	xorlw	128
   817  0081  00FF               	movwf	btemp+1
   818  0082  3082               	movlw	130
   819  0083  027F               	subwf	btemp+1,w
   820  0084  1D03               	skipz
   821  0085  2888               	goto	u5_25
   822  0086  30AA               	movlw	170
   823  0087  0279               	subwf	_cuenta,w
   824  0088                     u5_25:
   825  0088  1803               	skipnc
   826  0089  288B               	goto	u5_21
   827  008A  288C               	goto	u5_20
   828  008B                     u5_21:
   829  008B  28A1               	goto	i1l82
   830  008C                     u5_20:
   831  008C                     i1l797:
   832                           
   833                           ;proyectofinal_main.c: 82:         {;proyectofinal_main.c: 83:             PORTDbits.RD0
      +                          =1;
   834  008C  1283               	bcf	3,5	;RP0=0, select bank0
   835  008D  1303               	bcf	3,6	;RP1=0, select bank0
   836  008E  1408               	bsf	8,0	;volatile
   837                           
   838                           ;proyectofinal_main.c: 84:             PORTDbits.RD1=1;
   839  008F  1488               	bsf	8,1	;volatile
   840                           
   841                           ;proyectofinal_main.c: 85:             PORTDbits.RD2=1;
   842  0090  1508               	bsf	8,2	;volatile
   843  0091                     i1l799:
   844                           
   845                           ;proyectofinal_main.c: 86:             _delay((unsigned long)((1.5)*(4000000/4000.0)));
   846  0091  30D6               	movlw	214
   847  0092  00F0               	movwf	??_isr
   848  0093                     u12_27:
   849  0093  2894               	nop2
   850  0094  2895               	nop2
   851  0095  0BF0               	decfsz	??_isr,f
   852  0096  2893               	goto	u12_27
   853  0097  0000               	nop
   854  0098                     i1l801:
   855                           
   856                           ;proyectofinal_main.c: 87:             PORTDbits.RD0=0;
   857  0098  1283               	bcf	3,5	;RP0=0, select bank0
   858  0099  1303               	bcf	3,6	;RP1=0, select bank0
   859  009A  1008               	bcf	8,0	;volatile
   860  009B                     i1l803:
   861                           
   862                           ;proyectofinal_main.c: 88:             PORTDbits.RD1=0;
   863  009B  1088               	bcf	8,1	;volatile
   864  009C                     i1l805:
   865                           
   866                           ;proyectofinal_main.c: 89:             PORTDbits.RD2=0;
   867  009C  1108               	bcf	8,2	;volatile
   868                           
   869                           ;proyectofinal_main.c: 90:             TMR0 = 72;
   870  009D  3048               	movlw	72
   871  009E  0081               	movwf	1	;volatile
   872  009F                     i1l807:
   873                           
   874                           ;proyectofinal_main.c: 91:             INTCONbits.T0IF=0;
   875  009F  110B               	bcf	11,2	;volatile
   876                           
   877                           ;proyectofinal_main.c: 92:         }
   878  00A0  28B5               	goto	i1l819
   879  00A1                     i1l82:	
   880                           ;proyectofinal_main.c: 93:         else
   881                           
   882                           
   883                           ;proyectofinal_main.c: 94:         {;proyectofinal_main.c: 95:             PORTDbits.RD0
      +                          =1;
   884  00A1  1283               	bcf	3,5	;RP0=0, select bank0
   885  00A2  1303               	bcf	3,6	;RP1=0, select bank0
   886  00A3  1408               	bsf	8,0	;volatile
   887                           
   888                           ;proyectofinal_main.c: 96:             PORTDbits.RD1=1;
   889  00A4  1488               	bsf	8,1	;volatile
   890                           
   891                           ;proyectofinal_main.c: 97:             PORTDbits.RD2=1;
   892  00A5  1508               	bsf	8,2	;volatile
   893  00A6                     i1l809:
   894                           
   895                           ;proyectofinal_main.c: 98:             _delay((unsigned long)((1)*(4000000/4000.0)));
   896  00A6  30C7               	movlw	199
   897  00A7  00F0               	movwf	??_isr
   898  00A8                     u13_27:
   899  00A8  28A9               	nop2
   900  00A9  0BF0               	decfsz	??_isr,f
   901  00AA  28A8               	goto	u13_27
   902  00AB  28AC               	nop2
   903  00AC  28AD               	nop2
   904  00AD                     i1l811:
   905                           
   906                           ;proyectofinal_main.c: 99:             PORTDbits.RD0=0;
   907  00AD  1283               	bcf	3,5	;RP0=0, select bank0
   908  00AE  1303               	bcf	3,6	;RP1=0, select bank0
   909  00AF  1008               	bcf	8,0	;volatile
   910  00B0                     i1l813:
   911                           
   912                           ;proyectofinal_main.c: 100:             PORTDbits.RD1=0;
   913  00B0  1088               	bcf	8,1	;volatile
   914  00B1                     i1l815:
   915                           
   916                           ;proyectofinal_main.c: 101:             PORTDbits.RD2=0;
   917  00B1  1108               	bcf	8,2	;volatile
   918                           
   919                           ;proyectofinal_main.c: 102:             TMR0 = 74;
   920  00B2  304A               	movlw	74
   921  00B3  0081               	movwf	1	;volatile
   922  00B4                     i1l817:
   923                           
   924                           ;proyectofinal_main.c: 103:             INTCONbits.T0IF=0;
   925  00B4  110B               	bcf	11,2	;volatile
   926  00B5                     i1l819:
   927                           
   928                           ;proyectofinal_main.c: 107:     if (PIR1bits.ADIF)
   929  00B5  1F0C               	btfss	12,6	;volatile
   930  00B6  28B8               	goto	u6_21
   931  00B7  28B9               	goto	u6_20
   932  00B8                     u6_21:
   933  00B8  2902               	goto	i1l91
   934  00B9                     u6_20:
   935  00B9                     i1l821:
   936                           
   937                           ;proyectofinal_main.c: 108:     {;proyectofinal_main.c: 109:         if (ADCON0bits.GO==
      +                          0)
   938  00B9  189F               	btfsc	31,1	;volatile
   939  00BA  28BC               	goto	u7_21
   940  00BB  28BD               	goto	u7_20
   941  00BC                     u7_21:
   942  00BC  2902               	goto	i1l91
   943  00BD                     u7_20:
   944  00BD  28E5               	goto	i1l839
   945  00BE                     i1l825:
   946                           
   947                           ;proyectofinal_main.c: 114:                     cuenta=ADRESH;
   948  00BE  081E               	movf	30,w	;volatile
   949  00BF  00F0               	movwf	??_isr
   950  00C0  01F1               	clrf	??_isr+1
   951  00C1  0870               	movf	??_isr,w
   952  00C2  00F9               	movwf	_cuenta
   953  00C3  0871               	movf	??_isr+1,w
   954  00C4  00FA               	movwf	_cuenta+1
   955                           
   956                           ;proyectofinal_main.c: 115:                     _delay((unsigned long)((100)*(4000000/40
      +                          00000.0)));
   957  00C5  3021               	movlw	33
   958  00C6  00F0               	movwf	??_isr
   959  00C7                     u14_27:
   960  00C7  0BF0               	decfsz	??_isr,f
   961  00C8  28C7               	goto	u14_27
   962  00C9                     i1l827:
   963                           
   964                           ;proyectofinal_main.c: 116:                     ADCON0bits.GO=1;
   965  00C9  1283               	bcf	3,5	;RP0=0, select bank0
   966  00CA  1303               	bcf	3,6	;RP1=0, select bank0
   967  00CB  149F               	bsf	31,1	;volatile
   968                           
   969                           ;proyectofinal_main.c: 117:                     break;
   970  00CC  28FB               	goto	i1l841
   971  00CD                     i1l829:
   972                           
   973                           ;proyectofinal_main.c: 120:                     CCPR1L =ADRESH;
   974  00CD  081E               	movf	30,w	;volatile
   975  00CE  0095               	movwf	21	;volatile
   976                           
   977                           ;proyectofinal_main.c: 121:                     _delay((unsigned long)((100)*(4000000/40
      +                          00000.0)));
   978  00CF  3021               	movlw	33
   979  00D0  00F0               	movwf	??_isr
   980  00D1                     u15_27:
   981  00D1  0BF0               	decfsz	??_isr,f
   982  00D2  28D1               	goto	u15_27
   983  00D3                     i1l831:
   984                           
   985                           ;proyectofinal_main.c: 122:                     ADCON0bits.CHS=2;
   986  00D3  1283               	bcf	3,5	;RP0=0, select bank0
   987  00D4  1303               	bcf	3,6	;RP1=0, select bank0
   988  00D5  081F               	movf	31,w	;volatile
   989  00D6  39C3               	andlw	-61
   990  00D7  3808               	iorlw	8
   991  00D8  009F               	movwf	31	;volatile
   992                           
   993                           ;proyectofinal_main.c: 123:                     break;
   994  00D9  28FB               	goto	i1l841
   995  00DA                     i1l833:
   996                           
   997                           ;proyectofinal_main.c: 126:                     CCPR2L =ADRESH;
   998  00DA  081E               	movf	30,w	;volatile
   999  00DB  009B               	movwf	27	;volatile
  1000                           
  1001                           ;proyectofinal_main.c: 127:                     _delay((unsigned long)((100)*(4000000/40
      +                          00000.0)));
  1002  00DC  3021               	movlw	33
  1003  00DD  00F0               	movwf	??_isr
  1004  00DE                     u16_27:
  1005  00DE  0BF0               	decfsz	??_isr,f
  1006  00DF  28DE               	goto	u16_27
  1007  00E0                     i1l835:
  1008                           
  1009                           ;proyectofinal_main.c: 128:                     ADCON0bits.CHS=0;
  1010  00E0  30C3               	movlw	-61
  1011  00E1  1283               	bcf	3,5	;RP0=0, select bank0
  1012  00E2  1303               	bcf	3,6	;RP1=0, select bank0
  1013  00E3  059F               	andwf	31,f	;volatile
  1014                           
  1015                           ;proyectofinal_main.c: 129:                     break;
  1016  00E4  28FB               	goto	i1l841
  1017  00E5                     i1l839:
  1018  00E5  0C1F               	rrf	31,w	;volatile
  1019  00E6  00F0               	movwf	??_isr
  1020  00E7  0C70               	rrf	??_isr,w
  1021  00E8  390F               	andlw	15
  1022  00E9  00F1               	movwf	??_isr+1
  1023  00EA  01F2               	clrf	??_isr+2
  1024                           
  1025                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1026                           ; Switch size 1, requested type "simple"
  1027                           ; Number of cases is 1, Range of values is 0 to 0
  1028                           ; switch strategies available:
  1029                           ; Name         Instructions Cycles
  1030                           ; simple_byte            4     3 (average)
  1031                           ; direct_byte           11     8 (fixed)
  1032                           ; jumptable            260     6 (fixed)
  1033                           ;	Chosen strategy is simple_byte
  1034  00EB  0872               	movf	??_isr+2,w
  1035  00EC  3A00               	xorlw	0	; case 0
  1036  00ED  1903               	skipnz
  1037  00EE  28F0               	goto	i1l1013
  1038  00EF  28FB               	goto	i1l841
  1039  00F0                     i1l1013:
  1040                           
  1041                           ; Switch size 1, requested type "simple"
  1042                           ; Number of cases is 3, Range of values is 0 to 2
  1043                           ; switch strategies available:
  1044                           ; Name         Instructions Cycles
  1045                           ; simple_byte           10     6 (average)
  1046                           ; direct_byte           17     8 (fixed)
  1047                           ; jumptable            260     6 (fixed)
  1048                           ;	Chosen strategy is simple_byte
  1049  00F0  0871               	movf	??_isr+1,w
  1050  00F1  3A00               	xorlw	0	; case 0
  1051  00F2  1903               	skipnz
  1052  00F3  28BE               	goto	i1l825
  1053  00F4  3A01               	xorlw	1	; case 1
  1054  00F5  1903               	skipnz
  1055  00F6  28CD               	goto	i1l829
  1056  00F7  3A03               	xorlw	3	; case 2
  1057  00F8  1903               	skipnz
  1058  00F9  28DA               	goto	i1l833
  1059  00FA  28FB               	goto	i1l841
  1060  00FB                     i1l841:
  1061                           
  1062                           ;proyectofinal_main.c: 131:             _delay((unsigned long)((100)*(4000000/4000000.0)
      +                          ));
  1063  00FB  3021               	movlw	33
  1064  00FC  00F0               	movwf	??_isr
  1065  00FD                     u17_27:
  1066  00FD  0BF0               	decfsz	??_isr,f
  1067  00FE  28FD               	goto	u17_27
  1068  00FF                     i1l843:
  1069                           
  1070                           ;proyectofinal_main.c: 132:             ADCON0bits.GO=1;
  1071  00FF  1283               	bcf	3,5	;RP0=0, select bank0
  1072  0100  1303               	bcf	3,6	;RP1=0, select bank0
  1073  0101  149F               	bsf	31,1	;volatile
  1074  0102                     i1l91:
  1075  0102  0876               	movf	??_isr+6,w
  1076  0103  00FF               	movwf	btemp+1
  1077  0104  0875               	movf	??_isr+5,w
  1078  0105  008A               	movwf	10
  1079  0106  0874               	movf	??_isr+4,w
  1080  0107  0084               	movwf	4
  1081  0108  0E73               	swapf	??_isr+3,w
  1082  0109  0083               	movwf	3
  1083  010A  0EFE               	swapf	btemp,f
  1084  010B  0E7E               	swapf	btemp,w
  1085  010C  0009               	retfie
  1086  010D                     __end_of_isr:
  1087  007E                     btemp	set	126	;btemp
  1088  007E                     wtemp0	set	126
  1089                           
  1090                           	psect	intentry
  1091  0004                     __pintentry:	
  1092                           ;incstack = 0
  1093                           ; Regs used in _isr: [wreg-fsr0h+status,2+status,0+btemp+1]
  1094                           
  1095  0004                     interrupt_function:
  1096  007E                     saved_w	set	btemp
  1097  0004  00FE               	movwf	btemp
  1098  0005  0E03               	swapf	3,w
  1099  0006  00F3               	movwf	??_isr+3
  1100  0007  0804               	movf	4,w
  1101  0008  00F4               	movwf	??_isr+4
  1102  0009  080A               	movf	10,w
  1103  000A  00F5               	movwf	??_isr+5
  1104  000B  1283               	bcf	3,5	;RP0=0, select bank0
  1105  000C  1303               	bcf	3,6	;RP1=0, select bank0
  1106  000D  087F               	movf	btemp+1,w
  1107  000E  00F6               	movwf	??_isr+6
  1108  000F  120A  118A  283D   	ljmp	_isr
  1109                           
  1110                           	psect	config
  1111                           
  1112                           ;Config register CONFIG1 @ 0x2007
  1113                           ;	Oscillator Selection bits
  1114                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1115                           ;	Watchdog Timer Enable bit
  1116                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1117                           ;	Power-up Timer Enable bit
  1118                           ;	PWRTE = OFF, PWRT disabled
  1119                           ;	RE3/MCLR pin function select bit
  1120                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1121                           ;	Code Protection bit
  1122                           ;	CP = OFF, Program memory code protection is disabled
  1123                           ;	Data Code Protection bit
  1124                           ;	CPD = OFF, Data memory code protection is disabled
  1125                           ;	Brown Out Reset Selection bits
  1126                           ;	BOREN = OFF, BOR disabled
  1127                           ;	Internal External Switchover bit
  1128                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1129                           ;	Fail-Safe Clock Monitor Enabled bit
  1130                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1131                           ;	Low Voltage Programming Enable bit
  1132                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1133                           ;	In-Circuit Debugger Mode bit
  1134                           ;	DEBUG = 0x1, unprogrammed default
  1135  2007                     	org	8199
  1136  2007  20D4               	dw	8404
  1137                           
  1138                           ;Config register CONFIG2 @ 0x2008
  1139                           ;	Brown-out Reset Selection bit
  1140                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1141                           ;	Flash Program Memory Self Write Enable bits
  1142                           ;	WRT = OFF, Write protection off
  1143  2008                     	org	8200
  1144  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        5
    BSS         6
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      7      13
    BANK0            80      2       7
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    _main->_setup

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              1 BANK0      1     1      0
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                1     1      0       0
                                              0 BANK0      1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _isr                                                  7     7      0       0
                                              0 COMMON     7     7      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BANK3               60      0       0       9        0.0%
BITBANK3            60      0       0       8        0.0%
SFR3                 0      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
BANK2               60      0       0      11        0.0%
BITBANK2            60      0       0      10        0.0%
SFR2                 0      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
BANK1               50      0       0       7        0.0%
BITBANK1            50      0       0       6        0.0%
SFR1                 0      0       0       2        0.0%
BITSFR1              0      0       0       2        0.0%
BANK0               50      2       7       5        8.8%
BITBANK0            50      0       0       4        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR0              0      0       0       1        0.0%
COMMON               E      7       D       1       92.9%
BITCOMMON            E      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
DATA                 0      0      14      12        0.0%
ABS                  0      0      14       3        0.0%
NULL                 0      0       0       0        0.0%
STACK                0      0       0       2        0.0%
EEDATA             100      0       0       0        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Thu Jun 03 00:36:38 2021

                     l96 0182                       l97 0182                       u97 017C  
                    l102 0172                      l911 0126                      l921 012F  
                    l913 0127                      l905 010D                      l931 013C  
                    l923 0132                      l915 0128                      l907 0118  
                    l941 0151                      l933 0143                      l925 0133  
                    l917 0129                      l909 0120                      l951 0160  
                    l943 0153                      l935 0146                      l927 0134  
                    l919 012B                      l961 0166                      l953 0161  
                    l945 0155                      l937 0149                      l929 013A  
                    l971 016D                      l963 0169                      l955 0162  
                    l947 0158                      l939 014D                      l973 016E  
                    l965 016A                      l957 0164                      l949 015E  
                    l981 017F                      l975 016F                      l967 016B  
                    l959 0165                      l969 016C                      l977 0173  
                    l979 0178                      u107 0140                      _isr 003D  
                    fsr0 0004                     ?_isr 0070                     i1l82 00A1  
                   i1l91 0102                     _TMR0 0001                     u1_20 0041  
                   u1_21 0040                     u2_20 004E                     u2_21 004D  
                   u2_25 004A                     u3_20 005B                     u3_21 005A  
                   u3_25 0057                     u4_20 007F                     u4_21 007E  
                   u4_25 007B                     u5_20 008C                     u5_21 008B  
                   u5_25 0088                     u6_20 00B9                     u6_21 00B8  
                   u7_20 00BD                     u7_21 00BC                     _main 0173  
         _botonPrevState 007B                     btemp 007E                     start 0012  
                  ??_isr 0070                    ?_main 0070                    _EEADR 010D  
                  _EEDAT 010C                    i1l801 0098                    i1l811 00AD  
                  i1l803 009B                    i1l821 00B9                    i1l813 00B0  
                  i1l805 009C                    i1l831 00D3                    i1l815 00B1  
                  i1l807 009F                    i1l833 00DA                    i1l841 00FB  
                  i1l825 00BE                    i1l817 00B4                    i1l809 00A6  
                  i1l843 00FF                    i1l835 00E0                    i1l827 00C9  
                  i1l819 00B5                    i1l829 00CD                    i1l781 005B  
                  i1l839 00E5                    i1l791 0070                    i1l783 0060  
                  i1l775 003D                    i1l785 0069                    i1l793 0072  
                  i1l777 0041                    i1l795 007F                    i1l787 006C  
                  i1l779 004E                    i1l797 008C                    i1l789 006D  
                  i1l799 0091                    u11_27 0064                    u12_27 0093  
                  u13_27 00A8                    u14_27 00C7                    u15_27 00D1  
                  u16_27 00DE                    u17_27 00FD                    _PORTA 0005  
                  _PORTB 0006                    _PORTD 0008                    _PORTE 0009  
                  _TRISD 0088                    _TRISE 0089                    _setup 010D  
                  pclath 000A                    status 0003                    wtemp0 007E  
        __initialization 0015             __end_of_main 0186                   ??_main 0026  
                 _ADRESH 001E                   _CCPR1L 0015                   _CCPR2L 001B  
                 _EECON2 018D                   ?_setup 0070                   i1l1013 00F0  
                 _cuenta 0079                   saved_w 007E  __end_of__initialization 0039  
         __pcstackCOMMON 0070             __pidataBANK0 0186            __end_of_setup 0173  
         _OPTION_REGbits 0081                  ??_setup 0025               __pmaintext 0173  
             __pintentry 0004                _ANSELbits 0188                  __ptext1 010D  
                __ptext2 003D                _T2CONbits 0012             __size_of_isr 00D0  
   end_of_initialization 0039                _PORTDbits 0008                _TRISAbits 0085  
              _TRISBbits 0086                _TRISCbits 0087              _CCP1CONbits 0017  
            _CCP2CONbits 001D      start_initialization 0015              __end_of_isr 010D  
            __pdataBANK0 0020              __pbssCOMMON 0077                ___latbits 0002  
          __pcstackBANK0 0025           __size_of_setup 0066        interrupt_function 0004  
               _PIE1bits 008C                 _PIR1bits 000C                 _PIR2bits 000D  
            _antirrebote 0077               _ADCON0bits 001F               _ADCON1bits 009F  
             _EECON1bits 018C           _potenciometro1 0020            __size_of_main 0013  
               _potValue 007C               _INTCONbits 000B                 intlevel1 0000  
             _OSCCONbits 008F  
