#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May  7 22:50:47 2020
# Process ID: 10712
# Current directory: G:/MIET/PLIS/labs/MIET_FPGA_practicum/lab2/tmp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent864 G:\MIET\PLIS\labs\MIET_FPGA_practicum\lab2\tmp\lab2.xpr
# Log file: G:/MIET/PLIS/labs/MIET_FPGA_practicum/lab2/tmp/vivado.log
# Journal file: G:/MIET/PLIS/labs/MIET_FPGA_practicum/lab2/tmp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/MIET/PLIS/labs/MIET_FPGA_practicum/lab2/tmp/lab2.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse G:/MIET/PLIS/labs/MIET_FPGA_practicum/lab2/xdc/Arty-A7-100-Master.xdc
launch_simulation
source lab2_tb.tcl
remove_forces { {/lab2_tb/key_i} }
relaunch_sim
save_wave_config {G:/MIET/PLIS/labs/MIET_FPGA_practicum/lab2/tmp/lab2_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse G:/MIET/PLIS/labs/MIET_FPGA_practicum/lab2/tmp/lab2_tb_behav.wcfg
set_property xsim.view G:/MIET/PLIS/labs/MIET_FPGA_practicum/lab2/tmp/lab2_tb_behav.wcfg [get_filesets sim_1]
