

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   10 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        6 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_nrsG5i
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_4.elf
()

Finished parsing .elf file _cuobjdump_4.elf
Parsing .ptx file _cuobjdump_4.ptx
Finished parsing .ptx file _cuobjdump_4.ptx
Parsing .sass file _cuobjdump_4.sass
Finished parsing .sass file _cuobjdump_4.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_4.ptx _cuobjdump_4.sass _cuobjdump_4.elf _ptxplus_nfdpwI
GPGPU-Sim PTX: removing temporary files using "rm -f _ptxplus_nfdpwI"
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z14calculate_tempiPfS_iiiiffffff" from 0x100 to 0x110 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:53) @$p0.sf bra l0x00000158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:85) l0x00000158: nop;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:56) @$p0.ne bra l0x00000158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:85) l0x00000158: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:65) @$p0.sf bra l0x00000158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:85) l0x00000158: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (_1.ptx:68) @$p0.ne bra l0x00000158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:85) l0x00000158: nop;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (_1.ptx:88) @$p0.ne bra l0x00000550;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:220) l0x00000578: @$p0.eq retp;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x308 (_1.ptx:141) @$p0.ne bra l0x000004c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:198) l0x000004c8: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x320 (_1.ptx:144) @$p0.ne bra l0x000004c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:198) l0x000004c8: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (_1.ptx:146) @$p0.ne bra l0x000004c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:198) l0x000004c8: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x340 (_1.ptx:148) @$p0.ne bra l0x000004c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:198) l0x000004c8: nop;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x350 (_1.ptx:150) @$p0.ne bra l0x000004c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:198) l0x000004c8: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x360 (_1.ptx:152) @$p0.ne bra l0x000004c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:198) l0x000004c8: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x370 (_1.ptx:154) @$p0.ne bra l0x000004c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:198) l0x000004c8: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x380 (_1.ptx:156) @$p0.ne bra l0x000004c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:198) l0x000004c8: nop;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4e0 (_1.ptx:201) @$p0.ne bra l0x00000568;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:220) l0x00000578: @$p0.eq retp;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x540 (_1.ptx:213) @$p1.ne bra l0x000002e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:220) l0x00000578: @$p0.eq retp;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x548 (_1.ptx:214) bra l0x00000578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:220) l0x00000578: @$p0.eq retp;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x560 (_1.ptx:217) bra l0x00000578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:220) l0x00000578: @$p0.eq retp;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x570 (_1.ptx:219) bra l0x00000578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:220) l0x00000578: @$p0.eq retp;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xMYDb8"
Running: cat _ptx_xMYDb8 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lNPvUx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_10 -v _ptx2_lNPvUx --output-file  /dev/null 2> _ptx_xMYDb8info"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=27, lmem=0, smem=3152, cmem=16
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xMYDb8 _ptx2_lNPvUx _ptx_xMYDb8info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(6,1,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 126368 (ipc=252.7) sim_rate=63184 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 01:22:17 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,13,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,7,0) tid=(15,6,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,3,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 375384 (ipc=375.4) sim_rate=125128 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 01:22:18 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,4,0) tid=(3,9,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,4,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 586304 (ipc=293.2) sim_rate=146576 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 01:22:19 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(6,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(3,4,0) tid=(15,11,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(6,4,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 854224 (ipc=341.7) sim_rate=170844 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 01:22:20 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(6,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,3,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1083984 (ipc=361.3) sim_rate=180664 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 01:22:21 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,2,0) tid=(15,13,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(4,1,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1276480 (ipc=364.7) sim_rate=182354 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 01:22:22 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(6,6,0) tid=(10,4,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,3,0) tid=(9,10,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,3,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1518769 (ipc=379.7) sim_rate=189846 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 01:22:23 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,3,0) tid=(4,12,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,2,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1759893 (ipc=391.1) sim_rate=195543 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 01:22:24 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(6,3,0) tid=(8,11,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(6,3,0) tid=(9,15,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,2,0) tid=(6,13,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(3,1,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2034152 (ipc=406.8) sim_rate=203415 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 01:22:25 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,0,0) tid=(4,9,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,1,0) tid=(4,1,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2283996 (ipc=415.3) sim_rate=207636 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 01:22:26 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(6,4,0) tid=(2,9,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,0,0) tid=(1,10,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,1,0) tid=(14,13,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2522121 (ipc=420.4) sim_rate=210176 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 01:22:27 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(6,1,0) tid=(4,9,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2722065 (ipc=418.8) sim_rate=209389 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 01:22:28 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,2,0) tid=(3,14,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,1,0) tid=(11,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,3,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2937070 (ipc=419.6) sim_rate=209790 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 01:22:29 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(6,4,0) tid=(0,10,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,4,0) tid=(10,3,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(4,2,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3143669 (ipc=419.2) sim_rate=196479 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 01:22:31 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7638,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(7639,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7648,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(7649,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7654,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(7655,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7673,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(7674,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7679,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7680,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7680,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7681,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7690,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7691,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7703,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7708,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7714,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7716,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7717,0), 3 CTAs running
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3369161 (ipc=421.1) sim_rate=198185 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 01:22:32 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(7,5,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8016,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8039,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8044,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8058,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8075,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8081,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8082,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8182,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8184,0), 3 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,7,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8213,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8238,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8239,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8242,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8294,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8311,0), 2 CTAs running
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,4,0) tid=(5,15,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3591428 (ipc=422.5) sim_rate=199523 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 01:22:33 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(6,3,0) tid=(9,4,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,5,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3794650 (ipc=421.6) sim_rate=199718 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 01:22:34 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,6,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9232,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9277,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9280,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9339,0), 1 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(5,6,0) tid=(6,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9392,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9410,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9411,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9467,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9473,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 3982842 (ipc=419.2) sim_rate=199142 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 01:22:35 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9504,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9525,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9527,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9534,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9538,0), 1 CTAs running
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(7,6,0) tid=(6,9,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,6,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4138743 (ipc=413.9) sim_rate=197083 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 01:22:36 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(7,6,0) tid=(6,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10313,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10333,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10379,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10382,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10387,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10408,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10565,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10579,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10622,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10737,0), 1 CTAs running
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(6,7,0) tid=(1,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10798,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10809,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 4306073 (ipc=374.4) sim_rate=195730 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 01:22:37 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(5,7,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12217,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12258,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12310,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12313,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 12314
gpu_sim_insn = 4338121
gpu_ipc =     352.2918
gpu_tot_sim_cycle = 12314
gpu_tot_sim_insn = 4338121
gpu_tot_ipc =     352.2918
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5479
gpu_stall_icnt2sh    = 6726
gpu_total_sim_rate=197187

========= Core RFC stats =========
	Total RFC Accesses     = 372245
	Total RFC Misses       = 142566
	Total RFC Read Misses  = 94121
	Total RFC Write Misses = 48445
	Total RFC Evictions    = 127341

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 111112
	L1I_total_cache_misses = 3603
	L1I_total_cache_miss_rate = 0.0324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 69, Reservation_fails = 248
	L1D_cache_core[1]: Access = 166, Miss = 60, Miss_rate = 0.361, Pending_hits = 66, Reservation_fails = 294
	L1D_cache_core[2]: Access = 143, Miss = 58, Miss_rate = 0.406, Pending_hits = 67, Reservation_fails = 347
	L1D_cache_core[3]: Access = 168, Miss = 59, Miss_rate = 0.351, Pending_hits = 72, Reservation_fails = 210
	L1D_cache_core[4]: Access = 166, Miss = 56, Miss_rate = 0.337, Pending_hits = 70, Reservation_fails = 211
	L1D_cache_core[5]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 72, Reservation_fails = 234
	L1D_cache_core[6]: Access = 164, Miss = 59, Miss_rate = 0.360, Pending_hits = 71, Reservation_fails = 319
	L1D_cache_core[7]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 69, Reservation_fails = 434
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 68, Reservation_fails = 430
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 68, Reservation_fails = 408
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 64, Reservation_fails = 493
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 68, Reservation_fails = 499
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 61, Reservation_fails = 362
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 61, Reservation_fails = 454
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 62, Reservation_fails = 476
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 861
	L1D_total_cache_miss_rate = 0.3859
	L1D_total_cache_pending_hits = 1008
	L1D_total_cache_reservation_fails = 5419
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 107509
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3603
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
220, 396, 498, 572, 572, 500, 402, 304, 294, 396, 498, 572, 572, 500, 402, 304, 294, 396, 498, 572, 572, 500, 402, 304, 294, 396, 498, 572, 275, 267, 251, 235, 
gpgpu_n_tot_thrd_icount = 6855680
gpgpu_n_tot_w_icount = 214240
gpgpu_n_stall_shd_mem = 6666
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 854
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 254477
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6666
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37966	W0_Idle:31576	W0_Scoreboard:43840	W1:0	W2:0	W3:636	W4:1024	W5:1263	W6:5103	W7:1179	W8:10659	W9:1179	W10:5609	W11:552	W12:9507	W13:584	W14:6073	W15:0	W16:13512	W17:0	W18:3321	W19:0	W20:13799	W21:0	W22:3446	W23:0	W24:15310	W25:0	W26:3542	W27:0	W28:13466	W29:0	W30:1536	W31:0	W32:102940
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6832 {8:854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116144 {136:854,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 349 
max_icnt2mem_latency = 585 
max_icnt2sh_latency = 12313 
mrq_lat_table:59 	5 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	325 	596 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	680 	204 	194 	98 	85 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23 	566 	249 	16 	0 	0 	0 	0 	0 	96 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       943      7407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       810         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3635         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      4535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.666667       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 71/10 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 71
min_bank_accesses = 0!
chip skew: 13/11 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5182      6905    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4926      7590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3354      7450    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5938      5684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5594      4798    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4420      4023    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        521       744         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        470       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        520       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        707       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        674       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        663       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16254 n_nop=16222 n_act=4 n_pre=2 n_req=13 n_rd=26 n_write=0 bw_util=0.003199
n_activity=240 dram_eff=0.2167
bk0: 16a 16183i bk1: 10a 16189i bk2: 0a 16252i bk3: 0a 16253i bk4: 0a 16253i bk5: 0a 16253i bk6: 0a 16253i bk7: 0a 16253i bk8: 0a 16253i bk9: 0a 16254i bk10: 0a 16254i bk11: 0a 16255i bk12: 0a 16255i bk13: 0a 16255i bk14: 0a 16255i bk15: 0a 16256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000861326
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16254 n_nop=16224 n_act=4 n_pre=2 n_req=12 n_rd=24 n_write=0 bw_util=0.002953
n_activity=244 dram_eff=0.1967
bk0: 16a 16156i bk1: 8a 16224i bk2: 0a 16252i bk3: 0a 16253i bk4: 0a 16253i bk5: 0a 16253i bk6: 0a 16253i bk7: 0a 16253i bk8: 0a 16254i bk9: 0a 16254i bk10: 0a 16255i bk11: 0a 16255i bk12: 0a 16255i bk13: 0a 16255i bk14: 0a 16255i bk15: 0a 16255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00178418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16254 n_nop=16228 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.002707
n_activity=190 dram_eff=0.2316
bk0: 14a 16187i bk1: 8a 16222i bk2: 0a 16252i bk3: 0a 16253i bk4: 0a 16253i bk5: 0a 16253i bk6: 0a 16253i bk7: 0a 16253i bk8: 0a 16253i bk9: 0a 16255i bk10: 0a 16255i bk11: 0a 16255i bk12: 0a 16255i bk13: 0a 16255i bk14: 0a 16255i bk15: 0a 16255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00092285
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16254 n_nop=16226 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.002953
n_activity=217 dram_eff=0.2212
bk0: 16a 16183i bk1: 8a 16223i bk2: 0a 16252i bk3: 0a 16252i bk4: 0a 16253i bk5: 0a 16253i bk6: 0a 16253i bk7: 0a 16253i bk8: 0a 16253i bk9: 0a 16255i bk10: 0a 16255i bk11: 0a 16255i bk12: 0a 16255i bk13: 0a 16255i bk14: 0a 16255i bk15: 0a 16255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00110742
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16254 n_nop=16226 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.002953
n_activity=218 dram_eff=0.2202
bk0: 16a 16181i bk1: 8a 16224i bk2: 0a 16252i bk3: 0a 16252i bk4: 0a 16252i bk5: 0a 16253i bk6: 0a 16253i bk7: 0a 16253i bk8: 0a 16254i bk9: 0a 16254i bk10: 0a 16255i bk11: 0a 16255i bk12: 0a 16255i bk13: 0a 16255i bk14: 0a 16255i bk15: 0a 16256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00172265
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16254 n_nop=16228 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.002707
n_activity=227 dram_eff=0.1938
bk0: 14a 16189i bk1: 8a 16225i bk2: 0a 16252i bk3: 0a 16252i bk4: 0a 16252i bk5: 0a 16253i bk6: 0a 16253i bk7: 0a 16254i bk8: 0a 16254i bk9: 0a 16254i bk10: 0a 16254i bk11: 0a 16255i bk12: 0a 16255i bk13: 0a 16255i bk14: 0a 16255i bk15: 0a 16256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000799803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 392
L2_cache_bank[1]: Access = 92, Miss = 5, Miss_rate = 0.054, Pending_hits = 12, Reservation_fails = 220
L2_cache_bank[2]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 24, Reservation_fails = 495
L2_cache_bank[3]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 11, Reservation_fails = 72
L2_cache_bank[4]: Access = 116, Miss = 7, Miss_rate = 0.060, Pending_hits = 16, Reservation_fails = 354
L2_cache_bank[5]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 8, Reservation_fails = 66
L2_cache_bank[6]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 22, Reservation_fails = 448
L2_cache_bank[7]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 152
L2_cache_bank[8]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 20, Reservation_fails = 396
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 143
L2_cache_bank[10]: Access = 114, Miss = 7, Miss_rate = 0.061, Pending_hits = 14, Reservation_fails = 234
L2_cache_bank[11]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 9, Reservation_fails = 9
L2_total_cache_accesses = 1288
L2_total_cache_misses = 71
L2_total_cache_miss_rate = 0.0551
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 2981
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1229
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=5484
icnt_total_pkts_simt_to_mem=1637
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.5532
	minimum = 6
	maximum = 174
Network latency average = 16.3513
	minimum = 6
	maximum = 174
Slowest packet = 1275
Flit latency average = 13.7298
	minimum = 6
	maximum = 174
Slowest flit = 3075
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00774788
	minimum = 0.00617184 (at node 18)
	maximum = 0.0125061 (at node 15)
Accepted packet rate average = 0.00774788
	minimum = 0.00617184 (at node 18)
	maximum = 0.0125061 (at node 15)
Injected flit rate average = 0.021418
	minimum = 0.00828325 (at node 0)
	maximum = 0.0514861 (at node 15)
Accepted flit rate average= 0.021418
	minimum = 0.00828325 (at node 20)
	maximum = 0.0302907 (at node 1)
Injected packet length average = 2.76436
Accepted packet length average = 2.76436
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 197187 (inst/sec)
gpgpu_simulation_rate = 559 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,12314)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,12314)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,12314)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,12314)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,5,0) tid=(12,6,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,4,0) tid=(12,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,2,0) tid=(4,3,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,4,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 12814  inst.: 4691589 (ipc=706.9) sim_rate=195482 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 01:22:39 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(6,6,0) tid=(8,12,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,0,0) tid=(4,9,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,0,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 13314  inst.: 5050470 (ipc=712.3) sim_rate=194248 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 01:22:41 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(2,3,0) tid=(0,4,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,0,0) tid=(11,6,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 13814  inst.: 5350649 (ipc=675.0) sim_rate=198172 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 01:22:42 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,1,0) tid=(13,3,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,0,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 14314  inst.: 5625685 (ipc=643.8) sim_rate=200917 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 01:22:43 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,1,0) tid=(9,3,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(3,4,0) tid=(9,4,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,0,0) tid=(11,13,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,2,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 14814  inst.: 5884770 (ipc=618.7) sim_rate=202923 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 01:22:44 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(6,2,0) tid=(11,7,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,0,0) tid=(5,8,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 15314  inst.: 6144093 (ipc=602.0) sim_rate=204803 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 01:22:45 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(7,2,0) tid=(3,13,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,0,0) tid=(5,12,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,1,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 15814  inst.: 6375294 (ipc=582.0) sim_rate=205654 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 01:22:46 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(4,5,0) tid=(8,9,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,3,0) tid=(6,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3941,12314), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(3942,12314)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3985,12314), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(3986,12314)
GPGPU-Sim uArch: cycles simulated: 16314  inst.: 6599876 (ipc=565.4) sim_rate=199996 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 01:22:48 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4018,12314), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(4019,12314)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4033,12314), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(4034,12314)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4040,12314), 3 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(2,5,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4043,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4047,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4075,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4108,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4111,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4157,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4170,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4171,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4190,12314), 3 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(2,3,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4270,12314), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,3,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 16814  inst.: 6833961 (ipc=554.6) sim_rate=200998 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 01:22:49 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1,3,0) tid=(1,6,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,3,0) tid=(10,11,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(5,2,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 17314  inst.: 7055706 (ipc=543.5) sim_rate=201591 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 01:22:50 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(6,4,0) tid=(8,2,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(5,5,0) tid=(13,13,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5407,12314), 2 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(7,3,0) tid=(5,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5464,12314), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5469,12314), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 17814  inst.: 7315735 (ipc=541.4) sim_rate=203214 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 01:22:51 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5520,12314), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5552,12314), 3 CTAs running
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,4,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5604,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5652,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5653,12314), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5716,12314), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5759,12314), 2 CTAs running
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(3,5,0) tid=(12,11,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5823,12314), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5828,12314), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5840,12314), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5845,12314), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5893,12314), 2 CTAs running
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(4,4,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 18314  inst.: 7561460 (ipc=537.2) sim_rate=204363 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 01:22:52 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,4,0) tid=(8,5,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,7,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 18814  inst.: 7782148 (ipc=529.9) sim_rate=204793 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 01:22:53 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(6,4,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 19314  inst.: 7991950 (ipc=522.0) sim_rate=204921 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 01:22:54 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(5,4,0) tid=(15,14,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,5,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7281,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7323,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7342,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7389,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7398,12314), 2 CTAs running
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(6,6,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7458,12314), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7477,12314), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 19814  inst.: 8200717 (ipc=515.0) sim_rate=205017 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 01:22:55 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7500,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7511,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7513,12314), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7525,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7563,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7572,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7608,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7628,12314), 1 CTAs running
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(7,5,0) tid=(8,5,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,7,0) tid=(1,14,0)
GPGPU-Sim uArch: cycles simulated: 20314  inst.: 8376548 (ipc=504.8) sim_rate=204306 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 01:22:56 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(5,5,0) tid=(6,6,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 20814  inst.: 8514868 (ipc=491.4) sim_rate=202734 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 01:22:57 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8686,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8708,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8720,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8729,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8737,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8741,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8762,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(3,6,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8922,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8980,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8986,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9033,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9170,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9174,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9292,12314), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9314,12314), 1 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(6,7,0) tid=(4,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10432,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10473,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10487,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 22814  inst.: 8676242 (ipc=413.2) sim_rate=201773 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 01:22:58 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10525,12314), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 8.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 10526
gpu_sim_insn = 4338121
gpu_ipc =     412.1339
gpu_tot_sim_cycle = 22840
gpu_tot_sim_insn = 8676242
gpu_tot_ipc =     379.8705
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5486
gpu_stall_icnt2sh    = 7135
gpu_total_sim_rate=201773

========= Core RFC stats =========
	Total RFC Accesses     = 742677
	Total RFC Misses       = 283163
	Total RFC Read Misses  = 187093
	Total RFC Write Misses = 96070
	Total RFC Evictions    = 255749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 222224
	L1I_total_cache_misses = 3603
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 81, Reservation_fails = 248
	L1D_cache_core[1]: Access = 310, Miss = 76, Miss_rate = 0.245, Pending_hits = 75, Reservation_fails = 294
	L1D_cache_core[2]: Access = 289, Miss = 74, Miss_rate = 0.256, Pending_hits = 80, Reservation_fails = 347
	L1D_cache_core[3]: Access = 306, Miss = 75, Miss_rate = 0.245, Pending_hits = 89, Reservation_fails = 210
	L1D_cache_core[4]: Access = 306, Miss = 75, Miss_rate = 0.245, Pending_hits = 86, Reservation_fails = 211
	L1D_cache_core[5]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 85, Reservation_fails = 234
	L1D_cache_core[6]: Access = 306, Miss = 75, Miss_rate = 0.245, Pending_hits = 81, Reservation_fails = 319
	L1D_cache_core[7]: Access = 304, Miss = 76, Miss_rate = 0.250, Pending_hits = 83, Reservation_fails = 434
	L1D_cache_core[8]: Access = 305, Miss = 74, Miss_rate = 0.243, Pending_hits = 80, Reservation_fails = 430
	L1D_cache_core[9]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 83, Reservation_fails = 408
	L1D_cache_core[10]: Access = 286, Miss = 74, Miss_rate = 0.259, Pending_hits = 79, Reservation_fails = 493
	L1D_cache_core[11]: Access = 314, Miss = 74, Miss_rate = 0.236, Pending_hits = 77, Reservation_fails = 499
	L1D_cache_core[12]: Access = 282, Miss = 71, Miss_rate = 0.252, Pending_hits = 75, Reservation_fails = 362
	L1D_cache_core[13]: Access = 306, Miss = 72, Miss_rate = 0.235, Pending_hits = 75, Reservation_fails = 454
	L1D_cache_core[14]: Access = 282, Miss = 71, Miss_rate = 0.252, Pending_hits = 74, Reservation_fails = 476
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1106
	L1D_total_cache_miss_rate = 0.2479
	L1D_total_cache_pending_hits = 1203
	L1D_total_cache_reservation_fails = 5419
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 218621
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3603
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
440, 792, 996, 1144, 1144, 1000, 804, 608, 588, 792, 996, 1144, 1144, 1000, 804, 608, 588, 792, 996, 1144, 1144, 1000, 804, 608, 588, 792, 996, 1144, 847, 767, 502, 470, 
gpgpu_n_tot_thrd_icount = 13711360
gpgpu_n_tot_w_icount = 428480
gpgpu_n_stall_shd_mem = 7913
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1092
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 508954
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7913
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58167	W0_Idle:42787	W0_Scoreboard:76060	W1:0	W2:0	W3:1272	W4:2048	W5:2526	W6:10206	W7:2358	W8:21318	W9:2358	W10:11218	W11:1104	W12:19014	W13:1168	W14:12146	W15:0	W16:27024	W17:0	W18:6642	W19:0	W20:27598	W21:0	W22:6892	W23:0	W24:30620	W25:0	W26:7084	W27:0	W28:26932	W29:0	W30:3072	W31:0	W32:205880
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8736 {8:1092,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148512 {136:1092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 288 
max_icnt2mem_latency = 585 
max_icnt2sh_latency = 22839 
mrq_lat_table:59 	5 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	802 	596 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1082 	277 	196 	98 	85 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	118 	688 	270 	16 	0 	0 	0 	0 	0 	96 	173 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       943      7407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       810         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3635         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      4535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.666667       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 71/10 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 71
min_bank_accesses = 0!
chip skew: 13/11 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6452      7920    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6268      8780    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4203      8661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6639      6918    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6250      6016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5225      5238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        521       744         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        470       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        520       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        707       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        674       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        663       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30148 n_nop=30116 n_act=4 n_pre=2 n_req=13 n_rd=26 n_write=0 bw_util=0.001725
n_activity=240 dram_eff=0.2167
bk0: 16a 30077i bk1: 10a 30083i bk2: 0a 30146i bk3: 0a 30147i bk4: 0a 30147i bk5: 0a 30147i bk6: 0a 30147i bk7: 0a 30147i bk8: 0a 30147i bk9: 0a 30148i bk10: 0a 30148i bk11: 0a 30149i bk12: 0a 30149i bk13: 0a 30149i bk14: 0a 30149i bk15: 0a 30150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000464376
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30148 n_nop=30118 n_act=4 n_pre=2 n_req=12 n_rd=24 n_write=0 bw_util=0.001592
n_activity=244 dram_eff=0.1967
bk0: 16a 30050i bk1: 8a 30118i bk2: 0a 30146i bk3: 0a 30147i bk4: 0a 30147i bk5: 0a 30147i bk6: 0a 30147i bk7: 0a 30147i bk8: 0a 30148i bk9: 0a 30148i bk10: 0a 30149i bk11: 0a 30149i bk12: 0a 30149i bk13: 0a 30149i bk14: 0a 30149i bk15: 0a 30149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000961921
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30148 n_nop=30122 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.001459
n_activity=190 dram_eff=0.2316
bk0: 14a 30081i bk1: 8a 30116i bk2: 0a 30146i bk3: 0a 30147i bk4: 0a 30147i bk5: 0a 30147i bk6: 0a 30147i bk7: 0a 30147i bk8: 0a 30147i bk9: 0a 30149i bk10: 0a 30149i bk11: 0a 30149i bk12: 0a 30149i bk13: 0a 30149i bk14: 0a 30149i bk15: 0a 30149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000497545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30148 n_nop=30120 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001592
n_activity=217 dram_eff=0.2212
bk0: 16a 30077i bk1: 8a 30117i bk2: 0a 30146i bk3: 0a 30146i bk4: 0a 30147i bk5: 0a 30147i bk6: 0a 30147i bk7: 0a 30147i bk8: 0a 30147i bk9: 0a 30149i bk10: 0a 30149i bk11: 0a 30149i bk12: 0a 30149i bk13: 0a 30149i bk14: 0a 30149i bk15: 0a 30149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000597055
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30148 n_nop=30120 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001592
n_activity=218 dram_eff=0.2202
bk0: 16a 30075i bk1: 8a 30118i bk2: 0a 30146i bk3: 0a 30146i bk4: 0a 30146i bk5: 0a 30147i bk6: 0a 30147i bk7: 0a 30147i bk8: 0a 30148i bk9: 0a 30148i bk10: 0a 30149i bk11: 0a 30149i bk12: 0a 30149i bk13: 0a 30149i bk14: 0a 30149i bk15: 0a 30150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000928751
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30148 n_nop=30122 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.001459
n_activity=227 dram_eff=0.1938
bk0: 14a 30083i bk1: 8a 30119i bk2: 0a 30146i bk3: 0a 30146i bk4: 0a 30146i bk5: 0a 30147i bk6: 0a 30147i bk7: 0a 30148i bk8: 0a 30148i bk9: 0a 30148i bk10: 0a 30148i bk11: 0a 30149i bk12: 0a 30149i bk13: 0a 30149i bk14: 0a 30149i bk15: 0a 30150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000431206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 8, Miss_rate = 0.036, Pending_hits = 22, Reservation_fails = 392
L2_cache_bank[1]: Access = 125, Miss = 5, Miss_rate = 0.040, Pending_hits = 12, Reservation_fails = 220
L2_cache_bank[2]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 495
L2_cache_bank[3]: Access = 108, Miss = 4, Miss_rate = 0.037, Pending_hits = 11, Reservation_fails = 72
L2_cache_bank[4]: Access = 155, Miss = 7, Miss_rate = 0.045, Pending_hits = 16, Reservation_fails = 354
L2_cache_bank[5]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 66
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 22, Reservation_fails = 448
L2_cache_bank[7]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 152
L2_cache_bank[8]: Access = 170, Miss = 8, Miss_rate = 0.047, Pending_hits = 20, Reservation_fails = 396
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 143
L2_cache_bank[10]: Access = 152, Miss = 7, Miss_rate = 0.046, Pending_hits = 14, Reservation_fails = 234
L2_cache_bank[11]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 9, Reservation_fails = 9
L2_total_cache_accesses = 1765
L2_total_cache_misses = 71
L2_total_cache_miss_rate = 0.0402
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 2981
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1229
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6913
icnt_total_pkts_simt_to_mem=2463
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5273
	minimum = 6
	maximum = 44
Network latency average = 9.49057
	minimum = 6
	maximum = 36
Slowest packet = 2712
Flit latency average = 8.74279
	minimum = 6
	maximum = 32
Slowest flit = 7686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00335677
	minimum = 0.00285009 (at node 3)
	maximum = 0.00646019 (at node 17)
Accepted packet rate average = 0.00335677
	minimum = 0.00285009 (at node 3)
	maximum = 0.00646019 (at node 17)
Injected flit rate average = 0.0079345
	minimum = 0.00465514 (at node 6)
	maximum = 0.0193806 (at node 17)
Accepted flit rate average= 0.0079345
	minimum = 0.00532016 (at node 21)
	maximum = 0.0111153 (at node 17)
Injected packet length average = 2.36373
Accepted packet length average = 2.36373
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 201773 (inst/sec)
gpgpu_simulation_rate = 531 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,22840)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,22840)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,22840)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,22840)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,2,0) tid=(9,13,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(7,3,0) tid=(9,5,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(6,1,0) tid=(9,3,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,2,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 23340  inst.: 9030930 (ipc=709.4) sim_rate=205248 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 01:22:59 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,1,0) tid=(1,8,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(6,1,0) tid=(1,1,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(6,2,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 23840  inst.: 9389436 (ipc=713.2) sim_rate=204118 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 01:23:01 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(2,1,0) tid=(12,7,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(5,1,0) tid=(9,10,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 24340  inst.: 9690614 (ipc=676.2) sim_rate=206183 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 01:23:02 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(3,1,0) tid=(10,7,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,4,0) tid=(8,1,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,0,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 24840  inst.: 9971032 (ipc=647.4) sim_rate=203490 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 01:23:04 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(2,0,0) tid=(10,8,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 25340  inst.: 10230723 (ipc=621.8) sim_rate=204614 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 01:23:05 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,0,0) tid=(11,14,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,1,0) tid=(14,10,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(5,4,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 25840  inst.: 10492099 (ipc=605.3) sim_rate=205727 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 01:23:06 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(6,4,0) tid=(9,12,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(2,2,0) tid=(8,7,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(5,0,0) tid=(1,14,0)
GPGPU-Sim uArch: cycles simulated: 26340  inst.: 10717755 (ipc=583.3) sim_rate=206110 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 01:23:07 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,1,0) tid=(6,15,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(6,0,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3943,22840), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(3944,22840)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3987,22840), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(3988,22840)
GPGPU-Sim uArch: cycles simulated: 26840  inst.: 10939211 (ipc=565.7) sim_rate=202577 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 01:23:09 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4006,22840), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(4007,22840)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,2,0) tid=(10,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4041,22840), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(4042,22840)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4042,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4063,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4068,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4083,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4088,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4126,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4133,22840), 3 CTAs running
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(5,2,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4222,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4244,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4262,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4298,22840), 3 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(7,3,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 27340  inst.: 11170946 (ipc=554.4) sim_rate=203108 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 01:23:10 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,3,0) tid=(4,11,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,3,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 27840  inst.: 11403987 (ipc=545.5) sim_rate=203642 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 01:23:11 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(0,7,0) tid=(12,9,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(0,5,0) tid=(10,2,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,4,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5436,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5482,22840), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 28340  inst.: 11659053 (ipc=542.3) sim_rate=204544 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 01:23:12 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5519,22840), 2 CTAs running
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(7,3,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5622,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5639,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5689,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5707,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5709,22840), 2 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5716,22840), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5735,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5781,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5813,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5825,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5874,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5878,22840), 2 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 28840  inst.: 11903626 (ipc=537.9) sim_rate=205234 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 01:23:13 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(4,4,0) tid=(15,2,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(5,4,0) tid=(4,9,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(3,6,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 29340  inst.: 12120268 (ipc=529.9) sim_rate=205428 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 01:23:14 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,6,0) tid=(11,3,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(2,4,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 29840  inst.: 12331737 (ipc=522.2) sim_rate=205528 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 01:23:15 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(7,4,0) tid=(4,12,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(3,4,0) tid=(6,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7236,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7360,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7373,22840), 1 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(5,5,0) tid=(9,9,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7390,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7414,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7447,22840), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30340  inst.: 12540461 (ipc=515.2) sim_rate=205581 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 01:23:16 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7513,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7527,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7589,22840), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(6,7,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7603,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7604,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7606,22840), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7621,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7631,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7636,22840), 1 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(3,6,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 30840  inst.: 12718677 (ipc=505.3) sim_rate=205139 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 01:23:17 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(6,7,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 31340  inst.: 12853837 (ipc=491.5) sim_rate=204029 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 01:23:18 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8665,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,6,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8709,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8737,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8749,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8760,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8762,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8813,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8881,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8923,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8954,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8957,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9115,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9196,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9222,22840), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9356,22840), 1 CTAs running
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,7,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 32840  inst.: 12998320 (ipc=432.2) sim_rate=203098 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 01:23:19 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10446,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10474,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10524,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10547,22840), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 10.
Destroy streams for kernel 3: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 10548
gpu_sim_insn = 4338121
gpu_ipc =     411.2743
gpu_tot_sim_cycle = 33388
gpu_tot_sim_insn = 13014363
gpu_tot_ipc =     389.7916
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5495
gpu_stall_icnt2sh    = 7574
gpu_total_sim_rate=203349

========= Core RFC stats =========
	Total RFC Accesses     = 1112966
	Total RFC Misses       = 423744
	Total RFC Read Misses  = 280154
	Total RFC Write Misses = 143590
	Total RFC Evictions    = 384014

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 333336
	L1I_total_cache_misses = 3603
	L1I_total_cache_miss_rate = 0.0108
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 428, Miss = 89, Miss_rate = 0.208, Pending_hits = 98, Reservation_fails = 248
	L1D_cache_core[1]: Access = 456, Miss = 92, Miss_rate = 0.202, Pending_hits = 93, Reservation_fails = 294
	L1D_cache_core[2]: Access = 433, Miss = 89, Miss_rate = 0.206, Pending_hits = 90, Reservation_fails = 347
	L1D_cache_core[3]: Access = 452, Miss = 91, Miss_rate = 0.201, Pending_hits = 102, Reservation_fails = 210
	L1D_cache_core[4]: Access = 444, Miss = 88, Miss_rate = 0.198, Pending_hits = 100, Reservation_fails = 211
	L1D_cache_core[5]: Access = 426, Miss = 87, Miss_rate = 0.204, Pending_hits = 99, Reservation_fails = 234
	L1D_cache_core[6]: Access = 448, Miss = 89, Miss_rate = 0.199, Pending_hits = 100, Reservation_fails = 319
	L1D_cache_core[7]: Access = 446, Miss = 91, Miss_rate = 0.204, Pending_hits = 96, Reservation_fails = 434
	L1D_cache_core[8]: Access = 447, Miss = 93, Miss_rate = 0.208, Pending_hits = 98, Reservation_fails = 430
	L1D_cache_core[9]: Access = 435, Miss = 90, Miss_rate = 0.207, Pending_hits = 98, Reservation_fails = 408
	L1D_cache_core[10]: Access = 456, Miss = 91, Miss_rate = 0.200, Pending_hits = 95, Reservation_fails = 493
	L1D_cache_core[11]: Access = 480, Miss = 92, Miss_rate = 0.192, Pending_hits = 95, Reservation_fails = 499
	L1D_cache_core[12]: Access = 426, Miss = 86, Miss_rate = 0.202, Pending_hits = 86, Reservation_fails = 362
	L1D_cache_core[13]: Access = 472, Miss = 91, Miss_rate = 0.193, Pending_hits = 91, Reservation_fails = 454
	L1D_cache_core[14]: Access = 444, Miss = 88, Miss_rate = 0.198, Pending_hits = 87, Reservation_fails = 476
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1347
	L1D_total_cache_miss_rate = 0.2013
	L1D_total_cache_pending_hits = 1428
	L1D_total_cache_reservation_fails = 5419
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 329733
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3603
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
660, 1028, 1248, 1716, 1716, 1500, 1206, 912, 882, 1188, 1494, 1716, 1716, 1500, 1206, 912, 882, 1188, 1494, 1716, 1716, 1500, 1206, 912, 882, 1188, 1494, 1716, 1419, 1267, 753, 705, 
gpgpu_n_tot_thrd_icount = 20567040
gpgpu_n_tot_w_icount = 642720
gpgpu_n_stall_shd_mem = 9160
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1326
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 763431
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78456	W0_Idle:54111	W0_Scoreboard:108039	W1:0	W2:0	W3:1908	W4:3072	W5:3789	W6:15309	W7:3537	W8:31977	W9:3537	W10:16827	W11:1656	W12:28521	W13:1752	W14:18219	W15:0	W16:40536	W17:0	W18:9963	W19:0	W20:41397	W21:0	W22:10338	W23:0	W24:45930	W25:0	W26:10626	W27:0	W28:40398	W29:0	W30:4608	W31:0	W32:308820
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10608 {8:1326,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 180336 {136:1326,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 257 
max_icnt2mem_latency = 585 
max_icnt2sh_latency = 33387 
mrq_lat_table:59 	5 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1275 	596 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1462 	370 	196 	98 	85 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	195 	837 	278 	16 	0 	0 	0 	0 	0 	96 	173 	440 	8 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       943      7407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       810         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3635         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      4535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.666667       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 71/10 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 71
min_bank_accesses = 0!
chip skew: 13/11 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7711      8984    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7597      9964    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5037      9883    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7343      8173    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6914      7212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6021      6476    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        521       744         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        470       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        520       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        707       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        674       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        663       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44071 n_nop=44039 n_act=4 n_pre=2 n_req=13 n_rd=26 n_write=0 bw_util=0.00118
n_activity=240 dram_eff=0.2167
bk0: 16a 44000i bk1: 10a 44006i bk2: 0a 44069i bk3: 0a 44070i bk4: 0a 44070i bk5: 0a 44070i bk6: 0a 44070i bk7: 0a 44070i bk8: 0a 44070i bk9: 0a 44071i bk10: 0a 44071i bk11: 0a 44072i bk12: 0a 44072i bk13: 0a 44072i bk14: 0a 44072i bk15: 0a 44073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000317669
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44071 n_nop=44041 n_act=4 n_pre=2 n_req=12 n_rd=24 n_write=0 bw_util=0.001089
n_activity=244 dram_eff=0.1967
bk0: 16a 43973i bk1: 8a 44041i bk2: 0a 44069i bk3: 0a 44070i bk4: 0a 44070i bk5: 0a 44070i bk6: 0a 44070i bk7: 0a 44070i bk8: 0a 44071i bk9: 0a 44071i bk10: 0a 44072i bk11: 0a 44072i bk12: 0a 44072i bk13: 0a 44072i bk14: 0a 44072i bk15: 0a 44072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000658029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44071 n_nop=44045 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0009984
n_activity=190 dram_eff=0.2316
bk0: 14a 44004i bk1: 8a 44039i bk2: 0a 44069i bk3: 0a 44070i bk4: 0a 44070i bk5: 0a 44070i bk6: 0a 44070i bk7: 0a 44070i bk8: 0a 44070i bk9: 0a 44072i bk10: 0a 44072i bk11: 0a 44072i bk12: 0a 44072i bk13: 0a 44072i bk14: 0a 44072i bk15: 0a 44072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00034036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44071 n_nop=44043 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001089
n_activity=217 dram_eff=0.2212
bk0: 16a 44000i bk1: 8a 44040i bk2: 0a 44069i bk3: 0a 44069i bk4: 0a 44070i bk5: 0a 44070i bk6: 0a 44070i bk7: 0a 44070i bk8: 0a 44070i bk9: 0a 44072i bk10: 0a 44072i bk11: 0a 44072i bk12: 0a 44072i bk13: 0a 44072i bk14: 0a 44072i bk15: 0a 44072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000408432
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44071 n_nop=44043 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001089
n_activity=218 dram_eff=0.2202
bk0: 16a 43998i bk1: 8a 44041i bk2: 0a 44069i bk3: 0a 44069i bk4: 0a 44069i bk5: 0a 44070i bk6: 0a 44070i bk7: 0a 44070i bk8: 0a 44071i bk9: 0a 44071i bk10: 0a 44072i bk11: 0a 44072i bk12: 0a 44072i bk13: 0a 44072i bk14: 0a 44072i bk15: 0a 44073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000635338
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44071 n_nop=44045 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0009984
n_activity=227 dram_eff=0.1938
bk0: 14a 44006i bk1: 8a 44042i bk2: 0a 44069i bk3: 0a 44069i bk4: 0a 44069i bk5: 0a 44070i bk6: 0a 44070i bk7: 0a 44071i bk8: 0a 44071i bk9: 0a 44071i bk10: 0a 44071i bk11: 0a 44072i bk12: 0a 44072i bk13: 0a 44072i bk14: 0a 44072i bk15: 0a 44073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000294979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 286, Miss = 8, Miss_rate = 0.028, Pending_hits = 22, Reservation_fails = 392
L2_cache_bank[1]: Access = 158, Miss = 5, Miss_rate = 0.032, Pending_hits = 12, Reservation_fails = 220
L2_cache_bank[2]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 495
L2_cache_bank[3]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 11, Reservation_fails = 72
L2_cache_bank[4]: Access = 193, Miss = 7, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 354
L2_cache_bank[5]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 66
L2_cache_bank[6]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 22, Reservation_fails = 448
L2_cache_bank[7]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 152
L2_cache_bank[8]: Access = 203, Miss = 8, Miss_rate = 0.039, Pending_hits = 20, Reservation_fails = 396
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 143
L2_cache_bank[10]: Access = 187, Miss = 7, Miss_rate = 0.037, Pending_hits = 14, Reservation_fails = 234
L2_cache_bank[11]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 9
L2_total_cache_accesses = 2238
L2_total_cache_misses = 71
L2_total_cache_miss_rate = 0.0317
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 2981
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1229
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8322
icnt_total_pkts_simt_to_mem=3285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7315
	minimum = 6
	maximum = 33
Network latency average = 9.71776
	minimum = 6
	maximum = 28
Slowest packet = 3550
Flit latency average = 8.84536
	minimum = 6
	maximum = 26
Slowest flit = 9396
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00332168
	minimum = 0.00255973 (at node 4)
	maximum = 0.00644672 (at node 17)
Accepted packet rate average = 0.00332168
	minimum = 0.00255973 (at node 4)
	maximum = 0.00644672 (at node 17)
Injected flit rate average = 0.00783368
	minimum = 0.00455063 (at node 7)
	maximum = 0.0193402 (at node 17)
Accepted flit rate average= 0.00783368
	minimum = 0.00530906 (at node 21)
	maximum = 0.0110922 (at node 17)
Injected packet length average = 2.35835
Accepted packet length average = 2.35835
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 4 sec (64 sec)
gpgpu_simulation_rate = 203349 (inst/sec)
gpgpu_simulation_rate = 521 (cycle/sec)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33388)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33388)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,33388)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,33388)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(3,3,0) tid=(6,8,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,1,0) tid=(6,8,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(4,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,0,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 33888  inst.: 13368235 (ipc=707.7) sim_rate=202549 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 01:23:21 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,3,0) tid=(2,11,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(7,4,0) tid=(2,6,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,1,0) tid=(12,15,0)
GPGPU-Sim uArch: cycles simulated: 34388  inst.: 13728422 (ipc=714.1) sim_rate=201888 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 01:23:23 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(3,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,3,0) tid=(4,12,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,3,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 34888  inst.: 14024966 (ipc=673.7) sim_rate=203260 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 01:23:24 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1,3,0) tid=(5,1,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(5,3,0) tid=(11,11,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(2,2,0) tid=(4,11,0)
GPGPU-Sim uArch: cycles simulated: 35388  inst.: 14303683 (ipc=644.7) sim_rate=204338 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 01:23:25 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(6,0,0) tid=(10,1,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(3,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(0,5,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 35888  inst.: 14557201 (ipc=617.1) sim_rate=202183 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 01:23:27 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,1,0) tid=(3,14,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,0,0) tid=(11,10,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(3,0,0) tid=(13,10,0)
GPGPU-Sim uArch: cycles simulated: 36388  inst.: 14819012 (ipc=601.5) sim_rate=203000 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 01:23:28 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(7,0,0) tid=(5,8,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(7,1,0) tid=(2,10,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1,2,0) tid=(6,13,0)
GPGPU-Sim uArch: cycles simulated: 36888  inst.: 15048538 (ipc=581.2) sim_rate=203358 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 01:23:29 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1,1,0) tid=(11,8,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,0,0) tid=(13,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3969,33388), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(3970,33388)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(7,1,0) tid=(13,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3981,33388), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(3982,33388)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3990,33388), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(3991,33388)
GPGPU-Sim uArch: cycles simulated: 37388  inst.: 15273433 (ipc=564.8) sim_rate=203645 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 01:23:30 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4013,33388), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(4014,33388)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4019,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4039,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4056,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4065,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4102,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4149,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4149,33388), 3 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,3,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4158,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4188,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4244,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4254,33388), 3 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(3,2,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 37888  inst.: 15506362 (ipc=553.8) sim_rate=204031 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 01:23:31 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(5,4,0) tid=(12,8,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(7,3,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 38388  inst.: 15733020 (ipc=543.7) sim_rate=201705 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 01:23:33 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(2,7,0) tid=(6,1,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,3,0) tid=(14,7,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(3,4,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5385,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5390,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5437,33388), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 38888  inst.: 15995958 (ipc=542.1) sim_rate=202480 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 01:23:34 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1,5,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5532,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5554,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5574,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5601,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5639,33388), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5663,33388), 2 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5749,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5769,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5817,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5851,33388), 2 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,5,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5861,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5872,33388), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 39388  inst.: 16241361 (ipc=537.8) sim_rate=203017 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 01:23:35 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,4,0) tid=(4,13,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(7,6,0) tid=(13,14,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1,5,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 39888  inst.: 16458330 (ipc=529.8) sim_rate=203189 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 01:23:36 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(4,4,0) tid=(2,13,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(6,5,0) tid=(11,3,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(6,4,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 40388  inst.: 16671345 (ipc=522.4) sim_rate=203309 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 01:23:37 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,6,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7269,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7304,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7334,33388), 1 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,6,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7426,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7435,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7442,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7448,33388), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 40888  inst.: 16877394 (ipc=515.1) sim_rate=203342 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 01:23:38 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7524,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7528,33388), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7548,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7552,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7556,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7557,33388), 1 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(7,5,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7570,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7582,33388), 1 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 41388  inst.: 17054134 (ipc=505.0) sim_rate=203025 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 01:23:39 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(5,6,0) tid=(9,11,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1,6,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 41888  inst.: 17192520 (ipc=491.5) sim_rate=202264 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 01:23:40 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(4,6,0) tid=(2,11,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8692,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8700,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8713,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8723,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8728,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8730,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8831,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8885,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8956,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8962,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8987,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9167,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9184,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9198,33388), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9328,33388), 1 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(7,7,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 42888  inst.: 17305222 (ipc=451.7) sim_rate=201223 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 01:23:41 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10444,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10487,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10493,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10561,33388), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 10562
gpu_sim_insn = 4338121
gpu_ipc =     410.7291
gpu_tot_sim_cycle = 43950
gpu_tot_sim_insn = 17352484
gpu_tot_ipc =     394.8233
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5499
gpu_stall_icnt2sh    = 7893
gpu_total_sim_rate=201773

========= Core RFC stats =========
	Total RFC Accesses     = 1483327
	Total RFC Misses       = 564500
	Total RFC Read Misses  = 373263
	Total RFC Write Misses = 191237
	Total RFC Evictions    = 512351

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 444448
	L1I_total_cache_misses = 3603
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 570, Miss = 106, Miss_rate = 0.186, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[1]: Access = 619, Miss = 108, Miss_rate = 0.174, Pending_hits = 105, Reservation_fails = 294
	L1D_cache_core[2]: Access = 579, Miss = 106, Miss_rate = 0.183, Pending_hits = 105, Reservation_fails = 347
	L1D_cache_core[3]: Access = 618, Miss = 106, Miss_rate = 0.172, Pending_hits = 111, Reservation_fails = 210
	L1D_cache_core[4]: Access = 612, Miss = 102, Miss_rate = 0.167, Pending_hits = 112, Reservation_fails = 211
	L1D_cache_core[5]: Access = 570, Miss = 101, Miss_rate = 0.177, Pending_hits = 110, Reservation_fails = 234
	L1D_cache_core[6]: Access = 590, Miss = 103, Miss_rate = 0.175, Pending_hits = 112, Reservation_fails = 319
	L1D_cache_core[7]: Access = 608, Miss = 107, Miss_rate = 0.176, Pending_hits = 108, Reservation_fails = 434
	L1D_cache_core[8]: Access = 593, Miss = 107, Miss_rate = 0.180, Pending_hits = 109, Reservation_fails = 430
	L1D_cache_core[9]: Access = 579, Miss = 105, Miss_rate = 0.181, Pending_hits = 108, Reservation_fails = 408
	L1D_cache_core[10]: Access = 602, Miss = 109, Miss_rate = 0.181, Pending_hits = 110, Reservation_fails = 493
	L1D_cache_core[11]: Access = 618, Miss = 110, Miss_rate = 0.178, Pending_hits = 110, Reservation_fails = 499
	L1D_cache_core[12]: Access = 566, Miss = 103, Miss_rate = 0.182, Pending_hits = 100, Reservation_fails = 362
	L1D_cache_core[13]: Access = 614, Miss = 107, Miss_rate = 0.174, Pending_hits = 100, Reservation_fails = 454
	L1D_cache_core[14]: Access = 586, Miss = 105, Miss_rate = 0.179, Pending_hits = 99, Reservation_fails = 476
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1585
	L1D_total_cache_miss_rate = 0.1776
	L1D_total_cache_pending_hits = 1611
	L1D_total_cache_reservation_fails = 5419
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 440845
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3603
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
880, 1264, 1500, 2288, 2288, 2000, 1608, 1216, 1102, 1584, 1992, 2288, 2288, 2000, 1608, 1216, 1176, 1584, 1992, 2288, 2288, 2000, 1608, 1216, 1176, 1584, 1992, 2288, 1991, 1767, 1155, 1009, 
gpgpu_n_tot_thrd_icount = 27422720
gpgpu_n_tot_w_icount = 856960
gpgpu_n_stall_shd_mem = 10407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1557
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1017908
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10407
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:98595	W0_Idle:65342	W0_Scoreboard:140243	W1:0	W2:0	W3:2544	W4:4096	W5:5052	W6:20412	W7:4716	W8:42636	W9:4716	W10:22436	W11:2208	W12:38028	W13:2336	W14:24292	W15:0	W16:54048	W17:0	W18:13284	W19:0	W20:55196	W21:0	W22:13784	W23:0	W24:61240	W25:0	W26:14168	W27:0	W28:53864	W29:0	W30:6144	W31:0	W32:411760
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12456 {8:1557,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 211752 {136:1557,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 237 
max_icnt2mem_latency = 585 
max_icnt2sh_latency = 43949 
mrq_lat_table:59 	5 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1745 	596 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1850 	452 	196 	98 	85 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	281 	973 	287 	16 	0 	0 	0 	0 	0 	96 	173 	440 	247 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       943      7407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       810         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3635         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      4535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.666667       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 71/10 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 71
min_bank_accesses = 0!
chip skew: 13/11 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8954      9972    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8910     11144    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5826     11138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8037      9410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7548      8425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6748      7702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        521       744         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        470       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        520       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        707       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        674       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        663       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58012 n_nop=57980 n_act=4 n_pre=2 n_req=13 n_rd=26 n_write=0 bw_util=0.0008964
n_activity=240 dram_eff=0.2167
bk0: 16a 57941i bk1: 10a 57947i bk2: 0a 58010i bk3: 0a 58011i bk4: 0a 58011i bk5: 0a 58011i bk6: 0a 58011i bk7: 0a 58011i bk8: 0a 58011i bk9: 0a 58012i bk10: 0a 58012i bk11: 0a 58013i bk12: 0a 58013i bk13: 0a 58013i bk14: 0a 58013i bk15: 0a 58014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000241329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58012 n_nop=57982 n_act=4 n_pre=2 n_req=12 n_rd=24 n_write=0 bw_util=0.0008274
n_activity=244 dram_eff=0.1967
bk0: 16a 57914i bk1: 8a 57982i bk2: 0a 58010i bk3: 0a 58011i bk4: 0a 58011i bk5: 0a 58011i bk6: 0a 58011i bk7: 0a 58011i bk8: 0a 58012i bk9: 0a 58012i bk10: 0a 58013i bk11: 0a 58013i bk12: 0a 58013i bk13: 0a 58013i bk14: 0a 58013i bk15: 0a 58013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000499897
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58012 n_nop=57986 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0007585
n_activity=190 dram_eff=0.2316
bk0: 14a 57945i bk1: 8a 57980i bk2: 0a 58010i bk3: 0a 58011i bk4: 0a 58011i bk5: 0a 58011i bk6: 0a 58011i bk7: 0a 58011i bk8: 0a 58011i bk9: 0a 58013i bk10: 0a 58013i bk11: 0a 58013i bk12: 0a 58013i bk13: 0a 58013i bk14: 0a 58013i bk15: 0a 58013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000258567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58012 n_nop=57984 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0008274
n_activity=217 dram_eff=0.2212
bk0: 16a 57941i bk1: 8a 57981i bk2: 0a 58010i bk3: 0a 58010i bk4: 0a 58011i bk5: 0a 58011i bk6: 0a 58011i bk7: 0a 58011i bk8: 0a 58011i bk9: 0a 58013i bk10: 0a 58013i bk11: 0a 58013i bk12: 0a 58013i bk13: 0a 58013i bk14: 0a 58013i bk15: 0a 58013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000310281
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58012 n_nop=57984 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0008274
n_activity=218 dram_eff=0.2202
bk0: 16a 57939i bk1: 8a 57982i bk2: 0a 58010i bk3: 0a 58010i bk4: 0a 58010i bk5: 0a 58011i bk6: 0a 58011i bk7: 0a 58011i bk8: 0a 58012i bk9: 0a 58012i bk10: 0a 58013i bk11: 0a 58013i bk12: 0a 58013i bk13: 0a 58013i bk14: 0a 58013i bk15: 0a 58014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000482659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58012 n_nop=57986 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0007585
n_activity=227 dram_eff=0.1938
bk0: 14a 57947i bk1: 8a 57983i bk2: 0a 58010i bk3: 0a 58010i bk4: 0a 58010i bk5: 0a 58011i bk6: 0a 58011i bk7: 0a 58012i bk8: 0a 58012i bk9: 0a 58012i bk10: 0a 58012i bk11: 0a 58013i bk12: 0a 58013i bk13: 0a 58013i bk14: 0a 58013i bk15: 0a 58014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000224092

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 8, Miss_rate = 0.023, Pending_hits = 22, Reservation_fails = 392
L2_cache_bank[1]: Access = 191, Miss = 5, Miss_rate = 0.026, Pending_hits = 12, Reservation_fails = 220
L2_cache_bank[2]: Access = 358, Miss = 8, Miss_rate = 0.022, Pending_hits = 24, Reservation_fails = 495
L2_cache_bank[3]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 11, Reservation_fails = 72
L2_cache_bank[4]: Access = 229, Miss = 7, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 354
L2_cache_bank[5]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 8, Reservation_fails = 66
L2_cache_bank[6]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 22, Reservation_fails = 448
L2_cache_bank[7]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 152
L2_cache_bank[8]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 20, Reservation_fails = 396
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 10, Reservation_fails = 143
L2_cache_bank[10]: Access = 221, Miss = 7, Miss_rate = 0.032, Pending_hits = 14, Reservation_fails = 234
L2_cache_bank[11]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 9
L2_total_cache_accesses = 2708
L2_total_cache_misses = 71
L2_total_cache_miss_rate = 0.0262
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 2981
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1229
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9716
icnt_total_pkts_simt_to_mem=4104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3521
	minimum = 6
	maximum = 38
Network latency average = 9.43298
	minimum = 6
	maximum = 33
Slowest packet = 4727
Flit latency average = 8.61907
	minimum = 6
	maximum = 29
Slowest flit = 12242
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00329623
	minimum = 0.00274569 (at node 5)
	maximum = 0.00643817 (at node 17)
Accepted packet rate average = 0.00329623
	minimum = 0.00274569 (at node 5)
	maximum = 0.00643817 (at node 17)
Injected flit rate average = 0.00776017
	minimum = 0.00473395 (at node 9)
	maximum = 0.0193145 (at node 17)
Accepted flit rate average= 0.00776017
	minimum = 0.00530203 (at node 21)
	maximum = 0.0110774 (at node 17)
Injected packet length average = 2.35426
Accepted packet length average = 2.35426
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 201773 (inst/sec)
gpgpu_simulation_rate = 511 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43950)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43950)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,43950)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,43950)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(3,4,0) tid=(3,15,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(3,0,0) tid=(3,9,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(4,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 44450  inst.: 17706424 (ipc=707.9) sim_rate=201209 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 01:23:43 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(3,0,0) tid=(11,6,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 44950  inst.: 18066831 (ipc=714.3) sim_rate=200742 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 01:23:45 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(7,0,0) tid=(4,6,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(7,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,3,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 45450  inst.: 18367038 (ipc=676.4) sim_rate=199641 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 01:23:47 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(3,1,0) tid=(10,4,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 45950  inst.: 18644832 (ipc=646.2) sim_rate=200482 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 01:23:48 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(4,3,0) tid=(9,6,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,0,0) tid=(6,9,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(3,0,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 46450  inst.: 18904243 (ipc=620.7) sim_rate=201108 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 01:23:49 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(3,1,0) tid=(9,11,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(7,4,0) tid=(15,9,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 46950  inst.: 19163114 (ipc=603.5) sim_rate=199615 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 01:23:51 2018
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(7,2,0) tid=(4,8,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,3,0) tid=(8,6,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(4,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 47450  inst.: 19393636 (ipc=583.2) sim_rate=199934 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 01:23:52 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,0,0) tid=(9,6,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(4,0,0) tid=(14,8,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3956,43950), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(3957,43950)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3980,43950), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(3981,43950)
GPGPU-Sim uArch: cycles simulated: 47950  inst.: 19613227 (ipc=565.2) sim_rate=200134 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 01:23:53 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4025,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4025,43950), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(4026,43950)
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(4026,43950)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4038,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4046,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4070,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4078,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4094,43950), 3 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(6,4,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4144,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4158,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4169,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4177,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4217,43950), 3 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(7,7,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4299,43950), 3 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(7,1,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 48450  inst.: 19846897 (ipc=554.3) sim_rate=200473 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 01:23:54 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,2,0) tid=(11,4,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(6,2,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 48950  inst.: 20072286 (ipc=544.0) sim_rate=200722 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 01:23:55 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(4,5,0) tid=(15,12,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(5,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(6,5,0) tid=(6,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5436,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5441,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5493,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5499,43950), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49450  inst.: 20324266 (ipc=540.3) sim_rate=199257 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 01:23:57 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(7,3,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5541,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5637,43950), 3 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(3,3,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5683,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5716,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5762,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5791,43950), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5815,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5817,43950), 2 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(3,5,0) tid=(12,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5831,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5839,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5856,43950), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49950  inst.: 20574147 (ipc=536.9) sim_rate=199749 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 01:23:58 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,5,0) tid=(4,9,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(3,4,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 50450  inst.: 20794730 (ipc=529.6) sim_rate=199949 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 01:23:59 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,5,0) tid=(13,15,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(6,5,0) tid=(1,12,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(1,5,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 50950  inst.: 21007031 (ipc=522.1) sim_rate=200066 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 01:24:00 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(2,7,0) tid=(14,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7261,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7311,43950), 1 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(2,6,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7355,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7384,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7439,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7459,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7464,43950), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 51450  inst.: 21211019 (ipc=514.5) sim_rate=200103 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 01:24:01 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7505,43950), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7515,43950), 1 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,7,0) tid=(5,13,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7546,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7559,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7566,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7567,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7602,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7607,43950), 1 CTAs running
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,7,0) tid=(2,15,0)
GPGPU-Sim uArch: cycles simulated: 51950  inst.: 21389284 (ipc=504.6) sim_rate=199899 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 01:24:02 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(7,6,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 52450  inst.: 21527813 (ipc=491.2) sim_rate=199331 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 01:24:03 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(3,6,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8706,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8709,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8718,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8718,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8721,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8742,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8862,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8890,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8935,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8962,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8995,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 52950  inst.: 21600127 (ipc=472.0) sim_rate=198166 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 01:24:04 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(7,7,0) tid=(4,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9156,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9203,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9218,43950), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9287,43950), 1 CTAs running
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(5,7,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10481,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10503,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10508,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10530,43950), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 10531
gpu_sim_insn = 4338121
gpu_ipc =     411.9382
gpu_tot_sim_cycle = 54481
gpu_tot_sim_insn = 21690605
gpu_tot_ipc =     398.1315
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5507
gpu_stall_icnt2sh    = 8375
gpu_total_sim_rate=198996

========= Core RFC stats =========
	Total RFC Accesses     = 1853606
	Total RFC Misses       = 705291
	Total RFC Read Misses  = 466368
	Total RFC Write Misses = 238923
	Total RFC Evictions    = 640606

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 555560
	L1I_total_cache_misses = 3603
	L1I_total_cache_miss_rate = 0.0065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 712, Miss = 120, Miss_rate = 0.169, Pending_hits = 128, Reservation_fails = 248
	L1D_cache_core[1]: Access = 761, Miss = 124, Miss_rate = 0.163, Pending_hits = 124, Reservation_fails = 294
	L1D_cache_core[2]: Access = 721, Miss = 123, Miss_rate = 0.171, Pending_hits = 118, Reservation_fails = 347
	L1D_cache_core[3]: Access = 785, Miss = 124, Miss_rate = 0.158, Pending_hits = 122, Reservation_fails = 210
	L1D_cache_core[4]: Access = 758, Miss = 123, Miss_rate = 0.162, Pending_hits = 127, Reservation_fails = 211
	L1D_cache_core[5]: Access = 712, Miss = 116, Miss_rate = 0.163, Pending_hits = 123, Reservation_fails = 234
	L1D_cache_core[6]: Access = 754, Miss = 120, Miss_rate = 0.159, Pending_hits = 126, Reservation_fails = 319
	L1D_cache_core[7]: Access = 776, Miss = 125, Miss_rate = 0.161, Pending_hits = 122, Reservation_fails = 434
	L1D_cache_core[8]: Access = 757, Miss = 123, Miss_rate = 0.162, Pending_hits = 125, Reservation_fails = 430
	L1D_cache_core[9]: Access = 719, Miss = 122, Miss_rate = 0.170, Pending_hits = 124, Reservation_fails = 408
	L1D_cache_core[10]: Access = 748, Miss = 124, Miss_rate = 0.166, Pending_hits = 121, Reservation_fails = 493
	L1D_cache_core[11]: Access = 762, Miss = 124, Miss_rate = 0.163, Pending_hits = 121, Reservation_fails = 499
	L1D_cache_core[12]: Access = 712, Miss = 119, Miss_rate = 0.167, Pending_hits = 111, Reservation_fails = 362
	L1D_cache_core[13]: Access = 752, Miss = 121, Miss_rate = 0.161, Pending_hits = 115, Reservation_fails = 454
	L1D_cache_core[14]: Access = 726, Miss = 120, Miss_rate = 0.165, Pending_hits = 113, Reservation_fails = 476
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1828
	L1D_total_cache_miss_rate = 0.1639
	L1D_total_cache_pending_hits = 1820
	L1D_total_cache_reservation_fails = 5419
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 551957
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3603
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1100, 1660, 1998, 2860, 2860, 2500, 2010, 1520, 1396, 1980, 2490, 2860, 2860, 2500, 2010, 1520, 1470, 1980, 2490, 2860, 2860, 2500, 2010, 1520, 1470, 1980, 2490, 2860, 2266, 2034, 1406, 1244, 
gpgpu_n_tot_thrd_icount = 34278400
gpgpu_n_tot_w_icount = 1071200
gpgpu_n_stall_shd_mem = 11654
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1793
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1272385
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11654
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:118674	W0_Idle:76603	W0_Scoreboard:172653	W1:0	W2:0	W3:3180	W4:5120	W5:6315	W6:25515	W7:5895	W8:53295	W9:5895	W10:28045	W11:2760	W12:47535	W13:2920	W14:30365	W15:0	W16:67560	W17:0	W18:16605	W19:0	W20:68995	W21:0	W22:17230	W23:0	W24:76550	W25:0	W26:17710	W27:0	W28:67330	W29:0	W30:7680	W31:0	W32:514700
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14344 {8:1793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243848 {136:1793,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 224 
max_icnt2mem_latency = 585 
max_icnt2sh_latency = 54480 
mrq_lat_table:59 	5 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2220 	596 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2235 	541 	197 	98 	85 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	362 	1125 	290 	16 	0 	0 	0 	0 	0 	96 	173 	440 	486 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       943      7407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       810         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3635         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      4535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.666667       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 71/10 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 71
min_bank_accesses = 0!
chip skew: 13/11 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10216     11035    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10220     12360    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6690     12403    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8739     10672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8193      9612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7574      8926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        521       744         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        470       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        520       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        707       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        674       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        663       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71912 n_nop=71880 n_act=4 n_pre=2 n_req=13 n_rd=26 n_write=0 bw_util=0.0007231
n_activity=240 dram_eff=0.2167
bk0: 16a 71841i bk1: 10a 71847i bk2: 0a 71910i bk3: 0a 71911i bk4: 0a 71911i bk5: 0a 71911i bk6: 0a 71911i bk7: 0a 71911i bk8: 0a 71911i bk9: 0a 71912i bk10: 0a 71912i bk11: 0a 71913i bk12: 0a 71913i bk13: 0a 71913i bk14: 0a 71913i bk15: 0a 71914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000194682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71912 n_nop=71882 n_act=4 n_pre=2 n_req=12 n_rd=24 n_write=0 bw_util=0.0006675
n_activity=244 dram_eff=0.1967
bk0: 16a 71814i bk1: 8a 71882i bk2: 0a 71910i bk3: 0a 71911i bk4: 0a 71911i bk5: 0a 71911i bk6: 0a 71911i bk7: 0a 71911i bk8: 0a 71912i bk9: 0a 71912i bk10: 0a 71913i bk11: 0a 71913i bk12: 0a 71913i bk13: 0a 71913i bk14: 0a 71913i bk15: 0a 71913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000403271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71912 n_nop=71886 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0006119
n_activity=190 dram_eff=0.2316
bk0: 14a 71845i bk1: 8a 71880i bk2: 0a 71910i bk3: 0a 71911i bk4: 0a 71911i bk5: 0a 71911i bk6: 0a 71911i bk7: 0a 71911i bk8: 0a 71911i bk9: 0a 71913i bk10: 0a 71913i bk11: 0a 71913i bk12: 0a 71913i bk13: 0a 71913i bk14: 0a 71913i bk15: 0a 71913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000208588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71912 n_nop=71884 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006675
n_activity=217 dram_eff=0.2212
bk0: 16a 71841i bk1: 8a 71881i bk2: 0a 71910i bk3: 0a 71910i bk4: 0a 71911i bk5: 0a 71911i bk6: 0a 71911i bk7: 0a 71911i bk8: 0a 71911i bk9: 0a 71913i bk10: 0a 71913i bk11: 0a 71913i bk12: 0a 71913i bk13: 0a 71913i bk14: 0a 71913i bk15: 0a 71913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000250306
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71912 n_nop=71884 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006675
n_activity=218 dram_eff=0.2202
bk0: 16a 71839i bk1: 8a 71882i bk2: 0a 71910i bk3: 0a 71910i bk4: 0a 71910i bk5: 0a 71911i bk6: 0a 71911i bk7: 0a 71911i bk8: 0a 71912i bk9: 0a 71912i bk10: 0a 71913i bk11: 0a 71913i bk12: 0a 71913i bk13: 0a 71913i bk14: 0a 71913i bk15: 0a 71914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000389365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71912 n_nop=71886 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0006119
n_activity=227 dram_eff=0.1938
bk0: 14a 71847i bk1: 8a 71883i bk2: 0a 71910i bk3: 0a 71910i bk4: 0a 71910i bk5: 0a 71911i bk6: 0a 71911i bk7: 0a 71912i bk8: 0a 71912i bk9: 0a 71912i bk10: 0a 71912i bk11: 0a 71913i bk12: 0a 71913i bk13: 0a 71913i bk14: 0a 71913i bk15: 0a 71914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000180777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 418, Miss = 8, Miss_rate = 0.019, Pending_hits = 22, Reservation_fails = 392
L2_cache_bank[1]: Access = 224, Miss = 5, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 220
L2_cache_bank[2]: Access = 426, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 495
L2_cache_bank[3]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 72
L2_cache_bank[4]: Access = 268, Miss = 7, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 354
L2_cache_bank[5]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 66
L2_cache_bank[6]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 22, Reservation_fails = 448
L2_cache_bank[7]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 152
L2_cache_bank[8]: Access = 269, Miss = 8, Miss_rate = 0.030, Pending_hits = 20, Reservation_fails = 396
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 143
L2_cache_bank[10]: Access = 257, Miss = 7, Miss_rate = 0.027, Pending_hits = 14, Reservation_fails = 234
L2_cache_bank[11]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 9, Reservation_fails = 9
L2_total_cache_accesses = 3183
L2_total_cache_misses = 71
L2_total_cache_miss_rate = 0.0223
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 2981
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1229
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11135
icnt_total_pkts_simt_to_mem=4928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7632
	minimum = 6
	maximum = 32
Network latency average = 9.69789
	minimum = 6
	maximum = 29
Slowest packet = 5428
Flit latency average = 8.75033
	minimum = 6
	maximum = 29
Slowest flit = 13832
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00334111
	minimum = 0.00265882 (at node 0)
	maximum = 0.00645713 (at node 17)
Accepted packet rate average = 0.00334111
	minimum = 0.00265882 (at node 0)
	maximum = 0.00645713 (at node 17)
Injected flit rate average = 0.00788853
	minimum = 0.00465293 (at node 1)
	maximum = 0.0193714 (at node 17)
Accepted flit rate average= 0.00788853
	minimum = 0.00531763 (at node 21)
	maximum = 0.0111101 (at node 17)
Injected packet length average = 2.36105
Accepted packet length average = 2.36105
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 49 sec (109 sec)
gpgpu_simulation_rate = 198996 (inst/sec)
gpgpu_simulation_rate = 499 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,54481)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,54481)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,54481)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,54481)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,5,0) tid=(0,6,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(4,0,0) tid=(12,14,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(2,1,0) tid=(4,10,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(7,5,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 54981  inst.: 22044525 (ipc=707.8) sim_rate=198599 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 01:24:06 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(5,0,0) tid=(4,5,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(7,1,0) tid=(8,11,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(2,1,0) tid=(12,9,0)
GPGPU-Sim uArch: cycles simulated: 55481  inst.: 22405928 (ipc=715.3) sim_rate=198282 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 01:24:08 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,3,0) tid=(8,1,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(6,5,0) tid=(8,8,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 55981  inst.: 22703713 (ipc=675.4) sim_rate=197423 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 01:24:10 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(4,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 56481  inst.: 22982891 (ipc=646.1) sim_rate=198128 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 01:24:11 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(2,0,0) tid=(9,6,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(7,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 56981  inst.: 23235994 (ipc=618.2) sim_rate=198598 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 01:24:12 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(2,0,0) tid=(8,4,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(0,2,0) tid=(4,11,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(5,0,0) tid=(9,2,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(0,3,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 57481  inst.: 23498300 (ipc=602.6) sim_rate=199138 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 01:24:13 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(5,2,0) tid=(9,13,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(6,0,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 57981  inst.: 23727854 (ipc=582.1) sim_rate=197732 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 01:24:15 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(4,5,0) tid=(2,13,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(4,4,0) tid=(5,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3896,54481), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(3897,54481)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3982,54481), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(3983,54481)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3992,54481), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(3993,54481)
GPGPU-Sim uArch: cycles simulated: 58481  inst.: 23952005 (ipc=565.4) sim_rate=197950 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 01:24:16 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4010,54481), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(4011,54481)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4013,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4030,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4047,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4068,54481), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(5,4,0) tid=(5,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4104,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4128,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4155,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4165,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4177,54481), 3 CTAs running
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(4,2,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4269,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4284,54481), 3 CTAs running
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(7,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 58981  inst.: 24186166 (ipc=554.6) sim_rate=196635 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 01:24:18 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(5,5,0) tid=(4,15,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(3,4,0) tid=(8,7,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(3,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 59481  inst.: 24412530 (ipc=544.4) sim_rate=196875 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 01:24:19 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,3,0) tid=(4,12,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(6,5,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5451,54481), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(2,6,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5464,54481), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 59981  inst.: 24671449 (ipc=542.0) sim_rate=195805 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 01:24:21 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5505,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5562,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5571,54481), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5590,54481), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5605,54481), 3 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(6,3,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5618,54481), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5702,54481), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5723,54481), 2 CTAs running
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(5,5,0) tid=(13,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5800,54481), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5816,54481), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5833,54481), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5857,54481), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5917,54481), 2 CTAs running
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(3,6,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 60481  inst.: 24915698 (ipc=537.5) sim_rate=196186 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 01:24:22 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(3,7,0) tid=(5,15,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(4,4,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 60981  inst.: 25137107 (ipc=530.2) sim_rate=196383 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 01:24:23 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,7,0) tid=(15,14,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(1,7,0) tid=(6,7,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,5,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 61481  inst.: 25348492 (ipc=522.6) sim_rate=194988 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 01:24:25 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(5,5,0) tid=(5,9,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(3,5,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7315,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7344,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7357,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7369,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7402,54481), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7413,54481), 2 CTAs running
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(7,5,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7491,54481), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 61981  inst.: 25554194 (ipc=515.1) sim_rate=195070 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 01:24:26 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7514,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7524,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7531,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7534,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7542,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7559,54481), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7636,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7650,54481), 1 CTAs running
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(7,6,0) tid=(10,8,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 62481  inst.: 25731962 (ipc=505.2) sim_rate=194939 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 01:24:27 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,7,0) tid=(8,10,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(1,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 62981  inst.: 25867183 (ipc=491.4) sim_rate=194490 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 01:24:28 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8666,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8705,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8717,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8735,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8748,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8763,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8865,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8869,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8951,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(4,7,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8963,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8994,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 63481  inst.: 25941148 (ipc=472.3) sim_rate=193590 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 01:24:29 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9126,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9156,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9171,54481), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9242,54481), 1 CTAs running
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,7,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10439,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10462,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10498,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10549,54481), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 14.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 10550
gpu_sim_insn = 4338121
gpu_ipc =     411.1963
gpu_tot_sim_cycle = 65031
gpu_tot_sim_insn = 26028726
gpu_tot_ipc =     400.2510
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5515
gpu_stall_icnt2sh    = 8753
gpu_total_sim_rate=194244

========= Core RFC stats =========
	Total RFC Accesses     = 2223946
	Total RFC Misses       = 845969
	Total RFC Read Misses  = 559403
	Total RFC Write Misses = 286566
	Total RFC Evictions    = 768922

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 666672
	L1I_total_cache_misses = 3603
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 858, Miss = 134, Miss_rate = 0.156, Pending_hits = 140, Reservation_fails = 248
	L1D_cache_core[1]: Access = 905, Miss = 139, Miss_rate = 0.154, Pending_hits = 133, Reservation_fails = 294
	L1D_cache_core[2]: Access = 867, Miss = 138, Miss_rate = 0.159, Pending_hits = 130, Reservation_fails = 347
	L1D_cache_core[3]: Access = 923, Miss = 141, Miss_rate = 0.153, Pending_hits = 137, Reservation_fails = 210
	L1D_cache_core[4]: Access = 898, Miss = 139, Miss_rate = 0.155, Pending_hits = 145, Reservation_fails = 211
	L1D_cache_core[5]: Access = 854, Miss = 132, Miss_rate = 0.155, Pending_hits = 136, Reservation_fails = 234
	L1D_cache_core[6]: Access = 896, Miss = 137, Miss_rate = 0.153, Pending_hits = 138, Reservation_fails = 319
	L1D_cache_core[7]: Access = 918, Miss = 144, Miss_rate = 0.157, Pending_hits = 135, Reservation_fails = 434
	L1D_cache_core[8]: Access = 900, Miss = 141, Miss_rate = 0.157, Pending_hits = 136, Reservation_fails = 430
	L1D_cache_core[9]: Access = 887, Miss = 138, Miss_rate = 0.156, Pending_hits = 137, Reservation_fails = 408
	L1D_cache_core[10]: Access = 890, Miss = 140, Miss_rate = 0.157, Pending_hits = 138, Reservation_fails = 493
	L1D_cache_core[11]: Access = 930, Miss = 140, Miss_rate = 0.151, Pending_hits = 135, Reservation_fails = 499
	L1D_cache_core[12]: Access = 880, Miss = 135, Miss_rate = 0.153, Pending_hits = 121, Reservation_fails = 362
	L1D_cache_core[13]: Access = 894, Miss = 135, Miss_rate = 0.151, Pending_hits = 128, Reservation_fails = 454
	L1D_cache_core[14]: Access = 886, Miss = 135, Miss_rate = 0.152, Pending_hits = 125, Reservation_fails = 476
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2068
	L1D_total_cache_miss_rate = 0.1545
	L1D_total_cache_pending_hits = 2014
	L1D_total_cache_reservation_fails = 5419
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 663069
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3603
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1320, 2056, 2496, 3432, 3432, 3000, 2412, 1824, 1690, 2376, 2988, 3432, 3432, 3000, 2412, 1824, 1764, 2376, 2988, 3432, 3432, 3000, 2412, 1824, 1764, 2376, 2988, 3432, 2838, 2534, 1657, 1479, 
gpgpu_n_tot_thrd_icount = 41134080
gpgpu_n_tot_w_icount = 1285440
gpgpu_n_stall_shd_mem = 12901
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2026
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1526862
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12901
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:138778	W0_Idle:87767	W0_Scoreboard:205023	W1:0	W2:0	W3:3816	W4:6144	W5:7578	W6:30618	W7:7074	W8:63954	W9:7074	W10:33654	W11:3312	W12:57042	W13:3504	W14:36438	W15:0	W16:81072	W17:0	W18:19926	W19:0	W20:82794	W21:0	W22:20676	W23:0	W24:91860	W25:0	W26:21252	W27:0	W28:80796	W29:0	W30:9216	W31:0	W32:617640
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16208 {8:2026,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275536 {136:2026,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 214 
max_icnt2mem_latency = 585 
max_icnt2sh_latency = 65030 
mrq_lat_table:59 	5 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2692 	596 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2625 	621 	199 	98 	85 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	448 	1256 	306 	16 	0 	0 	0 	0 	0 	96 	173 	440 	725 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       943      7407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       810         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3635         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      4535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.666667       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 71/10 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 71
min_bank_accesses = 0!
chip skew: 13/11 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11481     12038    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11540     13560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7517     13623    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       9423     11920    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8848     10835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8308     10145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        521       744         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        470       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        520       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        707       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        674       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        663       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85837 n_nop=85805 n_act=4 n_pre=2 n_req=13 n_rd=26 n_write=0 bw_util=0.0006058
n_activity=240 dram_eff=0.2167
bk0: 16a 85766i bk1: 10a 85772i bk2: 0a 85835i bk3: 0a 85836i bk4: 0a 85836i bk5: 0a 85836i bk6: 0a 85836i bk7: 0a 85836i bk8: 0a 85836i bk9: 0a 85837i bk10: 0a 85837i bk11: 0a 85838i bk12: 0a 85838i bk13: 0a 85838i bk14: 0a 85838i bk15: 0a 85839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0001631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85837 n_nop=85807 n_act=4 n_pre=2 n_req=12 n_rd=24 n_write=0 bw_util=0.0005592
n_activity=244 dram_eff=0.1967
bk0: 16a 85739i bk1: 8a 85807i bk2: 0a 85835i bk3: 0a 85836i bk4: 0a 85836i bk5: 0a 85836i bk6: 0a 85836i bk7: 0a 85836i bk8: 0a 85837i bk9: 0a 85837i bk10: 0a 85838i bk11: 0a 85838i bk12: 0a 85838i bk13: 0a 85838i bk14: 0a 85838i bk15: 0a 85838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00033785
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85837 n_nop=85811 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0005126
n_activity=190 dram_eff=0.2316
bk0: 14a 85770i bk1: 8a 85805i bk2: 0a 85835i bk3: 0a 85836i bk4: 0a 85836i bk5: 0a 85836i bk6: 0a 85836i bk7: 0a 85836i bk8: 0a 85836i bk9: 0a 85838i bk10: 0a 85838i bk11: 0a 85838i bk12: 0a 85838i bk13: 0a 85838i bk14: 0a 85838i bk15: 0a 85838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00017475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85837 n_nop=85809 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0005592
n_activity=217 dram_eff=0.2212
bk0: 16a 85766i bk1: 8a 85806i bk2: 0a 85835i bk3: 0a 85835i bk4: 0a 85836i bk5: 0a 85836i bk6: 0a 85836i bk7: 0a 85836i bk8: 0a 85836i bk9: 0a 85838i bk10: 0a 85838i bk11: 0a 85838i bk12: 0a 85838i bk13: 0a 85838i bk14: 0a 85838i bk15: 0a 85838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0002097
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85837 n_nop=85809 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0005592
n_activity=218 dram_eff=0.2202
bk0: 16a 85764i bk1: 8a 85807i bk2: 0a 85835i bk3: 0a 85835i bk4: 0a 85835i bk5: 0a 85836i bk6: 0a 85836i bk7: 0a 85836i bk8: 0a 85837i bk9: 0a 85837i bk10: 0a 85838i bk11: 0a 85838i bk12: 0a 85838i bk13: 0a 85838i bk14: 0a 85838i bk15: 0a 85839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0003262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85837 n_nop=85811 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0005126
n_activity=227 dram_eff=0.1938
bk0: 14a 85772i bk1: 8a 85808i bk2: 0a 85835i bk3: 0a 85835i bk4: 0a 85835i bk5: 0a 85836i bk6: 0a 85836i bk7: 0a 85837i bk8: 0a 85837i bk9: 0a 85837i bk10: 0a 85837i bk11: 0a 85838i bk12: 0a 85838i bk13: 0a 85838i bk14: 0a 85838i bk15: 0a 85839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00015145

========= L2 cache stats =========
L2_cache_bank[0]: Access = 484, Miss = 8, Miss_rate = 0.017, Pending_hits = 22, Reservation_fails = 392
L2_cache_bank[1]: Access = 257, Miss = 5, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 220
L2_cache_bank[2]: Access = 494, Miss = 8, Miss_rate = 0.016, Pending_hits = 24, Reservation_fails = 495
L2_cache_bank[3]: Access = 236, Miss = 4, Miss_rate = 0.017, Pending_hits = 11, Reservation_fails = 72
L2_cache_bank[4]: Access = 306, Miss = 7, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 354
L2_cache_bank[5]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 66
L2_cache_bank[6]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 22, Reservation_fails = 448
L2_cache_bank[7]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 10, Reservation_fails = 152
L2_cache_bank[8]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 20, Reservation_fails = 396
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 10, Reservation_fails = 143
L2_cache_bank[10]: Access = 291, Miss = 7, Miss_rate = 0.024, Pending_hits = 14, Reservation_fails = 234
L2_cache_bank[11]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 9, Reservation_fails = 9
L2_total_cache_accesses = 3655
L2_total_cache_misses = 71
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 2981
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1229
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12539
icnt_total_pkts_simt_to_mem=5749
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5445
	minimum = 6
	maximum = 53
Network latency average = 9.52542
	minimum = 6
	maximum = 48
Slowest packet = 6565
Flit latency average = 8.69528
	minimum = 6
	maximum = 44
Slowest flit = 16620
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00331402
	minimum = 0.00274882 (at node 4)
	maximum = 0.0064455 (at node 17)
Accepted packet rate average = 0.00331402
	minimum = 0.00274882 (at node 4)
	maximum = 0.0064455 (at node 17)
Injected flit rate average = 0.00781113
	minimum = 0.00473934 (at node 1)
	maximum = 0.0193365 (at node 17)
Accepted flit rate average= 0.00781113
	minimum = 0.00530806 (at node 21)
	maximum = 0.01109 (at node 17)
Injected packet length average = 2.35699
Accepted packet length average = 2.35699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 194244 (inst/sec)
gpgpu_simulation_rate = 485 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,65031)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,65031)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,65031)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,65031)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(1,3,0) tid=(13,0,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(4,0,0) tid=(13,8,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(2,7,0) tid=(5,0,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,3,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 65531  inst.: 26376778 (ipc=696.1) sim_rate=192531 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 01:24:32 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,5,0) tid=(15,2,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(7,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(3,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 66031  inst.: 26709148 (ipc=680.4) sim_rate=193544 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 01:24:33 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(4,2,0) tid=(3,10,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(7,0,0) tid=(6,14,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,2,0) tid=(11,4,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(0,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 66531  inst.: 26995612 (ipc=644.6) sim_rate=194213 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 01:24:34 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(7,0,0) tid=(12,7,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(5,0,0) tid=(13,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1733,65031), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1734,65031)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1740,65031), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1741,65031)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1742,65031), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1743,65031)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1805,65031), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1806,65031)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1849,65031), 3 CTAs running
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,1,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 67031  inst.: 27269360 (ipc=620.3) sim_rate=193399 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 01:24:36 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(3,6,0) tid=(15,2,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(7,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(4,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 67531  inst.: 27518389 (ipc=595.9) sim_rate=193791 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 01:24:37 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(1,1,0) tid=(2,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2570,65031), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2571,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2619,65031), 3 CTAs running
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(0,3,0) tid=(2,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2734,65031), 3 CTAs running
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(1,0,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2826,65031), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2864,65031), 3 CTAs running
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(4,2,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2999,65031), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 68031  inst.: 27774143 (ipc=581.8) sim_rate=192875 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 01:24:39 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3137,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3165,65031), 3 CTAs running
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(4,4,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3200,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3210,65031), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3220,65031), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3255,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3259,65031), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3274,65031), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3305,65031), 3 CTAs running
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(3,4,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3345,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3388,65031), 3 CTAs running
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(6,6,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 68531  inst.: 28024399 (ipc=570.2) sim_rate=193271 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 01:24:40 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3519,65031), 3 CTAs running
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(6,4,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3719,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3719,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3769,65031), 2 CTAs running
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3864,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(4,6,0) tid=(13,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3987,65031), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 69031  inst.: 28257668 (ipc=557.2) sim_rate=193545 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 01:24:41 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4059,65031), 1 CTAs running
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(5,6,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4224,65031), 1 CTAs running
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(1,4,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4343,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4346,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4361,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4386,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4428,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4433,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4437,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4476,65031), 1 CTAs running
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(5,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 69531  inst.: 28459216 (ipc=540.1) sim_rate=193600 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 01:24:42 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4519,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4535,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4544,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4547,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4555,65031), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4640,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4668,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4681,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4691,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4699,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4715,65031), 1 CTAs running
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(7,7,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4909,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4925,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4931,65031), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4983,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 70031  inst.: 28600152 (ipc=514.3) sim_rate=193244 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 01:24:43 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5213,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5271,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5286,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5288,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(0,6,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5298,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5371,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5381,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5456,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5470,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5549,65031), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 5.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 5550
gpu_sim_insn = 2655454
gpu_ipc =     478.4602
gpu_tot_sim_cycle = 70581
gpu_tot_sim_insn = 28684180
gpu_tot_ipc =     406.4009
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5515
gpu_stall_icnt2sh    = 9002
gpu_total_sim_rate=193812

========= Core RFC stats =========
	Total RFC Accesses     = 2411817
	Total RFC Misses       = 924484
	Total RFC Read Misses  = 611158
	Total RFC Write Misses = 313326
	Total RFC Evictions    = 832604

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 731099
	L1I_total_cache_misses = 3603
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 886, Miss = 140, Miss_rate = 0.158, Pending_hits = 141, Reservation_fails = 248
	L1D_cache_core[1]: Access = 980, Miss = 154, Miss_rate = 0.157, Pending_hits = 137, Reservation_fails = 294
	L1D_cache_core[2]: Access = 952, Miss = 154, Miss_rate = 0.162, Pending_hits = 133, Reservation_fails = 347
	L1D_cache_core[3]: Access = 1003, Miss = 155, Miss_rate = 0.155, Pending_hits = 139, Reservation_fails = 210
	L1D_cache_core[4]: Access = 972, Miss = 152, Miss_rate = 0.156, Pending_hits = 148, Reservation_fails = 211
	L1D_cache_core[5]: Access = 898, Miss = 144, Miss_rate = 0.160, Pending_hits = 137, Reservation_fails = 234
	L1D_cache_core[6]: Access = 904, Miss = 140, Miss_rate = 0.155, Pending_hits = 138, Reservation_fails = 319
	L1D_cache_core[7]: Access = 918, Miss = 144, Miss_rate = 0.157, Pending_hits = 135, Reservation_fails = 434
	L1D_cache_core[8]: Access = 942, Miss = 151, Miss_rate = 0.160, Pending_hits = 137, Reservation_fails = 430
	L1D_cache_core[9]: Access = 967, Miss = 153, Miss_rate = 0.158, Pending_hits = 140, Reservation_fails = 408
	L1D_cache_core[10]: Access = 975, Miss = 156, Miss_rate = 0.160, Pending_hits = 143, Reservation_fails = 493
	L1D_cache_core[11]: Access = 1014, Miss = 159, Miss_rate = 0.157, Pending_hits = 139, Reservation_fails = 499
	L1D_cache_core[12]: Access = 949, Miss = 151, Miss_rate = 0.159, Pending_hits = 123, Reservation_fails = 362
	L1D_cache_core[13]: Access = 918, Miss = 142, Miss_rate = 0.155, Pending_hits = 128, Reservation_fails = 454
	L1D_cache_core[14]: Access = 886, Miss = 135, Miss_rate = 0.152, Pending_hits = 125, Reservation_fails = 476
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2230
	L1D_total_cache_miss_rate = 0.1574
	L1D_total_cache_pending_hits = 2043
	L1D_total_cache_reservation_fails = 5419
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 727496
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3603
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1488, 2240, 2688, 3850, 3850, 3418, 2758, 2072, 1871, 2569, 3187, 3631, 3631, 3199, 2607, 2011, 1945, 2569, 3187, 3631, 3631, 3199, 2595, 1999, 1933, 2557, 3175, 3619, 3025, 2721, 1840, 1654, 
gpgpu_n_tot_thrd_icount = 44995040
gpgpu_n_tot_w_icount = 1406095
gpgpu_n_stall_shd_mem = 13329
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2178
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1652904
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13329
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150819	W0_Idle:93052	W0_Scoreboard:219070	W1:349	W2:741	W3:4165	W4:7234	W5:7578	W6:31708	W7:7455	W8:64418	W9:7804	W10:34960	W11:3661	W12:58192	W13:3504	W14:38549	W15:0	W16:88268	W17:0	W18:21853	W19:0	W20:88669	W21:0	W22:21766	W23:0	W24:99400	W25:0	W26:22788	W27:0	W28:87872	W29:0	W30:10752	W31:0	W32:694409
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17424 {8:2178,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 296208 {136:2178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 210 
max_icnt2mem_latency = 585 
max_icnt2sh_latency = 69578 
mrq_lat_table:59 	5 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2970 	596 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2814 	691 	218 	98 	85 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	496 	1340 	326 	16 	0 	0 	0 	0 	0 	96 	173 	440 	725 	126 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       943      7407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       810         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3635         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      4535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.666667       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 71/10 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 71
min_bank_accesses = 0!
chip skew: 13/11 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12073     12689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12388     14284    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8026     14480    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       9824     12728    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9241     11572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8746     10941    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        521       744         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        470       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        520       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        707       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        674       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        663       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93130 n_act=4 n_pre=2 n_req=13 n_rd=26 n_write=0 bw_util=0.0005582
n_activity=240 dram_eff=0.2167
bk0: 16a 93091i bk1: 10a 93097i bk2: 0a 93160i bk3: 0a 93161i bk4: 0a 93161i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93161i bk9: 0a 93162i bk10: 0a 93162i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000150276
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93132 n_act=4 n_pre=2 n_req=12 n_rd=24 n_write=0 bw_util=0.0005152
n_activity=244 dram_eff=0.1967
bk0: 16a 93064i bk1: 8a 93132i bk2: 0a 93160i bk3: 0a 93161i bk4: 0a 93161i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93162i bk9: 0a 93162i bk10: 0a 93163i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000311286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93136 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004723
n_activity=190 dram_eff=0.2316
bk0: 14a 93095i bk1: 8a 93130i bk2: 0a 93160i bk3: 0a 93161i bk4: 0a 93161i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93161i bk9: 0a 93163i bk10: 0a 93163i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00016101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93134 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0005152
n_activity=217 dram_eff=0.2212
bk0: 16a 93091i bk1: 8a 93131i bk2: 0a 93160i bk3: 0a 93160i bk4: 0a 93161i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93161i bk9: 0a 93163i bk10: 0a 93163i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000193212
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93134 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0005152
n_activity=218 dram_eff=0.2202
bk0: 16a 93089i bk1: 8a 93132i bk2: 0a 93160i bk3: 0a 93160i bk4: 0a 93160i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93162i bk9: 0a 93162i bk10: 0a 93163i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000300552
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93136 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004723
n_activity=227 dram_eff=0.1938
bk0: 14a 93097i bk1: 8a 93133i bk2: 0a 93160i bk3: 0a 93160i bk4: 0a 93160i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93162i bk8: 0a 93162i bk9: 0a 93162i bk10: 0a 93162i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000139542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 514, Miss = 8, Miss_rate = 0.016, Pending_hits = 22, Reservation_fails = 392
L2_cache_bank[1]: Access = 278, Miss = 5, Miss_rate = 0.018, Pending_hits = 12, Reservation_fails = 220
L2_cache_bank[2]: Access = 538, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 495
L2_cache_bank[3]: Access = 255, Miss = 4, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 72
L2_cache_bank[4]: Access = 329, Miss = 7, Miss_rate = 0.021, Pending_hits = 16, Reservation_fails = 354
L2_cache_bank[5]: Access = 262, Miss = 4, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 66
L2_cache_bank[6]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 22, Reservation_fails = 448
L2_cache_bank[7]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 152
L2_cache_bank[8]: Access = 322, Miss = 8, Miss_rate = 0.025, Pending_hits = 20, Reservation_fails = 396
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 143
L2_cache_bank[10]: Access = 311, Miss = 7, Miss_rate = 0.023, Pending_hits = 14, Reservation_fails = 234
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 9, Reservation_fails = 9
L2_total_cache_accesses = 3933
L2_total_cache_misses = 71
L2_total_cache_miss_rate = 0.0181
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 2981
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1229
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13425
icnt_total_pkts_simt_to_mem=6303
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.6169
	minimum = 6
	maximum = 47
Network latency average = 10.8759
	minimum = 6
	maximum = 46
Slowest packet = 7518
Flit latency average = 10.5049
	minimum = 6
	maximum = 42
Slowest flit = 18776
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00371038
	minimum = 0 (at node 7)
	maximum = 0.00792793 (at node 17)
Accepted packet rate average = 0.00371038
	minimum = 0 (at node 7)
	maximum = 0.00792793 (at node 17)
Injected flit rate average = 0.00960961
	minimum = 0 (at node 7)
	maximum = 0.0266667 (at node 17)
Accepted flit rate average= 0.00960961
	minimum = 0 (at node 7)
	maximum = 0.0176577 (at node 11)
Injected packet length average = 2.58993
Accepted packet length average = 2.58993
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 28 sec (148 sec)
gpgpu_simulation_rate = 193812 (inst/sec)
gpgpu_simulation_rate = 476 (cycle/sec)
timer: 382617524336
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 70581
gpu_tot_sim_insn = 28684180
gpu_tot_ipc =     406.4009
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5515
gpu_stall_icnt2sh    = 9002
gpu_total_sim_rate=193812

========= Core RFC stats =========
	Total RFC Accesses     = 2411817
	Total RFC Misses       = 924484
	Total RFC Read Misses  = 611158
	Total RFC Write Misses = 313326
	Total RFC Evictions    = 832604

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 731099
	L1I_total_cache_misses = 3603
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 886, Miss = 140, Miss_rate = 0.158, Pending_hits = 141, Reservation_fails = 248
	L1D_cache_core[1]: Access = 980, Miss = 154, Miss_rate = 0.157, Pending_hits = 137, Reservation_fails = 294
	L1D_cache_core[2]: Access = 952, Miss = 154, Miss_rate = 0.162, Pending_hits = 133, Reservation_fails = 347
	L1D_cache_core[3]: Access = 1003, Miss = 155, Miss_rate = 0.155, Pending_hits = 139, Reservation_fails = 210
	L1D_cache_core[4]: Access = 972, Miss = 152, Miss_rate = 0.156, Pending_hits = 148, Reservation_fails = 211
	L1D_cache_core[5]: Access = 898, Miss = 144, Miss_rate = 0.160, Pending_hits = 137, Reservation_fails = 234
	L1D_cache_core[6]: Access = 904, Miss = 140, Miss_rate = 0.155, Pending_hits = 138, Reservation_fails = 319
	L1D_cache_core[7]: Access = 918, Miss = 144, Miss_rate = 0.157, Pending_hits = 135, Reservation_fails = 434
	L1D_cache_core[8]: Access = 942, Miss = 151, Miss_rate = 0.160, Pending_hits = 137, Reservation_fails = 430
	L1D_cache_core[9]: Access = 967, Miss = 153, Miss_rate = 0.158, Pending_hits = 140, Reservation_fails = 408
	L1D_cache_core[10]: Access = 975, Miss = 156, Miss_rate = 0.160, Pending_hits = 143, Reservation_fails = 493
	L1D_cache_core[11]: Access = 1014, Miss = 159, Miss_rate = 0.157, Pending_hits = 139, Reservation_fails = 499
	L1D_cache_core[12]: Access = 949, Miss = 151, Miss_rate = 0.159, Pending_hits = 123, Reservation_fails = 362
	L1D_cache_core[13]: Access = 918, Miss = 142, Miss_rate = 0.155, Pending_hits = 128, Reservation_fails = 454
	L1D_cache_core[14]: Access = 886, Miss = 135, Miss_rate = 0.152, Pending_hits = 125, Reservation_fails = 476
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2230
	L1D_total_cache_miss_rate = 0.1574
	L1D_total_cache_pending_hits = 2043
	L1D_total_cache_reservation_fails = 5419
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 727496
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3603
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1488, 2240, 2688, 3850, 3850, 3418, 2758, 2072, 1871, 2569, 3187, 3631, 3631, 3199, 2607, 2011, 1945, 2569, 3187, 3631, 3631, 3199, 2595, 1999, 1933, 2557, 3175, 3619, 3025, 2721, 1840, 1654, 
gpgpu_n_tot_thrd_icount = 44995040
gpgpu_n_tot_w_icount = 1406095
gpgpu_n_stall_shd_mem = 13329
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2178
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1652904
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13329
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150819	W0_Idle:93052	W0_Scoreboard:219070	W1:349	W2:741	W3:4165	W4:7234	W5:7578	W6:31708	W7:7455	W8:64418	W9:7804	W10:34960	W11:3661	W12:58192	W13:3504	W14:38549	W15:0	W16:88268	W17:0	W18:21853	W19:0	W20:88669	W21:0	W22:21766	W23:0	W24:99400	W25:0	W26:22788	W27:0	W28:87872	W29:0	W30:10752	W31:0	W32:694409
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17424 {8:2178,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 296208 {136:2178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 210 
max_icnt2mem_latency = 585 
max_icnt2sh_latency = 69578 
mrq_lat_table:59 	5 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2970 	596 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2814 	691 	218 	98 	85 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	496 	1340 	326 	16 	0 	0 	0 	0 	0 	96 	173 	440 	725 	126 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       943      7407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       810         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3635         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      4535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.666667       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 71/10 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 71
min_bank_accesses = 0!
chip skew: 13/11 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12073     12689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12388     14284    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8026     14480    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       9824     12728    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9241     11572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8746     10941    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        521       744         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        470       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        520       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        707       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        674       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        663       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93130 n_act=4 n_pre=2 n_req=13 n_rd=26 n_write=0 bw_util=0.0005582
n_activity=240 dram_eff=0.2167
bk0: 16a 93091i bk1: 10a 93097i bk2: 0a 93160i bk3: 0a 93161i bk4: 0a 93161i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93161i bk9: 0a 93162i bk10: 0a 93162i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000150276
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93132 n_act=4 n_pre=2 n_req=12 n_rd=24 n_write=0 bw_util=0.0005152
n_activity=244 dram_eff=0.1967
bk0: 16a 93064i bk1: 8a 93132i bk2: 0a 93160i bk3: 0a 93161i bk4: 0a 93161i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93162i bk9: 0a 93162i bk10: 0a 93163i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000311286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93136 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004723
n_activity=190 dram_eff=0.2316
bk0: 14a 93095i bk1: 8a 93130i bk2: 0a 93160i bk3: 0a 93161i bk4: 0a 93161i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93161i bk9: 0a 93163i bk10: 0a 93163i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00016101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93134 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0005152
n_activity=217 dram_eff=0.2212
bk0: 16a 93091i bk1: 8a 93131i bk2: 0a 93160i bk3: 0a 93160i bk4: 0a 93161i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93161i bk9: 0a 93163i bk10: 0a 93163i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000193212
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93134 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0005152
n_activity=218 dram_eff=0.2202
bk0: 16a 93089i bk1: 8a 93132i bk2: 0a 93160i bk3: 0a 93160i bk4: 0a 93160i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93161i bk8: 0a 93162i bk9: 0a 93162i bk10: 0a 93163i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000300552
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93162 n_nop=93136 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004723
n_activity=227 dram_eff=0.1938
bk0: 14a 93097i bk1: 8a 93133i bk2: 0a 93160i bk3: 0a 93160i bk4: 0a 93160i bk5: 0a 93161i bk6: 0a 93161i bk7: 0a 93162i bk8: 0a 93162i bk9: 0a 93162i bk10: 0a 93162i bk11: 0a 93163i bk12: 0a 93163i bk13: 0a 93163i bk14: 0a 93163i bk15: 0a 93164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000139542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 514, Miss = 8, Miss_rate = 0.016, Pending_hits = 22, Reservation_fails = 392
L2_cache_bank[1]: Access = 278, Miss = 5, Miss_rate = 0.018, Pending_hits = 12, Reservation_fails = 220
L2_cache_bank[2]: Access = 538, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 495
L2_cache_bank[3]: Access = 255, Miss = 4, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 72
L2_cache_bank[4]: Access = 329, Miss = 7, Miss_rate = 0.021, Pending_hits = 16, Reservation_fails = 354
L2_cache_bank[5]: Access = 262, Miss = 4, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 66
L2_cache_bank[6]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 22, Reservation_fails = 448
L2_cache_bank[7]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 152
L2_cache_bank[8]: Access = 322, Miss = 8, Miss_rate = 0.025, Pending_hits = 20, Reservation_fails = 396
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 143
L2_cache_bank[10]: Access = 311, Miss = 7, Miss_rate = 0.023, Pending_hits = 14, Reservation_fails = 234
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 9, Reservation_fails = 9
L2_total_cache_accesses = 3933
L2_total_cache_misses = 71
L2_total_cache_miss_rate = 0.0181
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 2981
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1229
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13425
icnt_total_pkts_simt_to_mem=6303
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
total_error=0.000000667
avg_error=0.000000001

PASSED
