<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='69' type='InstructionMappings llvm::AMDGPURegisterBankInfo::addMappingFromTable(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const std::array&lt;unsigned int, NumOps&gt; RegSrcOpIdx, ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt; &gt; Table) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='109' ll='143' type='RegisterBankInfo::InstructionMappings llvm::AMDGPURegisterBankInfo::addMappingFromTable(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const std::array&lt;unsigned int, NumOps&gt; RegSrcOpIdx, ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt; &gt; Table) const'/>
