static bool bgmac_wait_value(struct bcma_device *core, u16 reg, u32 mask,\r\nu32 value, int timeout)\r\n{\r\nu32 val;\r\nint i;\r\nfor (i = 0; i < timeout / 10; i++) {\r\nval = bcma_read32(core, reg);\r\nif ((val & mask) == value)\r\nreturn true;\r\nudelay(10);\r\n}\r\npr_err("Timeout waiting for reg 0x%X\n", reg);\r\nreturn false;\r\n}\r\nstatic void bgmac_dma_tx_reset(struct bgmac *bgmac, struct bgmac_dma_ring *ring)\r\n{\r\nu32 val;\r\nint i;\r\nif (!ring->mmio_base)\r\nreturn;\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL,\r\nBGMAC_DMA_TX_SUSPEND);\r\nfor (i = 0; i < 10000 / 10; i++) {\r\nval = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS);\r\nval &= BGMAC_DMA_TX_STAT;\r\nif (val == BGMAC_DMA_TX_STAT_DISABLED ||\r\nval == BGMAC_DMA_TX_STAT_IDLEWAIT ||\r\nval == BGMAC_DMA_TX_STAT_STOPPED) {\r\ni = 0;\r\nbreak;\r\n}\r\nudelay(10);\r\n}\r\nif (i)\r\nbgmac_err(bgmac, "Timeout suspending DMA TX ring 0x%X (BGMAC_DMA_TX_STAT: 0x%08X)\n",\r\nring->mmio_base, val);\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, 0);\r\nif (!bgmac_wait_value(bgmac->core,\r\nring->mmio_base + BGMAC_DMA_TX_STATUS,\r\nBGMAC_DMA_TX_STAT, BGMAC_DMA_TX_STAT_DISABLED,\r\n10000)) {\r\nbgmac_warn(bgmac, "DMA TX ring 0x%X wasn't disabled on time, waiting additional 300us\n",\r\nring->mmio_base);\r\nudelay(300);\r\nval = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS);\r\nif ((val & BGMAC_DMA_TX_STAT) != BGMAC_DMA_TX_STAT_DISABLED)\r\nbgmac_err(bgmac, "Reset of DMA TX ring 0x%X failed\n",\r\nring->mmio_base);\r\n}\r\n}\r\nstatic void bgmac_dma_tx_enable(struct bgmac *bgmac,\r\nstruct bgmac_dma_ring *ring)\r\n{\r\nu32 ctl;\r\nctl = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL);\r\nif (bgmac->core->id.rev >= 4) {\r\nctl &= ~BGMAC_DMA_TX_BL_MASK;\r\nctl |= BGMAC_DMA_TX_BL_128 << BGMAC_DMA_TX_BL_SHIFT;\r\nctl &= ~BGMAC_DMA_TX_MR_MASK;\r\nctl |= BGMAC_DMA_TX_MR_2 << BGMAC_DMA_TX_MR_SHIFT;\r\nctl &= ~BGMAC_DMA_TX_PC_MASK;\r\nctl |= BGMAC_DMA_TX_PC_16 << BGMAC_DMA_TX_PC_SHIFT;\r\nctl &= ~BGMAC_DMA_TX_PT_MASK;\r\nctl |= BGMAC_DMA_TX_PT_8 << BGMAC_DMA_TX_PT_SHIFT;\r\n}\r\nctl |= BGMAC_DMA_TX_ENABLE;\r\nctl |= BGMAC_DMA_TX_PARITY_DISABLE;\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, ctl);\r\n}\r\nstatic netdev_tx_t bgmac_dma_tx_add(struct bgmac *bgmac,\r\nstruct bgmac_dma_ring *ring,\r\nstruct sk_buff *skb)\r\n{\r\nstruct device *dma_dev = bgmac->core->dma_dev;\r\nstruct net_device *net_dev = bgmac->net_dev;\r\nstruct bgmac_dma_desc *dma_desc;\r\nstruct bgmac_slot_info *slot;\r\nu32 ctl0, ctl1;\r\nint free_slots;\r\nif (skb->len > BGMAC_DESC_CTL1_LEN) {\r\nbgmac_err(bgmac, "Too long skb (%d)\n", skb->len);\r\ngoto err_stop_drop;\r\n}\r\nif (ring->start <= ring->end)\r\nfree_slots = ring->start - ring->end + BGMAC_TX_RING_SLOTS;\r\nelse\r\nfree_slots = ring->start - ring->end;\r\nif (free_slots == 1) {\r\nbgmac_err(bgmac, "TX ring is full, queue should be stopped!\n");\r\nnetif_stop_queue(net_dev);\r\nreturn NETDEV_TX_BUSY;\r\n}\r\nslot = &ring->slots[ring->end];\r\nslot->skb = skb;\r\nslot->dma_addr = dma_map_single(dma_dev, skb->data, skb->len,\r\nDMA_TO_DEVICE);\r\nif (dma_mapping_error(dma_dev, slot->dma_addr)) {\r\nbgmac_err(bgmac, "Mapping error of skb on ring 0x%X\n",\r\nring->mmio_base);\r\ngoto err_stop_drop;\r\n}\r\nctl0 = BGMAC_DESC_CTL0_IOC | BGMAC_DESC_CTL0_SOF | BGMAC_DESC_CTL0_EOF;\r\nif (ring->end == ring->num_slots - 1)\r\nctl0 |= BGMAC_DESC_CTL0_EOT;\r\nctl1 = skb->len & BGMAC_DESC_CTL1_LEN;\r\ndma_desc = ring->cpu_base;\r\ndma_desc += ring->end;\r\ndma_desc->addr_low = cpu_to_le32(lower_32_bits(slot->dma_addr));\r\ndma_desc->addr_high = cpu_to_le32(upper_32_bits(slot->dma_addr));\r\ndma_desc->ctl0 = cpu_to_le32(ctl0);\r\ndma_desc->ctl1 = cpu_to_le32(ctl1);\r\nnetdev_sent_queue(net_dev, skb->len);\r\nwmb();\r\nif (++ring->end >= BGMAC_TX_RING_SLOTS)\r\nring->end = 0;\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_INDEX,\r\nring->index_base +\r\nring->end * sizeof(struct bgmac_dma_desc));\r\nif (--free_slots == 1)\r\nnetif_stop_queue(net_dev);\r\nreturn NETDEV_TX_OK;\r\nerr_stop_drop:\r\nnetif_stop_queue(net_dev);\r\ndev_kfree_skb(skb);\r\nreturn NETDEV_TX_OK;\r\n}\r\nstatic void bgmac_dma_tx_free(struct bgmac *bgmac, struct bgmac_dma_ring *ring)\r\n{\r\nstruct device *dma_dev = bgmac->core->dma_dev;\r\nint empty_slot;\r\nbool freed = false;\r\nunsigned bytes_compl = 0, pkts_compl = 0;\r\nempty_slot = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS);\r\nempty_slot &= BGMAC_DMA_TX_STATDPTR;\r\nempty_slot -= ring->index_base;\r\nempty_slot &= BGMAC_DMA_TX_STATDPTR;\r\nempty_slot /= sizeof(struct bgmac_dma_desc);\r\nwhile (ring->start != empty_slot) {\r\nstruct bgmac_slot_info *slot = &ring->slots[ring->start];\r\nif (slot->skb) {\r\ndma_unmap_single(dma_dev, slot->dma_addr,\r\nslot->skb->len, DMA_TO_DEVICE);\r\nslot->dma_addr = 0;\r\nbytes_compl += slot->skb->len;\r\npkts_compl++;\r\ndev_kfree_skb(slot->skb);\r\nslot->skb = NULL;\r\n} else {\r\nbgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n",\r\nring->start, ring->end);\r\n}\r\nif (++ring->start >= BGMAC_TX_RING_SLOTS)\r\nring->start = 0;\r\nfreed = true;\r\n}\r\nnetdev_completed_queue(bgmac->net_dev, pkts_compl, bytes_compl);\r\nif (freed && netif_queue_stopped(bgmac->net_dev))\r\nnetif_wake_queue(bgmac->net_dev);\r\n}\r\nstatic void bgmac_dma_rx_reset(struct bgmac *bgmac, struct bgmac_dma_ring *ring)\r\n{\r\nif (!ring->mmio_base)\r\nreturn;\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL, 0);\r\nif (!bgmac_wait_value(bgmac->core,\r\nring->mmio_base + BGMAC_DMA_RX_STATUS,\r\nBGMAC_DMA_RX_STAT, BGMAC_DMA_RX_STAT_DISABLED,\r\n10000))\r\nbgmac_err(bgmac, "Reset of ring 0x%X RX failed\n",\r\nring->mmio_base);\r\n}\r\nstatic void bgmac_dma_rx_enable(struct bgmac *bgmac,\r\nstruct bgmac_dma_ring *ring)\r\n{\r\nu32 ctl;\r\nctl = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL);\r\nif (bgmac->core->id.rev >= 4) {\r\nctl &= ~BGMAC_DMA_RX_BL_MASK;\r\nctl |= BGMAC_DMA_RX_BL_128 << BGMAC_DMA_RX_BL_SHIFT;\r\nctl &= ~BGMAC_DMA_RX_PC_MASK;\r\nctl |= BGMAC_DMA_RX_PC_8 << BGMAC_DMA_RX_PC_SHIFT;\r\nctl &= ~BGMAC_DMA_RX_PT_MASK;\r\nctl |= BGMAC_DMA_RX_PT_1 << BGMAC_DMA_RX_PT_SHIFT;\r\n}\r\nctl &= BGMAC_DMA_RX_ADDREXT_MASK;\r\nctl |= BGMAC_DMA_RX_ENABLE;\r\nctl |= BGMAC_DMA_RX_PARITY_DISABLE;\r\nctl |= BGMAC_DMA_RX_OVERFLOW_CONT;\r\nctl |= BGMAC_RX_FRAME_OFFSET << BGMAC_DMA_RX_FRAME_OFFSET_SHIFT;\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL, ctl);\r\n}\r\nstatic int bgmac_dma_rx_skb_for_slot(struct bgmac *bgmac,\r\nstruct bgmac_slot_info *slot)\r\n{\r\nstruct device *dma_dev = bgmac->core->dma_dev;\r\nstruct sk_buff *skb;\r\ndma_addr_t dma_addr;\r\nstruct bgmac_rx_header *rx;\r\nskb = netdev_alloc_skb(bgmac->net_dev, BGMAC_RX_BUF_SIZE);\r\nif (!skb)\r\nreturn -ENOMEM;\r\nrx = (struct bgmac_rx_header *)skb->data;\r\nrx->len = cpu_to_le16(0xdead);\r\nrx->flags = cpu_to_le16(0xbeef);\r\ndma_addr = dma_map_single(dma_dev, skb->data,\r\nBGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);\r\nif (dma_mapping_error(dma_dev, dma_addr)) {\r\nbgmac_err(bgmac, "DMA mapping error\n");\r\ndev_kfree_skb(skb);\r\nreturn -ENOMEM;\r\n}\r\nslot->skb = skb;\r\nslot->dma_addr = dma_addr;\r\nif (slot->dma_addr & 0xC0000000)\r\nbgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");\r\nreturn 0;\r\n}\r\nstatic void bgmac_dma_rx_setup_desc(struct bgmac *bgmac,\r\nstruct bgmac_dma_ring *ring, int desc_idx)\r\n{\r\nstruct bgmac_dma_desc *dma_desc = ring->cpu_base + desc_idx;\r\nu32 ctl0 = 0, ctl1 = 0;\r\nif (desc_idx == ring->num_slots - 1)\r\nctl0 |= BGMAC_DESC_CTL0_EOT;\r\nctl1 |= BGMAC_RX_BUF_SIZE & BGMAC_DESC_CTL1_LEN;\r\ndma_desc->addr_low = cpu_to_le32(lower_32_bits(ring->slots[desc_idx].dma_addr));\r\ndma_desc->addr_high = cpu_to_le32(upper_32_bits(ring->slots[desc_idx].dma_addr));\r\ndma_desc->ctl0 = cpu_to_le32(ctl0);\r\ndma_desc->ctl1 = cpu_to_le32(ctl1);\r\n}\r\nstatic int bgmac_dma_rx_read(struct bgmac *bgmac, struct bgmac_dma_ring *ring,\r\nint weight)\r\n{\r\nu32 end_slot;\r\nint handled = 0;\r\nend_slot = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_STATUS);\r\nend_slot &= BGMAC_DMA_RX_STATDPTR;\r\nend_slot -= ring->index_base;\r\nend_slot &= BGMAC_DMA_RX_STATDPTR;\r\nend_slot /= sizeof(struct bgmac_dma_desc);\r\nring->end = end_slot;\r\nwhile (ring->start != ring->end) {\r\nstruct device *dma_dev = bgmac->core->dma_dev;\r\nstruct bgmac_slot_info *slot = &ring->slots[ring->start];\r\nstruct sk_buff *skb = slot->skb;\r\nstruct bgmac_rx_header *rx;\r\nu16 len, flags;\r\ndma_sync_single_for_cpu(dma_dev, slot->dma_addr,\r\nBGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);\r\nrx = (struct bgmac_rx_header *)skb->data;\r\nlen = le16_to_cpu(rx->len);\r\nflags = le16_to_cpu(rx->flags);\r\ndo {\r\ndma_addr_t old_dma_addr = slot->dma_addr;\r\nint err;\r\nif (len == 0xdead && flags == 0xbeef) {\r\nbgmac_err(bgmac, "Found poisoned packet at slot %d, DMA issue!\n",\r\nring->start);\r\ndma_sync_single_for_device(dma_dev,\r\nslot->dma_addr,\r\nBGMAC_RX_BUF_SIZE,\r\nDMA_FROM_DEVICE);\r\nbreak;\r\n}\r\nlen -= ETH_FCS_LEN;\r\nerr = bgmac_dma_rx_skb_for_slot(bgmac, slot);\r\nif (err) {\r\nrx->len = cpu_to_le16(0xdead);\r\nrx->flags = cpu_to_le16(0xbeef);\r\ndma_sync_single_for_device(dma_dev,\r\nslot->dma_addr,\r\nBGMAC_RX_BUF_SIZE,\r\nDMA_FROM_DEVICE);\r\nbreak;\r\n}\r\nbgmac_dma_rx_setup_desc(bgmac, ring, ring->start);\r\ndma_unmap_single(dma_dev, old_dma_addr,\r\nBGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);\r\nskb_put(skb, BGMAC_RX_FRAME_OFFSET + len);\r\nskb_pull(skb, BGMAC_RX_FRAME_OFFSET);\r\nskb_checksum_none_assert(skb);\r\nskb->protocol = eth_type_trans(skb, bgmac->net_dev);\r\nnetif_receive_skb(skb);\r\nhandled++;\r\n} while (0);\r\nif (++ring->start >= BGMAC_RX_RING_SLOTS)\r\nring->start = 0;\r\nif (handled >= weight)\r\nbreak;\r\n}\r\nreturn handled;\r\n}\r\nstatic bool bgmac_dma_unaligned(struct bgmac *bgmac,\r\nstruct bgmac_dma_ring *ring,\r\nenum bgmac_dma_ring_type ring_type)\r\n{\r\nswitch (ring_type) {\r\ncase BGMAC_DMA_RING_TX:\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO,\r\n0xff0);\r\nif (bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO))\r\nreturn true;\r\nbreak;\r\ncase BGMAC_DMA_RING_RX:\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO,\r\n0xff0);\r\nif (bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO))\r\nreturn true;\r\nbreak;\r\n}\r\nreturn false;\r\n}\r\nstatic void bgmac_dma_ring_free(struct bgmac *bgmac,\r\nstruct bgmac_dma_ring *ring)\r\n{\r\nstruct device *dma_dev = bgmac->core->dma_dev;\r\nstruct bgmac_slot_info *slot;\r\nint size;\r\nint i;\r\nfor (i = 0; i < ring->num_slots; i++) {\r\nslot = &ring->slots[i];\r\nif (slot->skb) {\r\nif (slot->dma_addr)\r\ndma_unmap_single(dma_dev, slot->dma_addr,\r\nslot->skb->len, DMA_TO_DEVICE);\r\ndev_kfree_skb(slot->skb);\r\n}\r\n}\r\nif (ring->cpu_base) {\r\nsize = ring->num_slots * sizeof(struct bgmac_dma_desc);\r\ndma_free_coherent(dma_dev, size, ring->cpu_base,\r\nring->dma_base);\r\n}\r\n}\r\nstatic void bgmac_dma_free(struct bgmac *bgmac)\r\n{\r\nint i;\r\nfor (i = 0; i < BGMAC_MAX_TX_RINGS; i++)\r\nbgmac_dma_ring_free(bgmac, &bgmac->tx_ring[i]);\r\nfor (i = 0; i < BGMAC_MAX_RX_RINGS; i++)\r\nbgmac_dma_ring_free(bgmac, &bgmac->rx_ring[i]);\r\n}\r\nstatic int bgmac_dma_alloc(struct bgmac *bgmac)\r\n{\r\nstruct device *dma_dev = bgmac->core->dma_dev;\r\nstruct bgmac_dma_ring *ring;\r\nstatic const u16 ring_base[] = { BGMAC_DMA_BASE0, BGMAC_DMA_BASE1,\r\nBGMAC_DMA_BASE2, BGMAC_DMA_BASE3, };\r\nint size;\r\nint err;\r\nint i;\r\nBUILD_BUG_ON(BGMAC_MAX_TX_RINGS > ARRAY_SIZE(ring_base));\r\nBUILD_BUG_ON(BGMAC_MAX_RX_RINGS > ARRAY_SIZE(ring_base));\r\nif (!(bcma_aread32(bgmac->core, BCMA_IOST) & BCMA_IOST_DMA64)) {\r\nbgmac_err(bgmac, "Core does not report 64-bit DMA\n");\r\nreturn -ENOTSUPP;\r\n}\r\nfor (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {\r\nring = &bgmac->tx_ring[i];\r\nring->num_slots = BGMAC_TX_RING_SLOTS;\r\nring->mmio_base = ring_base[i];\r\nsize = ring->num_slots * sizeof(struct bgmac_dma_desc);\r\nring->cpu_base = dma_zalloc_coherent(dma_dev, size,\r\n&ring->dma_base,\r\nGFP_KERNEL);\r\nif (!ring->cpu_base) {\r\nbgmac_err(bgmac, "Allocation of TX ring 0x%X failed\n",\r\nring->mmio_base);\r\ngoto err_dma_free;\r\n}\r\nif (ring->dma_base & 0xC0000000)\r\nbgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");\r\nring->unaligned = bgmac_dma_unaligned(bgmac, ring,\r\nBGMAC_DMA_RING_TX);\r\nif (ring->unaligned)\r\nring->index_base = lower_32_bits(ring->dma_base);\r\nelse\r\nring->index_base = 0;\r\n}\r\nfor (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {\r\nint j;\r\nring = &bgmac->rx_ring[i];\r\nring->num_slots = BGMAC_RX_RING_SLOTS;\r\nring->mmio_base = ring_base[i];\r\nsize = ring->num_slots * sizeof(struct bgmac_dma_desc);\r\nring->cpu_base = dma_zalloc_coherent(dma_dev, size,\r\n&ring->dma_base,\r\nGFP_KERNEL);\r\nif (!ring->cpu_base) {\r\nbgmac_err(bgmac, "Allocation of RX ring 0x%X failed\n",\r\nring->mmio_base);\r\nerr = -ENOMEM;\r\ngoto err_dma_free;\r\n}\r\nif (ring->dma_base & 0xC0000000)\r\nbgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");\r\nring->unaligned = bgmac_dma_unaligned(bgmac, ring,\r\nBGMAC_DMA_RING_RX);\r\nif (ring->unaligned)\r\nring->index_base = lower_32_bits(ring->dma_base);\r\nelse\r\nring->index_base = 0;\r\nfor (j = 0; j < ring->num_slots; j++) {\r\nerr = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);\r\nif (err) {\r\nbgmac_err(bgmac, "Can't allocate skb for slot in RX ring\n");\r\ngoto err_dma_free;\r\n}\r\n}\r\n}\r\nreturn 0;\r\nerr_dma_free:\r\nbgmac_dma_free(bgmac);\r\nreturn -ENOMEM;\r\n}\r\nstatic void bgmac_dma_init(struct bgmac *bgmac)\r\n{\r\nstruct bgmac_dma_ring *ring;\r\nint i;\r\nfor (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {\r\nring = &bgmac->tx_ring[i];\r\nif (!ring->unaligned)\r\nbgmac_dma_tx_enable(bgmac, ring);\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO,\r\nlower_32_bits(ring->dma_base));\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGHI,\r\nupper_32_bits(ring->dma_base));\r\nif (ring->unaligned)\r\nbgmac_dma_tx_enable(bgmac, ring);\r\nring->start = 0;\r\nring->end = 0;\r\n}\r\nfor (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {\r\nint j;\r\nring = &bgmac->rx_ring[i];\r\nif (!ring->unaligned)\r\nbgmac_dma_rx_enable(bgmac, ring);\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO,\r\nlower_32_bits(ring->dma_base));\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGHI,\r\nupper_32_bits(ring->dma_base));\r\nif (ring->unaligned)\r\nbgmac_dma_rx_enable(bgmac, ring);\r\nfor (j = 0; j < ring->num_slots; j++)\r\nbgmac_dma_rx_setup_desc(bgmac, ring, j);\r\nbgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX,\r\nring->index_base +\r\nring->num_slots * sizeof(struct bgmac_dma_desc));\r\nring->start = 0;\r\nring->end = 0;\r\n}\r\n}\r\nstatic u16 bgmac_phy_read(struct bgmac *bgmac, u8 phyaddr, u8 reg)\r\n{\r\nstruct bcma_device *core;\r\nu16 phy_access_addr;\r\nu16 phy_ctl_addr;\r\nu32 tmp;\r\nBUILD_BUG_ON(BGMAC_PA_DATA_MASK != BCMA_GMAC_CMN_PA_DATA_MASK);\r\nBUILD_BUG_ON(BGMAC_PA_ADDR_MASK != BCMA_GMAC_CMN_PA_ADDR_MASK);\r\nBUILD_BUG_ON(BGMAC_PA_ADDR_SHIFT != BCMA_GMAC_CMN_PA_ADDR_SHIFT);\r\nBUILD_BUG_ON(BGMAC_PA_REG_MASK != BCMA_GMAC_CMN_PA_REG_MASK);\r\nBUILD_BUG_ON(BGMAC_PA_REG_SHIFT != BCMA_GMAC_CMN_PA_REG_SHIFT);\r\nBUILD_BUG_ON(BGMAC_PA_WRITE != BCMA_GMAC_CMN_PA_WRITE);\r\nBUILD_BUG_ON(BGMAC_PA_START != BCMA_GMAC_CMN_PA_START);\r\nBUILD_BUG_ON(BGMAC_PC_EPA_MASK != BCMA_GMAC_CMN_PC_EPA_MASK);\r\nBUILD_BUG_ON(BGMAC_PC_MCT_MASK != BCMA_GMAC_CMN_PC_MCT_MASK);\r\nBUILD_BUG_ON(BGMAC_PC_MCT_SHIFT != BCMA_GMAC_CMN_PC_MCT_SHIFT);\r\nBUILD_BUG_ON(BGMAC_PC_MTE != BCMA_GMAC_CMN_PC_MTE);\r\nif (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT) {\r\ncore = bgmac->core->bus->drv_gmac_cmn.core;\r\nphy_access_addr = BCMA_GMAC_CMN_PHY_ACCESS;\r\nphy_ctl_addr = BCMA_GMAC_CMN_PHY_CTL;\r\n} else {\r\ncore = bgmac->core;\r\nphy_access_addr = BGMAC_PHY_ACCESS;\r\nphy_ctl_addr = BGMAC_PHY_CNTL;\r\n}\r\ntmp = bcma_read32(core, phy_ctl_addr);\r\ntmp &= ~BGMAC_PC_EPA_MASK;\r\ntmp |= phyaddr;\r\nbcma_write32(core, phy_ctl_addr, tmp);\r\ntmp = BGMAC_PA_START;\r\ntmp |= phyaddr << BGMAC_PA_ADDR_SHIFT;\r\ntmp |= reg << BGMAC_PA_REG_SHIFT;\r\nbcma_write32(core, phy_access_addr, tmp);\r\nif (!bgmac_wait_value(core, phy_access_addr, BGMAC_PA_START, 0, 1000)) {\r\nbgmac_err(bgmac, "Reading PHY %d register 0x%X failed\n",\r\nphyaddr, reg);\r\nreturn 0xffff;\r\n}\r\nreturn bcma_read32(core, phy_access_addr) & BGMAC_PA_DATA_MASK;\r\n}\r\nstatic int bgmac_phy_write(struct bgmac *bgmac, u8 phyaddr, u8 reg, u16 value)\r\n{\r\nstruct bcma_device *core;\r\nu16 phy_access_addr;\r\nu16 phy_ctl_addr;\r\nu32 tmp;\r\nif (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT) {\r\ncore = bgmac->core->bus->drv_gmac_cmn.core;\r\nphy_access_addr = BCMA_GMAC_CMN_PHY_ACCESS;\r\nphy_ctl_addr = BCMA_GMAC_CMN_PHY_CTL;\r\n} else {\r\ncore = bgmac->core;\r\nphy_access_addr = BGMAC_PHY_ACCESS;\r\nphy_ctl_addr = BGMAC_PHY_CNTL;\r\n}\r\ntmp = bcma_read32(core, phy_ctl_addr);\r\ntmp &= ~BGMAC_PC_EPA_MASK;\r\ntmp |= phyaddr;\r\nbcma_write32(core, phy_ctl_addr, tmp);\r\nbgmac_write(bgmac, BGMAC_INT_STATUS, BGMAC_IS_MDIO);\r\nif (bgmac_read(bgmac, BGMAC_INT_STATUS) & BGMAC_IS_MDIO)\r\nbgmac_warn(bgmac, "Error setting MDIO int\n");\r\ntmp = BGMAC_PA_START;\r\ntmp |= BGMAC_PA_WRITE;\r\ntmp |= phyaddr << BGMAC_PA_ADDR_SHIFT;\r\ntmp |= reg << BGMAC_PA_REG_SHIFT;\r\ntmp |= value;\r\nbcma_write32(core, phy_access_addr, tmp);\r\nif (!bgmac_wait_value(core, phy_access_addr, BGMAC_PA_START, 0, 1000)) {\r\nbgmac_err(bgmac, "Writing to PHY %d register 0x%X failed\n",\r\nphyaddr, reg);\r\nreturn -ETIMEDOUT;\r\n}\r\nreturn 0;\r\n}\r\nstatic void bgmac_phy_init(struct bgmac *bgmac)\r\n{\r\nstruct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo;\r\nstruct bcma_drv_cc *cc = &bgmac->core->bus->drv_cc;\r\nu8 i;\r\nif (ci->id == BCMA_CHIP_ID_BCM5356) {\r\nfor (i = 0; i < 5; i++) {\r\nbgmac_phy_write(bgmac, i, 0x1f, 0x008b);\r\nbgmac_phy_write(bgmac, i, 0x15, 0x0100);\r\nbgmac_phy_write(bgmac, i, 0x1f, 0x000f);\r\nbgmac_phy_write(bgmac, i, 0x12, 0x2aaa);\r\nbgmac_phy_write(bgmac, i, 0x1f, 0x000b);\r\n}\r\n}\r\nif ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg != 10) ||\r\n(ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg != 10) ||\r\n(ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg != 9)) {\r\nbcma_chipco_chipctl_maskset(cc, 2, ~0xc0000000, 0);\r\nbcma_chipco_chipctl_maskset(cc, 4, ~0x80000000, 0);\r\nfor (i = 0; i < 5; i++) {\r\nbgmac_phy_write(bgmac, i, 0x1f, 0x000f);\r\nbgmac_phy_write(bgmac, i, 0x16, 0x5284);\r\nbgmac_phy_write(bgmac, i, 0x1f, 0x000b);\r\nbgmac_phy_write(bgmac, i, 0x17, 0x0010);\r\nbgmac_phy_write(bgmac, i, 0x1f, 0x000f);\r\nbgmac_phy_write(bgmac, i, 0x16, 0x5296);\r\nbgmac_phy_write(bgmac, i, 0x17, 0x1073);\r\nbgmac_phy_write(bgmac, i, 0x17, 0x9073);\r\nbgmac_phy_write(bgmac, i, 0x16, 0x52b6);\r\nbgmac_phy_write(bgmac, i, 0x17, 0x9273);\r\nbgmac_phy_write(bgmac, i, 0x1f, 0x000b);\r\n}\r\n}\r\n}\r\nstatic void bgmac_phy_reset(struct bgmac *bgmac)\r\n{\r\nif (bgmac->phyaddr == BGMAC_PHY_NOREGS)\r\nreturn;\r\nbgmac_phy_write(bgmac, bgmac->phyaddr, MII_BMCR, BMCR_RESET);\r\nudelay(100);\r\nif (bgmac_phy_read(bgmac, bgmac->phyaddr, MII_BMCR) & BMCR_RESET)\r\nbgmac_err(bgmac, "PHY reset failed\n");\r\nbgmac_phy_init(bgmac);\r\n}\r\nstatic void bgmac_cmdcfg_maskset(struct bgmac *bgmac, u32 mask, u32 set,\r\nbool force)\r\n{\r\nu32 cmdcfg = bgmac_read(bgmac, BGMAC_CMDCFG);\r\nu32 new_val = (cmdcfg & mask) | set;\r\nbgmac_set(bgmac, BGMAC_CMDCFG, BGMAC_CMDCFG_SR(bgmac->core->id.rev));\r\nudelay(2);\r\nif (new_val != cmdcfg || force)\r\nbgmac_write(bgmac, BGMAC_CMDCFG, new_val);\r\nbgmac_mask(bgmac, BGMAC_CMDCFG, ~BGMAC_CMDCFG_SR(bgmac->core->id.rev));\r\nudelay(2);\r\n}\r\nstatic void bgmac_write_mac_address(struct bgmac *bgmac, u8 *addr)\r\n{\r\nu32 tmp;\r\ntmp = (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3];\r\nbgmac_write(bgmac, BGMAC_MACADDR_HIGH, tmp);\r\ntmp = (addr[4] << 8) | addr[5];\r\nbgmac_write(bgmac, BGMAC_MACADDR_LOW, tmp);\r\n}\r\nstatic void bgmac_set_rx_mode(struct net_device *net_dev)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(net_dev);\r\nif (net_dev->flags & IFF_PROMISC)\r\nbgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_PROM, true);\r\nelse\r\nbgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_PROM, 0, true);\r\n}\r\nstatic void bgmac_clear_mib(struct bgmac *bgmac)\r\n{\r\nint i;\r\nif (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT)\r\nreturn;\r\nbgmac_set(bgmac, BGMAC_DEV_CTL, BGMAC_DC_MROR);\r\nfor (i = 0; i < BGMAC_NUM_MIB_TX_REGS; i++)\r\nbgmac_read(bgmac, BGMAC_TX_GOOD_OCTETS + (i * 4));\r\nfor (i = 0; i < BGMAC_NUM_MIB_RX_REGS; i++)\r\nbgmac_read(bgmac, BGMAC_RX_GOOD_OCTETS + (i * 4));\r\n}\r\nstatic void bgmac_mac_speed(struct bgmac *bgmac)\r\n{\r\nu32 mask = ~(BGMAC_CMDCFG_ES_MASK | BGMAC_CMDCFG_HD);\r\nu32 set = 0;\r\nswitch (bgmac->mac_speed) {\r\ncase SPEED_10:\r\nset |= BGMAC_CMDCFG_ES_10;\r\nbreak;\r\ncase SPEED_100:\r\nset |= BGMAC_CMDCFG_ES_100;\r\nbreak;\r\ncase SPEED_1000:\r\nset |= BGMAC_CMDCFG_ES_1000;\r\nbreak;\r\ncase SPEED_2500:\r\nset |= BGMAC_CMDCFG_ES_2500;\r\nbreak;\r\ndefault:\r\nbgmac_err(bgmac, "Unsupported speed: %d\n", bgmac->mac_speed);\r\n}\r\nif (bgmac->mac_duplex == DUPLEX_HALF)\r\nset |= BGMAC_CMDCFG_HD;\r\nbgmac_cmdcfg_maskset(bgmac, mask, set, true);\r\n}\r\nstatic void bgmac_miiconfig(struct bgmac *bgmac)\r\n{\r\nstruct bcma_device *core = bgmac->core;\r\nstruct bcma_chipinfo *ci = &core->bus->chipinfo;\r\nu8 imode;\r\nif (ci->id == BCMA_CHIP_ID_BCM4707 ||\r\nci->id == BCMA_CHIP_ID_BCM53018) {\r\nbcma_awrite32(core, BCMA_IOCTL,\r\nbcma_aread32(core, BCMA_IOCTL) | 0x40 |\r\nBGMAC_BCMA_IOCTL_SW_CLKEN);\r\nbgmac->mac_speed = SPEED_2500;\r\nbgmac->mac_duplex = DUPLEX_FULL;\r\nbgmac_mac_speed(bgmac);\r\n} else {\r\nimode = (bgmac_read(bgmac, BGMAC_DEV_STATUS) &\r\nBGMAC_DS_MM_MASK) >> BGMAC_DS_MM_SHIFT;\r\nif (imode == 0 || imode == 1) {\r\nbgmac->mac_speed = SPEED_100;\r\nbgmac->mac_duplex = DUPLEX_FULL;\r\nbgmac_mac_speed(bgmac);\r\n}\r\n}\r\n}\r\nstatic void bgmac_chip_reset(struct bgmac *bgmac)\r\n{\r\nstruct bcma_device *core = bgmac->core;\r\nstruct bcma_bus *bus = core->bus;\r\nstruct bcma_chipinfo *ci = &bus->chipinfo;\r\nu32 flags;\r\nu32 iost;\r\nint i;\r\nif (bcma_core_is_enabled(core)) {\r\nif (!bgmac->stats_grabbed) {\r\nbgmac->stats_grabbed = true;\r\n}\r\nfor (i = 0; i < BGMAC_MAX_TX_RINGS; i++)\r\nbgmac_dma_tx_reset(bgmac, &bgmac->tx_ring[i]);\r\nbgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_ML, false);\r\nudelay(1);\r\nfor (i = 0; i < BGMAC_MAX_RX_RINGS; i++)\r\nbgmac_dma_rx_reset(bgmac, &bgmac->rx_ring[i]);\r\n}\r\niost = bcma_aread32(core, BCMA_IOST);\r\nif ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == BCMA_PKG_ID_BCM47186) ||\r\n(ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg == 10) ||\r\n(ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg == BCMA_PKG_ID_BCM47188))\r\niost &= ~BGMAC_BCMA_IOST_ATTACHED;\r\nif (ci->id != BCMA_CHIP_ID_BCM4707) {\r\nflags = 0;\r\nif (iost & BGMAC_BCMA_IOST_ATTACHED) {\r\nflags = BGMAC_BCMA_IOCTL_SW_CLKEN;\r\nif (!bgmac->has_robosw)\r\nflags |= BGMAC_BCMA_IOCTL_SW_RESET;\r\n}\r\nbcma_core_enable(core, flags);\r\n}\r\nif (core->id.rev > 2 &&\r\nci->id != BCMA_CHIP_ID_BCM4707 &&\r\nci->id != BCMA_CHIP_ID_BCM53018) {\r\nbgmac_set(bgmac, BCMA_CLKCTLST,\r\nBGMAC_BCMA_CLKCTLST_MISC_PLL_REQ);\r\nbgmac_wait_value(bgmac->core, BCMA_CLKCTLST,\r\nBGMAC_BCMA_CLKCTLST_MISC_PLL_ST,\r\nBGMAC_BCMA_CLKCTLST_MISC_PLL_ST,\r\n1000);\r\n}\r\nif (ci->id == BCMA_CHIP_ID_BCM5357 ||\r\nci->id == BCMA_CHIP_ID_BCM4749 ||\r\nci->id == BCMA_CHIP_ID_BCM53572) {\r\nstruct bcma_drv_cc *cc = &bgmac->core->bus->drv_cc;\r\nu8 et_swtype = 0;\r\nu8 sw_type = BGMAC_CHIPCTL_1_SW_TYPE_EPHY |\r\nBGMAC_CHIPCTL_1_IF_TYPE_MII;\r\nchar buf[4];\r\nif (bcm47xx_nvram_getenv("et_swtype", buf, sizeof(buf)) > 0) {\r\nif (kstrtou8(buf, 0, &et_swtype))\r\nbgmac_err(bgmac, "Failed to parse et_swtype (%s)\n",\r\nbuf);\r\net_swtype &= 0x0f;\r\net_swtype <<= 4;\r\nsw_type = et_swtype;\r\n} else if (ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == BCMA_PKG_ID_BCM5358) {\r\nsw_type = BGMAC_CHIPCTL_1_SW_TYPE_EPHYRMII;\r\n} else if ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == BCMA_PKG_ID_BCM47186) ||\r\n(ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg == 10) ||\r\n(ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg == BCMA_PKG_ID_BCM47188)) {\r\nsw_type = BGMAC_CHIPCTL_1_IF_TYPE_RGMII |\r\nBGMAC_CHIPCTL_1_SW_TYPE_RGMII;\r\n}\r\nbcma_chipco_chipctl_maskset(cc, 1,\r\n~(BGMAC_CHIPCTL_1_IF_TYPE_MASK |\r\nBGMAC_CHIPCTL_1_SW_TYPE_MASK),\r\nsw_type);\r\n}\r\nif (iost & BGMAC_BCMA_IOST_ATTACHED && !bgmac->has_robosw)\r\nbcma_awrite32(core, BCMA_IOCTL,\r\nbcma_aread32(core, BCMA_IOCTL) &\r\n~BGMAC_BCMA_IOCTL_SW_RESET);\r\nbgmac_cmdcfg_maskset(bgmac,\r\n~(BGMAC_CMDCFG_TE |\r\nBGMAC_CMDCFG_RE |\r\nBGMAC_CMDCFG_RPI |\r\nBGMAC_CMDCFG_TAI |\r\nBGMAC_CMDCFG_HD |\r\nBGMAC_CMDCFG_ML |\r\nBGMAC_CMDCFG_CFE |\r\nBGMAC_CMDCFG_RL |\r\nBGMAC_CMDCFG_RED |\r\nBGMAC_CMDCFG_PE |\r\nBGMAC_CMDCFG_TPI |\r\nBGMAC_CMDCFG_PAD_EN |\r\nBGMAC_CMDCFG_PF),\r\nBGMAC_CMDCFG_PROM |\r\nBGMAC_CMDCFG_NLC |\r\nBGMAC_CMDCFG_CFE |\r\nBGMAC_CMDCFG_SR(core->id.rev),\r\nfalse);\r\nbgmac->mac_speed = SPEED_UNKNOWN;\r\nbgmac->mac_duplex = DUPLEX_UNKNOWN;\r\nbgmac_clear_mib(bgmac);\r\nif (core->id.id == BCMA_CORE_4706_MAC_GBIT)\r\nbcma_maskset32(bgmac->cmn, BCMA_GMAC_CMN_PHY_CTL, ~0,\r\nBCMA_GMAC_CMN_PC_MTE);\r\nelse\r\nbgmac_set(bgmac, BGMAC_PHY_CNTL, BGMAC_PC_MTE);\r\nbgmac_miiconfig(bgmac);\r\nbgmac_phy_init(bgmac);\r\nnetdev_reset_queue(bgmac->net_dev);\r\nbgmac->int_status = 0;\r\n}\r\nstatic void bgmac_chip_intrs_on(struct bgmac *bgmac)\r\n{\r\nbgmac_write(bgmac, BGMAC_INT_MASK, bgmac->int_mask);\r\n}\r\nstatic void bgmac_chip_intrs_off(struct bgmac *bgmac)\r\n{\r\nbgmac_write(bgmac, BGMAC_INT_MASK, 0);\r\nbgmac_read(bgmac, BGMAC_INT_MASK);\r\n}\r\nstatic void bgmac_enable(struct bgmac *bgmac)\r\n{\r\nstruct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo;\r\nu32 cmdcfg;\r\nu32 mode;\r\nu32 rxq_ctl;\r\nu32 fl_ctl;\r\nu16 bp_clk;\r\nu8 mdp;\r\ncmdcfg = bgmac_read(bgmac, BGMAC_CMDCFG);\r\nbgmac_cmdcfg_maskset(bgmac, ~(BGMAC_CMDCFG_TE | BGMAC_CMDCFG_RE),\r\nBGMAC_CMDCFG_SR(bgmac->core->id.rev), true);\r\nudelay(2);\r\ncmdcfg |= BGMAC_CMDCFG_TE | BGMAC_CMDCFG_RE;\r\nbgmac_write(bgmac, BGMAC_CMDCFG, cmdcfg);\r\nmode = (bgmac_read(bgmac, BGMAC_DEV_STATUS) & BGMAC_DS_MM_MASK) >>\r\nBGMAC_DS_MM_SHIFT;\r\nif (ci->id != BCMA_CHIP_ID_BCM47162 || mode != 0)\r\nbgmac_set(bgmac, BCMA_CLKCTLST, BCMA_CLKCTLST_FORCEHT);\r\nif (ci->id == BCMA_CHIP_ID_BCM47162 && mode == 2)\r\nbcma_chipco_chipctl_maskset(&bgmac->core->bus->drv_cc, 1, ~0,\r\nBGMAC_CHIPCTL_1_RXC_DLL_BYPASS);\r\nswitch (ci->id) {\r\ncase BCMA_CHIP_ID_BCM5357:\r\ncase BCMA_CHIP_ID_BCM4749:\r\ncase BCMA_CHIP_ID_BCM53572:\r\ncase BCMA_CHIP_ID_BCM4716:\r\ncase BCMA_CHIP_ID_BCM47162:\r\nfl_ctl = 0x03cb04cb;\r\nif (ci->id == BCMA_CHIP_ID_BCM5357 ||\r\nci->id == BCMA_CHIP_ID_BCM4749 ||\r\nci->id == BCMA_CHIP_ID_BCM53572)\r\nfl_ctl = 0x2300e1;\r\nbgmac_write(bgmac, BGMAC_FLOW_CTL_THRESH, fl_ctl);\r\nbgmac_write(bgmac, BGMAC_PAUSE_CTL, 0x27fff);\r\nbreak;\r\n}\r\nif (ci->id != BCMA_CHIP_ID_BCM4707 &&\r\nci->id != BCMA_CHIP_ID_BCM53018) {\r\nrxq_ctl = bgmac_read(bgmac, BGMAC_RXQ_CTL);\r\nrxq_ctl &= ~BGMAC_RXQ_CTL_MDP_MASK;\r\nbp_clk = bcma_pmu_get_bus_clock(&bgmac->core->bus->drv_cc) /\r\n1000000;\r\nmdp = (bp_clk * 128 / 1000) - 3;\r\nrxq_ctl |= (mdp << BGMAC_RXQ_CTL_MDP_SHIFT);\r\nbgmac_write(bgmac, BGMAC_RXQ_CTL, rxq_ctl);\r\n}\r\n}\r\nstatic void bgmac_chip_init(struct bgmac *bgmac, bool full_init)\r\n{\r\nstruct bgmac_dma_ring *ring;\r\nint i;\r\nbgmac_write(bgmac, BGMAC_INT_RECV_LAZY, 1 << BGMAC_IRL_FC_SHIFT);\r\nbgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_RPI, 0, true);\r\nbgmac_set_rx_mode(bgmac->net_dev);\r\nbgmac_write_mac_address(bgmac, bgmac->net_dev->dev_addr);\r\nif (bgmac->loopback)\r\nbgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_ML, false);\r\nelse\r\nbgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_ML, 0, false);\r\nbgmac_write(bgmac, BGMAC_RXMAX_LENGTH, 32 + ETHER_MAX_LEN);\r\nif (full_init) {\r\nbgmac_dma_init(bgmac);\r\nif (1)\r\nbgmac_chip_intrs_on(bgmac);\r\n} else {\r\nfor (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {\r\nring = &bgmac->rx_ring[i];\r\nbgmac_dma_rx_enable(bgmac, ring);\r\n}\r\n}\r\nbgmac_enable(bgmac);\r\n}\r\nstatic irqreturn_t bgmac_interrupt(int irq, void *dev_id)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(dev_id);\r\nu32 int_status = bgmac_read(bgmac, BGMAC_INT_STATUS);\r\nint_status &= bgmac->int_mask;\r\nif (!int_status)\r\nreturn IRQ_NONE;\r\nbgmac_write(bgmac, BGMAC_INT_STATUS, int_status);\r\nbgmac_chip_intrs_off(bgmac);\r\nbgmac->int_status = int_status;\r\nnapi_schedule(&bgmac->napi);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int bgmac_poll(struct napi_struct *napi, int weight)\r\n{\r\nstruct bgmac *bgmac = container_of(napi, struct bgmac, napi);\r\nstruct bgmac_dma_ring *ring;\r\nint handled = 0;\r\nif (bgmac->int_status & BGMAC_IS_TX0) {\r\nring = &bgmac->tx_ring[0];\r\nbgmac_dma_tx_free(bgmac, ring);\r\nbgmac->int_status &= ~BGMAC_IS_TX0;\r\n}\r\nif (bgmac->int_status & BGMAC_IS_RX) {\r\nring = &bgmac->rx_ring[0];\r\nhandled += bgmac_dma_rx_read(bgmac, ring, weight);\r\nbgmac->int_status &= ~BGMAC_IS_RX;\r\n}\r\nif (bgmac->int_status) {\r\nbgmac_err(bgmac, "Unknown IRQs: 0x%08X\n", bgmac->int_status);\r\nbgmac->int_status = 0;\r\n}\r\nif (handled < weight)\r\nnapi_complete(napi);\r\nbgmac_chip_intrs_on(bgmac);\r\nreturn handled;\r\n}\r\nstatic int bgmac_open(struct net_device *net_dev)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(net_dev);\r\nint err = 0;\r\nbgmac_chip_reset(bgmac);\r\nbgmac_chip_init(bgmac, true);\r\nerr = request_irq(bgmac->core->irq, bgmac_interrupt, IRQF_SHARED,\r\nKBUILD_MODNAME, net_dev);\r\nif (err < 0) {\r\nbgmac_err(bgmac, "IRQ request error: %d!\n", err);\r\ngoto err_out;\r\n}\r\nnapi_enable(&bgmac->napi);\r\nphy_start(bgmac->phy_dev);\r\nnetif_carrier_on(net_dev);\r\nerr_out:\r\nreturn err;\r\n}\r\nstatic int bgmac_stop(struct net_device *net_dev)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(net_dev);\r\nnetif_carrier_off(net_dev);\r\nphy_stop(bgmac->phy_dev);\r\nnapi_disable(&bgmac->napi);\r\nbgmac_chip_intrs_off(bgmac);\r\nfree_irq(bgmac->core->irq, net_dev);\r\nbgmac_chip_reset(bgmac);\r\nreturn 0;\r\n}\r\nstatic netdev_tx_t bgmac_start_xmit(struct sk_buff *skb,\r\nstruct net_device *net_dev)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(net_dev);\r\nstruct bgmac_dma_ring *ring;\r\nring = &bgmac->tx_ring[0];\r\nreturn bgmac_dma_tx_add(bgmac, ring, skb);\r\n}\r\nstatic int bgmac_set_mac_address(struct net_device *net_dev, void *addr)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(net_dev);\r\nint ret;\r\nret = eth_prepare_mac_addr_change(net_dev, addr);\r\nif (ret < 0)\r\nreturn ret;\r\nbgmac_write_mac_address(bgmac, (u8 *)addr);\r\neth_commit_mac_addr_change(net_dev, addr);\r\nreturn 0;\r\n}\r\nstatic int bgmac_ioctl(struct net_device *net_dev, struct ifreq *ifr, int cmd)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(net_dev);\r\nif (!netif_running(net_dev))\r\nreturn -EINVAL;\r\nreturn phy_mii_ioctl(bgmac->phy_dev, ifr, cmd);\r\n}\r\nstatic int bgmac_get_settings(struct net_device *net_dev,\r\nstruct ethtool_cmd *cmd)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(net_dev);\r\nreturn phy_ethtool_gset(bgmac->phy_dev, cmd);\r\n}\r\nstatic int bgmac_set_settings(struct net_device *net_dev,\r\nstruct ethtool_cmd *cmd)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(net_dev);\r\nreturn phy_ethtool_sset(bgmac->phy_dev, cmd);\r\n}\r\nstatic void bgmac_get_drvinfo(struct net_device *net_dev,\r\nstruct ethtool_drvinfo *info)\r\n{\r\nstrlcpy(info->driver, KBUILD_MODNAME, sizeof(info->driver));\r\nstrlcpy(info->bus_info, "BCMA", sizeof(info->bus_info));\r\n}\r\nstatic int bgmac_mii_read(struct mii_bus *bus, int mii_id, int regnum)\r\n{\r\nreturn bgmac_phy_read(bus->priv, mii_id, regnum);\r\n}\r\nstatic int bgmac_mii_write(struct mii_bus *bus, int mii_id, int regnum,\r\nu16 value)\r\n{\r\nreturn bgmac_phy_write(bus->priv, mii_id, regnum, value);\r\n}\r\nstatic void bgmac_adjust_link(struct net_device *net_dev)\r\n{\r\nstruct bgmac *bgmac = netdev_priv(net_dev);\r\nstruct phy_device *phy_dev = bgmac->phy_dev;\r\nbool update = false;\r\nif (phy_dev->link) {\r\nif (phy_dev->speed != bgmac->mac_speed) {\r\nbgmac->mac_speed = phy_dev->speed;\r\nupdate = true;\r\n}\r\nif (phy_dev->duplex != bgmac->mac_duplex) {\r\nbgmac->mac_duplex = phy_dev->duplex;\r\nupdate = true;\r\n}\r\n}\r\nif (update) {\r\nbgmac_mac_speed(bgmac);\r\nphy_print_status(phy_dev);\r\n}\r\n}\r\nstatic int bgmac_mii_register(struct bgmac *bgmac)\r\n{\r\nstruct mii_bus *mii_bus;\r\nstruct phy_device *phy_dev;\r\nchar bus_id[MII_BUS_ID_SIZE + 3];\r\nint i, err = 0;\r\nmii_bus = mdiobus_alloc();\r\nif (!mii_bus)\r\nreturn -ENOMEM;\r\nmii_bus->name = "bgmac mii bus";\r\nsprintf(mii_bus->id, "%s-%d-%d", "bgmac", bgmac->core->bus->num,\r\nbgmac->core->core_unit);\r\nmii_bus->priv = bgmac;\r\nmii_bus->read = bgmac_mii_read;\r\nmii_bus->write = bgmac_mii_write;\r\nmii_bus->parent = &bgmac->core->dev;\r\nmii_bus->phy_mask = ~(1 << bgmac->phyaddr);\r\nmii_bus->irq = kmalloc_array(PHY_MAX_ADDR, sizeof(int), GFP_KERNEL);\r\nif (!mii_bus->irq) {\r\nerr = -ENOMEM;\r\ngoto err_free_bus;\r\n}\r\nfor (i = 0; i < PHY_MAX_ADDR; i++)\r\nmii_bus->irq[i] = PHY_POLL;\r\nerr = mdiobus_register(mii_bus);\r\nif (err) {\r\nbgmac_err(bgmac, "Registration of mii bus failed\n");\r\ngoto err_free_irq;\r\n}\r\nbgmac->mii_bus = mii_bus;\r\nsnprintf(bus_id, sizeof(bus_id), PHY_ID_FMT, mii_bus->id,\r\nbgmac->phyaddr);\r\nphy_dev = phy_connect(bgmac->net_dev, bus_id, &bgmac_adjust_link,\r\nPHY_INTERFACE_MODE_MII);\r\nif (IS_ERR(phy_dev)) {\r\nbgmac_err(bgmac, "PHY connecton failed\n");\r\nerr = PTR_ERR(phy_dev);\r\ngoto err_unregister_bus;\r\n}\r\nbgmac->phy_dev = phy_dev;\r\nreturn err;\r\nerr_unregister_bus:\r\nmdiobus_unregister(mii_bus);\r\nerr_free_irq:\r\nkfree(mii_bus->irq);\r\nerr_free_bus:\r\nmdiobus_free(mii_bus);\r\nreturn err;\r\n}\r\nstatic void bgmac_mii_unregister(struct bgmac *bgmac)\r\n{\r\nstruct mii_bus *mii_bus = bgmac->mii_bus;\r\nmdiobus_unregister(mii_bus);\r\nkfree(mii_bus->irq);\r\nmdiobus_free(mii_bus);\r\n}\r\nstatic int bgmac_probe(struct bcma_device *core)\r\n{\r\nstruct net_device *net_dev;\r\nstruct bgmac *bgmac;\r\nstruct ssb_sprom *sprom = &core->bus->sprom;\r\nu8 *mac = core->core_unit ? sprom->et1mac : sprom->et0mac;\r\nint err;\r\nif (core->core_unit > 1) {\r\npr_err("Unsupported core_unit %d\n", core->core_unit);\r\nreturn -ENOTSUPP;\r\n}\r\nif (!is_valid_ether_addr(mac)) {\r\ndev_err(&core->dev, "Invalid MAC addr: %pM\n", mac);\r\neth_random_addr(mac);\r\ndev_warn(&core->dev, "Using random MAC: %pM\n", mac);\r\n}\r\nnet_dev = alloc_etherdev(sizeof(*bgmac));\r\nif (!net_dev)\r\nreturn -ENOMEM;\r\nnet_dev->netdev_ops = &bgmac_netdev_ops;\r\nnet_dev->irq = core->irq;\r\nnet_dev->ethtool_ops = &bgmac_ethtool_ops;\r\nbgmac = netdev_priv(net_dev);\r\nbgmac->net_dev = net_dev;\r\nbgmac->core = core;\r\nbcma_set_drvdata(core, bgmac);\r\nmemcpy(bgmac->net_dev->dev_addr, mac, ETH_ALEN);\r\nif (core->id.id == BCMA_CORE_4706_MAC_GBIT &&\r\n!core->bus->drv_gmac_cmn.core) {\r\nbgmac_err(bgmac, "GMAC CMN core not found (required for BCM4706)\n");\r\nerr = -ENODEV;\r\ngoto err_netdev_free;\r\n}\r\nbgmac->cmn = core->bus->drv_gmac_cmn.core;\r\nbgmac->phyaddr = core->core_unit ? sprom->et1phyaddr :\r\nsprom->et0phyaddr;\r\nbgmac->phyaddr &= BGMAC_PHY_MASK;\r\nif (bgmac->phyaddr == BGMAC_PHY_MASK) {\r\nbgmac_err(bgmac, "No PHY found\n");\r\nerr = -ENODEV;\r\ngoto err_netdev_free;\r\n}\r\nbgmac_info(bgmac, "Found PHY addr: %d%s\n", bgmac->phyaddr,\r\nbgmac->phyaddr == BGMAC_PHY_NOREGS ? " (NOREGS)" : "");\r\nif (core->bus->hosttype == BCMA_HOSTTYPE_PCI) {\r\nbgmac_err(bgmac, "PCI setup not implemented\n");\r\nerr = -ENOTSUPP;\r\ngoto err_netdev_free;\r\n}\r\nbgmac_chip_reset(bgmac);\r\nif (core->id.id == BCMA_CHIP_ID_BCM4707 ||\r\ncore->id.id == BCMA_CHIP_ID_BCM53018) {\r\nstruct bcma_device *ns_core;\r\nint ns_gmac;\r\nfor (ns_gmac = 0; ns_gmac < 4; ns_gmac++) {\r\nns_core = bcma_find_core_unit(core->bus,\r\nBCMA_CORE_MAC_GBIT,\r\nns_gmac);\r\nif (ns_core && !bcma_core_is_enabled(ns_core))\r\nbcma_core_enable(ns_core, 0);\r\n}\r\n}\r\nerr = bgmac_dma_alloc(bgmac);\r\nif (err) {\r\nbgmac_err(bgmac, "Unable to alloc memory for DMA\n");\r\ngoto err_netdev_free;\r\n}\r\nbgmac->int_mask = BGMAC_IS_ERRMASK | BGMAC_IS_RX | BGMAC_IS_TX_MASK;\r\nif (bcm47xx_nvram_getenv("et0_no_txint", NULL, 0) == 0)\r\nbgmac->int_mask &= ~BGMAC_IS_TX_MASK;\r\nbgmac_phy_reset(bgmac);\r\nbgmac->has_robosw = !!(core->bus->sprom.boardflags_lo &\r\nBGMAC_BFL_ENETROBO);\r\nif (bgmac->has_robosw)\r\nbgmac_warn(bgmac, "Support for Roboswitch not implemented\n");\r\nif (core->bus->sprom.boardflags_lo & BGMAC_BFL_ENETADM)\r\nbgmac_warn(bgmac, "Support for ADMtek ethernet switch not implemented\n");\r\nerr = bgmac_mii_register(bgmac);\r\nif (err) {\r\nbgmac_err(bgmac, "Cannot register MDIO\n");\r\ngoto err_dma_free;\r\n}\r\nerr = register_netdev(bgmac->net_dev);\r\nif (err) {\r\nbgmac_err(bgmac, "Cannot register net device\n");\r\ngoto err_mii_unregister;\r\n}\r\nnetif_carrier_off(net_dev);\r\nnetif_napi_add(net_dev, &bgmac->napi, bgmac_poll, BGMAC_WEIGHT);\r\nreturn 0;\r\nerr_mii_unregister:\r\nbgmac_mii_unregister(bgmac);\r\nerr_dma_free:\r\nbgmac_dma_free(bgmac);\r\nerr_netdev_free:\r\nbcma_set_drvdata(core, NULL);\r\nfree_netdev(net_dev);\r\nreturn err;\r\n}\r\nstatic void bgmac_remove(struct bcma_device *core)\r\n{\r\nstruct bgmac *bgmac = bcma_get_drvdata(core);\r\nnetif_napi_del(&bgmac->napi);\r\nunregister_netdev(bgmac->net_dev);\r\nbgmac_mii_unregister(bgmac);\r\nbgmac_dma_free(bgmac);\r\nbcma_set_drvdata(core, NULL);\r\nfree_netdev(bgmac->net_dev);\r\n}\r\nstatic int __init bgmac_init(void)\r\n{\r\nint err;\r\nerr = bcma_driver_register(&bgmac_bcma_driver);\r\nif (err)\r\nreturn err;\r\npr_info("Broadcom 47xx GBit MAC driver loaded\n");\r\nreturn 0;\r\n}\r\nstatic void __exit bgmac_exit(void)\r\n{\r\nbcma_driver_unregister(&bgmac_bcma_driver);\r\n}
