Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/programming/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto de085b976bf740699d9ff4b74423c282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_divclk_behav xil_defaultlib.sim_divclk xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divclk
Compiling module xil_defaultlib.sim_divclk
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_divclk_behav
