library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity reg8bits is
   port( clk      : in std_logic;
         rst      : in std_logic;
         wr_en    : in std_logic;
         data_in  : in unsigned(7 downto 0);
         data_out : out unsigned(7 downto 0)
   );
end entity;

architecture a_reg8bits of reg8bits is
      signal registro: unsigned(7 downto 0);
      begin
           process(clk,rst,wr_en) -- acionado se houver mudança em clk, rst ou wr_en
           begin
                  if rst='1' then--if then apenas para criar registrador. sempre deve ter clock, clock enable ou reset
                        registro <= "00000000";
                  elsif wr_en='1' then--clock enable
                        if rising_edge(clk) then
                              registro <= data_in;
                        end if;
                  end if;
            end process;
            data_out <= registro;
end architecture;