{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "74999993"
                    },
                    {
                        "type": "XSDBS_V2",
                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/ddr4_0",
                        "spec": "labtools_xsdbslavelib_v2",
                        "ipName": "DDR4_SDRAM",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "990674B7EB475E71B2ED8619A633E13D"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "CD7B032E0DF25B6FBC99DE2A6E5E2C2F",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 30,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arburst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arburst[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arburst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arcache[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arcache[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arcache[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlen[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlen[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlen[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlen[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlen[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlen[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlen[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arlock",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arprot[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arprot[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arqos",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arqos[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arqos[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arqos[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arqos[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arsize[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arsize[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_arsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aruser[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 30,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awburst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awburst[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awburst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awcache[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awcache[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awcache[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlen[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlen[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlen[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlen[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlen[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlen[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlen[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awlock",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awprot[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awprot[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awqos",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awqos[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awqos[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awqos[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awqos[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awsize[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awsize[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_awuser[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bresp[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[127]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[126]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[125]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[124]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[123]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[122]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[121]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[120]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[119]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[118]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[117]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[116]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[115]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[114]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[113]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[112]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[111]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[110]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[109]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[108]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[107]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[106]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[105]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[104]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[103]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[102]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[101]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[100]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[99]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[98]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[97]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[96]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[95]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[94]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[93]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[92]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[91]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[90]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[89]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[88]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[87]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[86]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[85]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[84]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[83]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[82]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[81]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[80]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[79]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[78]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[77]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[76]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[75]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[74]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[73]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[72]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[71]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[70]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[69]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[68]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[67]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[66]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[65]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[64]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[63]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[62]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[61]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[60]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[59]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[58]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[57]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[56]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[55]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[54]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[53]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[52]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[51]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[50]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[49]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[48]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[47]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[46]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[45]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[44]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[43]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[42]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[41]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[40]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[39]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[38]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[37]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[36]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[35]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[34]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[33]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[32]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rresp[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_rresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[127]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[126]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[125]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[124]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[123]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[122]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[121]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[120]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[119]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[118]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[117]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[116]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[115]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[114]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[113]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[112]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[111]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[110]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[109]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[108]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[107]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[106]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[105]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[104]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[103]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[102]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[101]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[100]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[99]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[98]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[97]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[96]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[95]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[94]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[93]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[92]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[91]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[90]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[89]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[88]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[87]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[86]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[85]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[84]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[83]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[82]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[81]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[80]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[79]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[78]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[77]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[76]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[75]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[74]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[73]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[72]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[71]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[70]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[69]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[68]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[67]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[66]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[65]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[64]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[63]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[62]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[61]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[60]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[59]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[58]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[57]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[56]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[55]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[54]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[53]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[52]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[51]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[50]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[49]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[48]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[47]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[46]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[45]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[44]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[43]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[42]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[41]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[40]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[39]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[38]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[37]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[36]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[35]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[34]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[33]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[32]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe30",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 30,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_wstrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe31",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 31,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe32",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 32,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe34",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 34,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe35",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 35,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "axi_interconnect_0_M00_AXI",
                                "protocol": "AXI4",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 1,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 31
                                        }
                                    },
                                    {
                                        "logical_port": "ARBURST",
                                        "physical_pin": {
                                            "id": 2,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "ARCACHE",
                                        "physical_pin": {
                                            "id": 3,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARID",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "ARLEN",
                                        "physical_pin": {
                                            "id": 5,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "ARLOCK",
                                        "physical_pin": {
                                            "id": 6,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARPROT",
                                        "physical_pin": {
                                            "id": 7,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARQOS",
                                        "physical_pin": {
                                            "id": 8,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 34,
                                            "name": "probe34",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARSIZE",
                                        "physical_pin": {
                                            "id": 9,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARUSER",
                                        "physical_pin": {
                                            "id": 10,
                                            "name": "probe10",
                                            "leftBit": 0,
                                            "width": 16
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 34,
                                            "name": "probe34",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 12,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 31
                                        }
                                    },
                                    {
                                        "logical_port": "AWBURST",
                                        "physical_pin": {
                                            "id": 13,
                                            "name": "probe13",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "AWCACHE",
                                        "physical_pin": {
                                            "id": 14,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWID",
                                        "physical_pin": {
                                            "id": 15,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "AWLEN",
                                        "physical_pin": {
                                            "id": 16,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "AWLOCK",
                                        "physical_pin": {
                                            "id": 17,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWPROT",
                                        "physical_pin": {
                                            "id": 18,
                                            "name": "probe18",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWQOS",
                                        "physical_pin": {
                                            "id": 19,
                                            "name": "probe19",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 31,
                                            "name": "probe31",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWSIZE",
                                        "physical_pin": {
                                            "id": 20,
                                            "name": "probe20",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWUSER",
                                        "physical_pin": {
                                            "id": 21,
                                            "name": "probe21",
                                            "leftBit": 0,
                                            "width": 16
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 31,
                                            "name": "probe31",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BID",
                                        "physical_pin": {
                                            "id": 23,
                                            "name": "probe23",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 33,
                                            "name": "probe33",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 24,
                                            "name": "probe24",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 33,
                                            "name": "probe33",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 26,
                                            "name": "probe26",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "RID",
                                        "physical_pin": {
                                            "id": 27,
                                            "name": "probe27",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "RLAST",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe35",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe35",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RRESP",
                                        "physical_pin": {
                                            "id": 28,
                                            "name": "probe28",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe35",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 29,
                                            "name": "probe29",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "WLAST",
                                        "physical_pin": {
                                            "id": 32,
                                            "name": "probe32",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 32,
                                            "name": "probe32",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WSTRB",
                                        "physical_pin": {
                                            "id": 30,
                                            "name": "probe30",
                                            "leftBit": 0,
                                            "width": 16
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 32,
                                            "name": "probe32",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "97EE286EAEE455818A971FC5A88EE07D",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 37,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 38,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 39,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arlen[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arlen[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arlen[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arlen[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arlen[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arlen[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arlen[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 40,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arsize[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arsize[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_arsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 41,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 42,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 43,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 44,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awlen[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awlen[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awlen[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awlen[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awlen[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awlen[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awlen[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 45,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awsize[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awsize[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_awsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 46,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 47,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_bid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 48,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_bresp[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 49,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 50,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[127]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[126]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[125]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[124]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[123]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[122]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[121]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[120]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[119]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[118]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[117]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[116]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[115]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[114]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[113]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[112]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[111]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[110]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[109]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[108]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[107]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[106]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[105]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[104]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[103]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[102]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[101]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[100]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[99]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[98]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[97]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[96]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[95]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[94]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[93]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[92]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[91]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[90]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[89]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[88]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[87]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[86]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[85]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[84]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[83]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[82]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[81]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[80]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[79]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[78]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[77]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[76]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[75]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[74]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[73]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[72]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[71]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[70]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[69]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[68]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[67]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[66]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[65]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[64]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[63]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[62]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[61]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[60]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[59]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[58]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[57]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[56]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[55]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[54]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[53]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[52]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[51]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[50]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[49]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[48]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[47]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[46]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[45]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[44]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[43]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[42]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[41]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[40]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[39]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[38]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[37]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[36]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[35]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[34]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[33]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[32]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 51,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_rid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 52,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[127]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[126]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[125]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[124]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[123]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[122]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[121]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[120]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[119]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[118]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[117]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[116]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[115]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[114]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[113]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[112]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[111]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[110]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[109]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[108]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[107]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[106]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[105]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[104]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[103]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[102]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[101]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[100]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[99]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[98]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[97]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[96]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[95]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[94]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[93]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[92]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[91]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[90]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[89]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[88]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[87]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[86]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[85]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[84]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[83]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[82]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[81]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[80]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[79]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[78]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[77]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[76]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[75]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[74]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[73]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[72]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[71]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[70]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[69]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[68]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[67]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[66]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[65]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[64]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[63]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[62]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[61]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[60]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[59]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[58]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[57]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[56]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[55]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[54]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[53]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[52]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[51]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[50]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[49]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[48]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[47]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[46]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[45]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[44]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[43]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[42]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[41]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[40]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[39]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[38]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[37]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[36]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[35]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[34]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[33]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[32]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 53,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 54,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_w_ctrl[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 55,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 56,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 57,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_r_ctrl[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_0_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 58,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 59,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 60,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 61,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arlen[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arlen[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arlen[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arlen[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arlen[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arlen[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arlen[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 62,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arsize[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arsize[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_arsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 63,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 64,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 65,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe30",
                                "id": 66,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 30,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awlen[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awlen[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awlen[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awlen[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awlen[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awlen[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awlen[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe31",
                                "id": 67,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 31,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awsize[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awsize[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_awsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe32",
                                "id": 68,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 32,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 69,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_bid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe34",
                                "id": 70,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 34,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_bresp[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe35",
                                "id": 71,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 35,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe36",
                                "id": 72,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 36,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[127]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[126]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[125]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[124]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[123]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[122]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[121]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[120]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[119]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[118]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[117]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[116]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[115]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[114]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[113]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[112]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[111]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[110]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[109]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[108]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[107]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[106]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[105]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[104]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[103]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[102]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[101]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[100]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[99]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[98]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[97]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[96]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[95]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[94]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[93]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[92]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[91]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[90]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[89]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[88]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[87]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[86]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[85]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[84]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[83]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[82]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[81]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[80]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[79]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[78]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[77]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[76]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[75]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[74]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[73]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[72]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[71]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[70]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[69]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[68]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[67]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[66]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[65]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[64]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[63]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[62]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[61]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[60]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[59]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[58]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[57]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[56]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[55]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[54]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[53]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[52]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[51]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[50]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[49]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[48]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[47]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[46]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[45]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[44]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[43]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[42]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[41]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[40]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[39]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[38]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[37]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[36]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[35]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[34]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[33]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[32]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe37",
                                "id": 73,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 37,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_rid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe38",
                                "id": 74,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 38,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[127]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[126]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[125]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[124]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[123]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[122]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[121]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[120]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[119]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[118]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[117]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[116]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[115]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[114]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[113]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[112]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[111]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[110]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[109]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[108]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[107]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[106]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[105]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[104]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[103]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[102]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[101]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[100]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[99]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[98]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[97]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[96]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[95]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[94]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[93]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[92]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[91]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[90]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[89]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[88]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[87]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[86]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[85]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[84]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[83]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[82]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[81]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[80]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[79]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[78]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[77]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[76]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[75]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[74]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[73]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[72]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[71]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[70]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[69]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[68]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[67]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[66]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[65]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[64]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[63]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[62]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[61]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[60]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[59]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[58]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[57]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[56]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[55]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[54]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[53]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[52]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[51]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[50]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[49]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[48]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[47]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[46]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[45]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[44]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[43]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[42]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[41]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[40]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[39]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[38]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[37]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[36]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[35]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[34]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[33]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[32]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe39",
                                "id": 75,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 39,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe40",
                                "id": 76,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 40,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_w_ctrl[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe41",
                                "id": 77,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 41,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe42",
                                "id": 78,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 42,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe43",
                                "id": 79,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 43,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_r_ctrl[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_1_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe44",
                                "id": 80,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 44,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe45",
                                "id": 81,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 45,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe46",
                                "id": 82,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 46,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe47",
                                "id": 83,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 47,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arlen[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arlen[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arlen[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arlen[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arlen[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arlen[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arlen[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe48",
                                "id": 84,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 48,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arsize[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arsize[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_arsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe49",
                                "id": 85,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 49,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe50",
                                "id": 86,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 50,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe51",
                                "id": 87,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 51,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe52",
                                "id": 88,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 52,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awlen[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awlen[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awlen[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awlen[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awlen[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awlen[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awlen[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe53",
                                "id": 89,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 53,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awsize[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awsize[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_awsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe54",
                                "id": 90,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 54,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe55",
                                "id": 91,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 55,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_bid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe56",
                                "id": 92,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 56,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_bresp[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe57",
                                "id": 93,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 57,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe58",
                                "id": 94,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 58,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[127]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[126]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[125]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[124]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[123]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[122]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[121]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[120]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[119]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[118]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[117]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[116]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[115]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[114]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[113]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[112]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[111]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[110]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[109]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[108]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[107]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[106]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[105]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[104]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[103]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[102]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[101]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[100]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[99]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[98]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[97]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[96]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[95]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[94]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[93]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[92]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[91]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[90]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[89]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[88]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[87]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[86]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[85]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[84]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[83]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[82]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[81]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[80]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[79]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[78]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[77]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[76]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[75]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[74]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[73]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[72]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[71]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[70]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[69]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[68]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[67]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[66]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[65]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[64]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[63]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[62]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[61]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[60]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[59]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[58]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[57]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[56]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[55]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[54]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[53]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[52]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[51]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[50]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[49]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[48]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[47]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[46]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[45]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[44]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[43]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[42]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[41]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[40]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[39]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[38]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[37]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[36]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[35]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[34]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[33]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[32]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe59",
                                "id": 95,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 59,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_rid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe60",
                                "id": 96,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 60,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[127]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[126]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[125]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[124]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[123]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[122]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[121]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[120]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[119]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[118]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[117]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[116]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[115]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[114]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[113]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[112]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[111]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[110]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[109]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[108]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[107]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[106]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[105]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[104]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[103]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[102]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[101]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[100]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[99]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[98]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[97]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[96]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[95]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[94]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[93]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[92]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[91]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[90]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[89]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[88]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[87]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[86]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[85]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[84]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[83]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[82]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[81]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[80]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[79]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[78]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[77]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[76]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[75]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[74]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[73]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[72]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[71]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[70]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[69]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[68]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[67]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[66]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[65]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[64]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[63]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[62]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[61]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[60]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[59]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[58]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[57]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[56]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[55]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[54]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[53]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[52]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[51]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[50]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[49]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[48]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[47]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[46]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[45]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[44]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[43]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[42]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[41]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[40]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[39]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[38]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[37]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[36]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[35]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[34]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[33]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[32]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[31]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[30]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[29]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[28]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[27]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[26]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[25]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[24]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[23]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[22]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[21]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[20]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[19]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[18]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[17]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[16]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[15]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[14]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[13]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[12]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[11]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[10]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[9]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[8]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[7]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[6]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[5]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[4]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[3]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe61",
                                "id": 97,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 61,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe62",
                                "id": 98,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 62,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_w_ctrl[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe63",
                                "id": 99,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 63,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe64",
                                "id": 100,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 64,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe65",
                                "id": 101,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 65,
                                "nets": [
                                    {
                                        "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_r_ctrl[2]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "DDR4_and_ZYNQ_TOP/DDR4_i/system_ila_1/inst/net_slot_2_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "ADC_AXI_1",
                                "protocol": "AXI4",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 37,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "ARID",
                                        "physical_pin": {
                                            "id": 38,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARLEN",
                                        "physical_pin": {
                                            "id": 39,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 56,
                                            "name": "probe20",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARSIZE",
                                        "physical_pin": {
                                            "id": 40,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 56,
                                            "name": "probe20",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 42,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "AWID",
                                        "physical_pin": {
                                            "id": 43,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWLEN",
                                        "physical_pin": {
                                            "id": 44,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 53,
                                            "name": "probe17",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWSIZE",
                                        "physical_pin": {
                                            "id": 45,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 53,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BID",
                                        "physical_pin": {
                                            "id": 47,
                                            "name": "probe11",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 55,
                                            "name": "probe19",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 48,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 55,
                                            "name": "probe19",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 50,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "RID",
                                        "physical_pin": {
                                            "id": 51,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RLAST",
                                        "physical_pin": {
                                            "id": 57,
                                            "name": "probe21",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 57,
                                            "name": "probe21",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 57,
                                            "name": "probe21",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 52,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "WLAST",
                                        "physical_pin": {
                                            "id": 54,
                                            "name": "probe18",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 54,
                                            "name": "probe18",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 54,
                                            "name": "probe18",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_1_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "S01_AXI_0_1",
                                "protocol": "AXI4",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 59,
                                            "name": "probe23",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "ARID",
                                        "physical_pin": {
                                            "id": 60,
                                            "name": "probe24",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARLEN",
                                        "physical_pin": {
                                            "id": 61,
                                            "name": "probe25",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 78,
                                            "name": "probe42",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARSIZE",
                                        "physical_pin": {
                                            "id": 62,
                                            "name": "probe26",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 78,
                                            "name": "probe42",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 64,
                                            "name": "probe28",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "AWID",
                                        "physical_pin": {
                                            "id": 65,
                                            "name": "probe29",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWLEN",
                                        "physical_pin": {
                                            "id": 66,
                                            "name": "probe30",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 75,
                                            "name": "probe39",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWSIZE",
                                        "physical_pin": {
                                            "id": 67,
                                            "name": "probe31",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 75,
                                            "name": "probe39",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BID",
                                        "physical_pin": {
                                            "id": 69,
                                            "name": "probe33",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 77,
                                            "name": "probe41",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 70,
                                            "name": "probe34",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 77,
                                            "name": "probe41",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 72,
                                            "name": "probe36",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "RID",
                                        "physical_pin": {
                                            "id": 73,
                                            "name": "probe37",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RLAST",
                                        "physical_pin": {
                                            "id": 79,
                                            "name": "probe43",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 79,
                                            "name": "probe43",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 79,
                                            "name": "probe43",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 74,
                                            "name": "probe38",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "WLAST",
                                        "physical_pin": {
                                            "id": 76,
                                            "name": "probe40",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 76,
                                            "name": "probe40",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 76,
                                            "name": "probe40",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_2_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "S02_AXI_0_1",
                                "protocol": "AXI4",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 81,
                                            "name": "probe45",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "ARID",
                                        "physical_pin": {
                                            "id": 82,
                                            "name": "probe46",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARLEN",
                                        "physical_pin": {
                                            "id": 83,
                                            "name": "probe47",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 100,
                                            "name": "probe64",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARSIZE",
                                        "physical_pin": {
                                            "id": 84,
                                            "name": "probe48",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 100,
                                            "name": "probe64",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 86,
                                            "name": "probe50",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "AWID",
                                        "physical_pin": {
                                            "id": 87,
                                            "name": "probe51",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWLEN",
                                        "physical_pin": {
                                            "id": 88,
                                            "name": "probe52",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 97,
                                            "name": "probe61",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWSIZE",
                                        "physical_pin": {
                                            "id": 89,
                                            "name": "probe53",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 97,
                                            "name": "probe61",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BID",
                                        "physical_pin": {
                                            "id": 91,
                                            "name": "probe55",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 99,
                                            "name": "probe63",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 92,
                                            "name": "probe56",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 99,
                                            "name": "probe63",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 94,
                                            "name": "probe58",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "RID",
                                        "physical_pin": {
                                            "id": 95,
                                            "name": "probe59",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RLAST",
                                        "physical_pin": {
                                            "id": 101,
                                            "name": "probe65",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 101,
                                            "name": "probe65",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 101,
                                            "name": "probe65",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 96,
                                            "name": "probe60",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "WLAST",
                                        "physical_pin": {
                                            "id": 98,
                                            "name": "probe62",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 98,
                                            "name": "probe62",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 98,
                                            "name": "probe62",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/spi_phy_port",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 3,
                            "bscan_switch_index": 0
                        },
                        "uuid": "B76D4798C46B5165AFC92D9275753064",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 102,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_CLK_in",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 103,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_CS_in",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 104,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 105,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 106,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[31]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[30]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[29]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[28]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[27]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[26]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[25]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[24]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[23]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[22]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[21]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[20]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[19]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[18]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[17]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_STAGE[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 107,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_33",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 108,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_32",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 109,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_31",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 110,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_30",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 111,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_29",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 112,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_28",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 113,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_27",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 114,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 7,
                                "rightIndex": 7,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_26",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 115,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 8,
                                "rightIndex": 8,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_25",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 116,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 9,
                                "rightIndex": 9,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_24",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 117,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 10,
                                "rightIndex": 10,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_23",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 118,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 11,
                                "rightIndex": 11,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_22",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 119,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 12,
                                "rightIndex": 12,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_21",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 120,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 13,
                                "rightIndex": 13,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_20",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 121,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 14,
                                "rightIndex": 14,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_19",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 122,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 15,
                                "rightIndex": 15,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_18",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 123,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 16,
                                "rightIndex": 16,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_17",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 124,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 17,
                                "rightIndex": 17,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_16",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 125,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 18,
                                "rightIndex": 18,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_15",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 126,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 19,
                                "rightIndex": 19,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_14",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 127,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 20,
                                "rightIndex": 20,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_13",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 128,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 21,
                                "rightIndex": 21,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_12",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 129,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 22,
                                "rightIndex": 22,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_11",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 130,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 23,
                                "rightIndex": 23,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_10",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 131,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 24,
                                "rightIndex": 24,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_9",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 132,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 25,
                                "rightIndex": 25,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_8",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 133,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 26,
                                "rightIndex": 26,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_7",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 134,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 27,
                                "rightIndex": 27,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_6",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 135,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 28,
                                "rightIndex": 28,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 136,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 29,
                                "rightIndex": 29,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 137,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 30,
                                "rightIndex": 30,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_3",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 138,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 31,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/n_0_2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 139,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[31]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[30]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[29]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[28]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[27]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[26]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[25]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[24]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[23]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[22]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[21]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[20]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[19]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[18]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[17]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/data_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 140,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/spi_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 141,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_DOUT",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 142,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_DIN_A",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 143,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_DIN_B",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 144,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_DIN_C",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 145,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_DIN_D",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 146,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_DIN_E",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 147,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_DIN_F",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 148,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_DIN_G",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 149,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/SPI_DIN_H",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 150,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 151,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 152,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/rx_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 153,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/spi_busy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 154,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/write_edge",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 155,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/sample_edge",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 156,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 16,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/ADC_TOP/ADC_SPI_LINK/ADC_SPI_PHY/tx_data_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "SENSOR_TOP/ADC_TOP/ADC_TOP_VIO",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 4,
                            "bscan_switch_index": 0
                        },
                        "uuid": "E94A98D07C8E5090B4F563B197D8ED3D",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 157,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/spi_busy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in1",
                                "id": 158,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_config_complete",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 159,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_ENABLE",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 160,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/ADC_TOP/ADC_RST",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/IMU_SPI_PHY_ILA",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 5,
                            "bscan_switch_index": 0
                        },
                        "uuid": "9AED87D958CB51179AC2C14562D24428",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 161,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_CLK_in",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 162,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_CS_in",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 163,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 164,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 165,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[31]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[30]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[29]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[28]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[27]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[26]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[25]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[24]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[23]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[22]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[21]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[20]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[19]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[18]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[17]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 166,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 16,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 167,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[31]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[30]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[29]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[28]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[27]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[26]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[25]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[24]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[23]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[22]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[21]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[20]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[19]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[18]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[17]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 168,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/spi_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 169,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_DOUT",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 170,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/SPI_DIN",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 171,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 172,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 173,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/rx_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 174,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/spi_busy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 175,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/write_edge",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 176,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/sample_edge",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 177,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_30",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 178,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_29",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 179,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_28",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 180,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/bits_len_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/bits_len_1[6]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 181,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_27",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 182,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/bits_len_2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/bits_len_2[6]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 183,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/bits_len",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/bits_len[6]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 184,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 7,
                                "rightIndex": 7,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_26",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 185,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 8,
                                "rightIndex": 8,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_25",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 186,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 9,
                                "rightIndex": 9,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_24",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 187,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 10,
                                "rightIndex": 10,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_23",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 188,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 11,
                                "rightIndex": 11,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_22",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 189,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 12,
                                "rightIndex": 12,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_21",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 190,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 13,
                                "rightIndex": 13,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_20",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 191,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 14,
                                "rightIndex": 14,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_19",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 192,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 15,
                                "rightIndex": 15,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_18",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 193,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 16,
                                "rightIndex": 16,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_17",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 194,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 17,
                                "rightIndex": 17,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_16",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 195,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 18,
                                "rightIndex": 18,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_15",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 196,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 19,
                                "rightIndex": 19,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_14",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 197,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 20,
                                "rightIndex": 20,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_13",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 198,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 21,
                                "rightIndex": 21,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_12",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 199,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 22,
                                "rightIndex": 22,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_11",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 200,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 23,
                                "rightIndex": 23,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_10",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 201,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 24,
                                "rightIndex": 24,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_9",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 202,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 25,
                                "rightIndex": 25,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_8",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 203,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 26,
                                "rightIndex": 26,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_7",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 204,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 27,
                                "rightIndex": 27,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_6",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 205,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 28,
                                "rightIndex": 28,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 206,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 29,
                                "rightIndex": 29,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 207,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 30,
                                "rightIndex": 30,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_3",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 208,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 31,
                                "rightIndex": 31,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/n_0_2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 209,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[31]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[30]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[29]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[28]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[27]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[26]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[25]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[24]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[23]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[22]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[21]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[20]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[19]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[18]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[17]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "SENSOR_TOP/IMU_TOP/IMU_TOP_VIO",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 6,
                            "bscan_switch_index": 0
                        },
                        "uuid": "709E6FABD03559BAA1B02980C3DD0830",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 210,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/axi_rstn_reg",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in1",
                                "id": 211,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_config_complete",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 212,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP/IMU_ENABLE",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/IMU_SPI_PHY_ILA",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 7,
                            "bscan_switch_index": 0
                        },
                        "uuid": "4EBB4C1D929959C6929C892465400C21",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 213,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_CLK_in",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 214,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_CS_in",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 215,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 216,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 217,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[31]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[30]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[29]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[28]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[27]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[26]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[25]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[24]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[23]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[22]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[21]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[20]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[19]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[18]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[17]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_STAGE[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 218,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 16,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 219,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[31]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[30]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[29]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[28]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[27]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[26]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[25]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[24]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[23]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[22]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[21]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[20]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[19]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[18]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[17]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/data_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 220,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/spi_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 221,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_DOUT",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 222,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/SPI_DIN",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 223,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 224,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/tx_data_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 225,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/rx_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 226,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/spi_busy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 227,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/write_edge",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 228,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/sample_edge",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 229,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_30",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 230,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_29",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 231,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_28",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 232,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/bits_len_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/bits_len_1[6]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 233,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_27",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 234,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/bits_len_2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/bits_len_2[6]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 235,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/bits_len",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/bits_len[6]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 236,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 7,
                                "rightIndex": 7,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_26",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 237,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 8,
                                "rightIndex": 8,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_25",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 238,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 9,
                                "rightIndex": 9,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_24",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 239,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 10,
                                "rightIndex": 10,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_23",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 240,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 11,
                                "rightIndex": 11,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_22",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 241,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 12,
                                "rightIndex": 12,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_21",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 242,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 13,
                                "rightIndex": 13,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_20",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 243,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 14,
                                "rightIndex": 14,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_19",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 244,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 15,
                                "rightIndex": 15,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_18",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 245,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 16,
                                "rightIndex": 16,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_17",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 246,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 17,
                                "rightIndex": 17,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_16",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 247,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 18,
                                "rightIndex": 18,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_15",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 248,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 19,
                                "rightIndex": 19,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_14",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 249,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 20,
                                "rightIndex": 20,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_13",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 250,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 21,
                                "rightIndex": 21,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_12",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 251,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 22,
                                "rightIndex": 22,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_11",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 252,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 23,
                                "rightIndex": 23,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_10",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 253,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 24,
                                "rightIndex": 24,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_9",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 254,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 25,
                                "rightIndex": 25,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_8",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 255,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 26,
                                "rightIndex": 26,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_7",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 256,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 27,
                                "rightIndex": 27,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_6",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 257,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 28,
                                "rightIndex": 28,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 258,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 29,
                                "rightIndex": 29,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 259,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 30,
                                "rightIndex": 30,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_3",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 260,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 31,
                                "rightIndex": 31,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/n_0_2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 261,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[31]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[30]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[29]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[28]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[27]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[26]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[25]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[24]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[23]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[22]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[21]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[20]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[19]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[18]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[17]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[16]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[15]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[14]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[13]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[12]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[11]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[10]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[9]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[8]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[7]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[6]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[5]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[4]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[3]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[2]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[1]"
                                            },
                                            {
                                                "name": "SENSOR_TOP/IMU_TOP_2/IMU_SPI_LINK/IMU_SPI_PHY/byte_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_TOP_VIO",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 8,
                            "bscan_switch_index": 0
                        },
                        "uuid": "8349B2EF50B85617AE9FFB9B2B5816A4",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 262,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/axi_rstn_reg",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in1",
                                "id": 263,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_config_complete",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 264,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "SENSOR_TOP/IMU_TOP_2/IMU_ENABLE",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 9,
                            "bscan_switch_index": 0
                        },
                        "uuid": "11086C36A3C05BF3A3D5F60D0E52FADB",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 265,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 266,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[17]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[16]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[15]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[14]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[13]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[12]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[11]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[10]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[9]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[8]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 267,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 268,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[17]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[16]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[15]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[14]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[13]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[12]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[11]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[10]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[9]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[8]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 269,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 270,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_bresp[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 271,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 272,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[31]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[30]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[29]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[28]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[27]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[26]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[25]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[24]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[23]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[22]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[21]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[20]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[19]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[18]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[17]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[16]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[15]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[14]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[13]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[12]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[11]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[10]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[9]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[8]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 273,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rresp[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_rresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 274,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[31]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[30]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[29]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[28]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[27]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[26]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[25]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[24]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[23]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[22]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[21]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[20]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[19]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[18]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[17]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[16]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[15]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[14]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[13]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[12]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[11]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[10]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[9]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[8]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 275,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wstrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wstrb[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wstrb[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wstrb[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_wstrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 276,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 277,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 278,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 279,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 280,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_1/inst/net_slot_0_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "s_axi_1",
                                "protocol": "AXI4LITE",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 266,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 279,
                                            "name": "probe14",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 279,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 268,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 276,
                                            "name": "probe11",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 276,
                                            "name": "probe11",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 278,
                                            "name": "probe13",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 270,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 278,
                                            "name": "probe13",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 272,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 280,
                                            "name": "probe15",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RRESP",
                                        "physical_pin": {
                                            "id": 273,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 280,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 274,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 277,
                                            "name": "probe12",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WSTRB",
                                        "physical_pin": {
                                            "id": 275,
                                            "name": "probe10",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 277,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 10,
                            "bscan_switch_index": 0
                        },
                        "uuid": "C68BCFBB154B556CA0E12E70EA9C888C",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 281,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 282,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tuser",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 283,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 284,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_RX/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "TEMAC_m_axis_rx",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 281,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 284,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TUSER",
                                        "physical_pin": {
                                            "id": 282,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 283,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 11,
                            "bscan_switch_index": 0
                        },
                        "uuid": "67832B7BF0B550A8A0271D321434D307",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 285,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 286,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tkeep",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 287,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tuser",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 288,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 289,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 290,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_TX/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axis_dwidth_converter_0_M_AXIS",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 285,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 286,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 290,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 289,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TUSER",
                                        "physical_pin": {
                                            "id": 287,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 288,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 12,
                            "bscan_switch_index": 0
                        },
                        "uuid": "130FF5F4BBB55824A6BE4665B7DD1334",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 291,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 292,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tkeep",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 293,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tuser",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 294,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 295,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 296,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/system_ila_fifo_TX1/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "s_axis_txd_1",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 291,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 292,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 296,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 295,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TUSER",
                                        "physical_pin": {
                                            "id": 293,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 294,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/vio",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 13,
                            "bscan_switch_index": 0
                        },
                        "uuid": "67267020AD4759B7BEFDDE50A79B91B6",
                        "pins": [
                            {
                                "name": "probe_out0",
                                "id": 297,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/RGMII_wrapper/RGMII_i/phy_rst_n",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/RGMII_wrapper/RGMII_i/phy_rst_n[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "UDP_TOP/UDP_CONFIG/udp_config_vio",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 14,
                            "bscan_switch_index": 0
                        },
                        "uuid": "6E1BD01C517E53A88F151F037178DB17",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 298,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/UDP_CONFIG/wr_busy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in1",
                                "id": 299,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[31]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[30]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[29]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[28]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[27]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[26]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[25]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[24]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[23]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[22]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[21]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[20]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[19]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[18]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[17]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[16]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[15]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[14]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[13]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[12]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[11]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[10]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[9]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[8]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_data_buffer_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in2",
                                "id": 300,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/UDP_CONFIG/rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in3",
                                "id": 301,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/UDP_CONFIG/rd_busy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 302,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[31]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[30]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[29]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[28]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[27]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[26]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[25]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[24]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[23]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[22]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[21]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[20]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[19]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[18]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[17]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[16]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[15]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[14]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[13]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[12]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[11]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[10]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[9]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[8]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_data_buffer[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 303,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 11,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[11]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[10]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[9]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[8]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/wr_addr_buffer[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out2",
                                "id": 304,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/UDP_CONFIG/wr_enable",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out3",
                                "id": 305,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 11,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[11]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[10]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[9]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[8]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[7]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[6]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[5]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[4]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[3]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[2]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[1]"
                                            },
                                            {
                                                "name": "UDP_TOP/UDP_CONFIG/rd_addr_buffer[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out4",
                                "id": 306,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "UDP_TOP/UDP_CONFIG/rd_enable",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "nolabel_line336",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 15,
                            "bscan_switch_index": 0
                        },
                        "uuid": "AC768A1FBC415E5798A60F70605EAB9D",
                        "pins": [
                            {
                                "name": "probe_out0",
                                "id": 307,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "axi_txd_arstn",
                                        "isBus": false,
                                        "parentNetId": 1765
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 1765,
                        "name": "nolabel_line336/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]",
                        "state_reg": [
                            {
                                "name": "UDP_TOP/UDP_CONFIG/axi4lite_process/FSM_onehot_axi4_lite_rd_stage_reg[1]",
                                "states": [
                                    {
                                        "name": "RD_ADDR",
                                        "val": "010"
                                    },
                                    {
                                        "name": "RD_DATA",
                                        "val": "100"
                                    },
                                    {
                                        "name": "RD_IDLE",
                                        "val": "001"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}