module wideexpr_00299(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (1'b0)>>>((ctrl[4]?$signed(s5):((-({s1,s4,1'sb1,u6}))+(-(6'sb110001)))<<($signed(s6))));
  assign y1 = -((((ctrl[5]?s1:(2'sb11)-(4'sb0100)))>>((ctrl[0]?{3'sb110}:(ctrl[3]?(3'b000)^~(u6):{s3}))))^~(+($unsigned(-(2'sb01)))));
  assign y2 = ($signed(s4))<<<(((ctrl[5]?s1:s2))<<(({s3,(ctrl[4]?u0:5'b00110),(6'sb010100)+(s6)})<<(((6'sb100101)>>>(5'sb00110))|((2'sb10)==(2'sb10)))));
  assign y3 = s4;
  assign y4 = ($signed({2{s3}}))<<<((ctrl[4]?s1:$signed(5'sb00101)));
  assign y5 = ((3'sb100)>(+(s6)))|({2'b11,(ctrl[2]?{5'sb11001,({4{(s4)<<(6'sb001110)}})^~({3{$signed(s5)}}),5'sb11111,{(ctrl[7]?s7:(4'sb0110)-(s7)),(s6)+((2'sb11)<<(3'sb000))}}:(((^(s1))|({u4,4'sb1100,u5}))<<<({(s6)|(5'sb01110),(4'b0010)+(2'b10)}))<<((s7)>>>(+({s6,s1})))),2'b00,6'sb001101});
  assign y6 = (ctrl[1]?(3'sb100)!=((ctrl[4]?(ctrl[6]?1'sb1:4'sb1110):(ctrl[7]?s0:4'sb0111))):(({(6'sb110000)^(s0),(s6)&(u5),s3,(ctrl[0]?1'sb0:s1)})<<((ctrl[0]?$unsigned(u6):(3'sb100)<<(5'b00000))))+((($signed(5'sb01000))>=(s3))<(s0)));
  assign y7 = (ctrl[3]?$unsigned((((s1)>>(6'sb100101))<=((ctrl[1]?s0:s1)))<<<(^($signed(s3)))):2'sb11);
endmodule
