{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493390158502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493390158507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 15:35:58 2017 " "Processing started: Fri Apr 28 15:35:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493390158507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493390158507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493390158507 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493390158845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_16_8-RTL " "Found design unit 1: RAM_1P_16_8-RTL" {  } { { "RAM_1P_16_8.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_16_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493390169531 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_16_8 " "Found entity 1: RAM_1P_16_8" {  } { { "RAM_1P_16_8.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_16_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493390169531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493390169531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_16_8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_16_8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_16_8_Tb-Stimulus " "Found design unit 1: RAM_1P_16_8_Tb-Stimulus" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493390169547 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_16_8_Tb " "Found entity 1: RAM_1P_16_8_Tb" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493390169547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493390169547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_Demo-Shell " "Found design unit 1: RAM_1P_Demo-Shell" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_Demo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493390169547 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_Demo " "Found entity 1: RAM_1P_Demo" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493390169547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493390169547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_1P_Demo " "Elaborating entity \"RAM_1P_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493390169562 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "8 0 downto 0 RAM_1P_Demo.vhd(19) " "VHDL error at RAM_1P_Demo.vhd(19): left bound (8) of slice must belong to range (0 downto 0) of corresponding object" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_Demo.vhd" 19 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1493390169562 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "13 0 downto 0 RAM_1P_Demo.vhd(20) " "VHDL error at RAM_1P_Demo.vhd(20): left bound (13) of slice must belong to range (0 downto 0) of corresponding object" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_Demo.vhd" 20 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1493390169562 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "writeData RAM_1P_Demo.vhd(16) " "VHDL error at RAM_1P_Demo.vhd(16): formal port or parameter \"writeData\" must have actual or default value" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_Demo.vhd" 16 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1493390169562 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "address RAM_1P_Demo.vhd(16) " "VHDL error at RAM_1P_Demo.vhd(16): formal port or parameter \"address\" must have actual or default value" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte2/RAM_1P_Demo.vhd" 16 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1493390169562 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493390169562 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "845 " "Peak virtual memory: 845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493390169751 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 28 15:36:09 2017 " "Processing ended: Fri Apr 28 15:36:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493390169751 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493390169751 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493390169751 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493390169751 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493390170356 ""}
