{
    "CMSSW_7_4_ICC_X_2015-02-22-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-20-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-18-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-20-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-20-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-24-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-18-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-21-0200_EXCEPTIONS": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-26-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-16-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-19-0200_EXCEPTIONS": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-17-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-25-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-19-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-26-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-19-1400_EXCEPTIONS": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-26-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-02-25-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-20-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-19-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-21-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-21-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-20-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-26-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-24-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-19-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-25-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-24-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-02-18-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-16-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-25-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-21-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-22-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-24-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-25-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-25-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-17-1000_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-19-0200_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-18-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-18-1400_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-18-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-22-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-02-18-1400_EXCEPTIONS": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-21-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-22-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-22-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-18-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-18-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-26-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-25-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-26-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-18-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-19-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-21-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-25-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-22-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-16-1400_EXCEPTIONS": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-24-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-24-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-21-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-18-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-19-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-24-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-24-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-19-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-20-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-22-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-22-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-21-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-21-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-20-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-21-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-21-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-22-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-20-1800": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-18-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-25-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-19-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-22-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2015-02-22-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-24-1400_EXCEPTIONS": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-16-1400_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-02-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-25-1800": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-24-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-23-1600_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-26-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-20-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-24-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-25-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-18-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-25-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-19-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-21-0200_EXCEPTIONS": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-22-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-25-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-25-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-16-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-25-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-20-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-18-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-22-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-25-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-20-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-17-1000_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-21-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-25-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-18-1400_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-18-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-24-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-25-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491"
}