;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <20, @12
	ADD 60, -36
	SUB 12, @10
	SUB 12, @10
	SLT 721, -0
	CMP @127, 106
	ADD <20, @12
	DJN 6, 0
	SLT 6, 0
	DJN -1, @-20
	SUB 300, 90
	DJN -207, @-123
	SUB #72, @200
	ADD #270, <30
	MOV <100, 0
	SUB #0, -2
	JMP 60, -36
	SUB #12, @200
	SUB #12, @200
	SLT #270, <32
	SUB @121, 103
	SUB <20, @12
	JMP 0, 12
	SLT @-127, 103
	SUB 12, @10
	DJN -1, @-20
	SUB 300, 90
	CMP 60, -36
	JMP 20, <12
	CMP @-127, 103
	CMP 67, -36
	MOV <100, 0
	SLT <100, 4
	SUB #30, -2
	SLT 300, 10
	SLT 300, 10
	SUB #30, -2
	CMP @121, 103
	SUB @121, 103
	CMP @121, 103
	SPL 0, <-22
	SUB 12, @10
	CMP -207, <-126
	MOV -7, <-20
	MOV -7, <-20
