// Seed: 1343384883
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri id_4
);
  wire id_6;
  assign id_3 = id_2;
  wire id_8;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wand id_6,
    output supply1 module_1,
    output wire id_8,
    output uwire id_9,
    input uwire id_10,
    input wire id_11,
    output tri1 id_12,
    input tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    input wire id_16,
    output tri id_17,
    input supply0 id_18
);
  module_0 modCall_1 (
      id_15,
      id_9,
      id_0,
      id_3,
      id_18
  );
  tri  id_20;
  tri0 id_21 = 1;
  wire id_22;
  assign id_9 = id_11 ? 1 : id_20;
  always @(posedge id_10 or id_15) id_5 = id_13;
  wire id_23;
endmodule
