MIG: 19:01:59 : Running customizer.xit
MIG: 19:01:59 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 19:01:59 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/.Xil/Vivado-239841-meisha/coregen/meisha_mig_7series_0_0
MIG: 19:01:59 : synp_flow:  -- synthesis_mode: Other
MIG: 19:01:59 : outputDirectory: /home/test/vivado_prj/.Xil/Vivado-239841-meisha/coregen/meisha_mig_7series_0_0/_tmp/
MIG: 19:01:59 : vivado_mode: xpg_bd
MIG: 19:01:59 :  locked false  
MIG: 19:01:59 : HDL Language: Verilog
MIG: 19:01:59 : compInfo: false
MIG: 19:01:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:01:59 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 19:01:59 : I am in catch area
MIG: 19:01:59 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/.Xil/Vivado-239841-meisha/coregen/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/.Xil/Vivado-239841-meisha/coregen/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 19:05:07 : Prasad before: xmlPropertyPrj -- .prj
MIG: 19:05:07 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 19:05:07 : XML_INPUT_FILE: /home/test/vivado_prj/.Xil/Vivado-239841-meisha/coregen/meisha_mig_7series_0_0/mig_a.prj
MIG: 19:05:07 : Component_Name: meisha_mig_7series_0_0
MIG: 19:05:07 : Moving meisha_mig_7series_0_0 ...
MIG: 19:05:07 : Moving meisha_mig_7series_0_0.veo ...
MIG: 19:05:07 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 19:05:07 : Sending back 0
MIG: 19:05:07 : xml_input_file: mig_a.prj
MIG: 19:05:07 : Absolute path of xml_input_file: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 19:05:07 : xml_input_file: mig_a.prj
MIG: 19:05:07 : Absolute path of xml_input_file: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 19:05:07 : In updateAllModelParams
MIG: 19:05:07 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 19:05:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:05:07 : XGUI hdlLanguage: Verilog
MIG: 19:05:07 : xgui vivado_mode: xpg_bd
MIG: 19:05:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:05:07 : Reading /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/meisha_mig_7series_0_0/user_design/rtl/meisha_mig_7series_0_0_mig.v ...
MIG: 19:05:09 : 1
MIG: 19:05:09 : Inside fn mem: DDR3
MIG: 19:05:09 : detect_uiclk: 200000000
MIG: 19:05:09 : cntrl:  memtype: DDR3
MIG: 19:05:09 : 800
MIG: 19:05:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:05:09 : 
MIG: 19:05:09 : 1
MIG: 19:05:09 : 200000000
MIG: 19:05:09 : 
MIG: 19:05:09 :  polarity_value: 0
MIG: 19:05:09 : ACTIVE_HIGH
MIG: 19:05:09 : 
MIG: 19:05:09 : cntrl:  memtype: DDR3
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:05:09 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:05:09 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:05:09 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:05:09 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:05:09 : 8
MIG: 19:05:09 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:05:09 : 64
MIG: 19:05:09 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:05:09 : 8
MIG: 19:05:09 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:05:09 : 3
MIG: 19:05:09 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:05:09 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: ECC ==> OFF
MIG: 19:05:09 : 64
MIG: 19:05:09 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:05:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:05:09 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:05:09 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:05:09 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:05:09 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:05:09 : 28
MIG: 19:05:09 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:05:09 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:05:09 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:05:09 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:05:09 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:05:09 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:05:09 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:05:09 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:05:09 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:05:09 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:05:09 :  Invalid Param: DDR3_CL ==> 11
MIG: 19:05:09 :  Invalid Param: DDR3_CWL ==> 8
MIG: 19:05:09 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:05:09 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 19:05:09 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:05:09 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:05:09 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:05:09 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:05:09 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:05:09 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:05:09 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:05:09 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:05:09 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:05:09 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:05:09 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:05:09 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:05:09 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:05:09 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 19:05:09 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:05:09 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:05:09 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:05:09 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:05:09 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:05:09 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:05:09 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:05:09 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:05:09 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:05:09 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:05:09 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:05:09 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:05:09 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:05:09 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:05:09 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:05:09 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:05:09 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:05:09 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:05:09 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:05:09 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:05:09 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:05:09 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:05:09 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:05:09 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:05:09 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:05:09 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:05:09 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:05:09 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:05:09 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:05:09 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:05:09 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:05:09 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:05:09 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:05:09 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:05:09 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:05:09 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:05:09 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:05:09 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:05:09 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:05:09 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:05:09 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:05:09 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:05:09 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:05:09 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:05:09 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:05:09 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:05:09 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:05:09 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:05:09 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:05:09 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:05:09 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:05:09 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:05:09 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:05:09 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:05:09 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:05:09 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:05:09 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:05:09 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:05:09 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:05:09 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:05:09 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 19:05:09 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 19:05:09 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 19:05:09 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 19:05:09 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MEISHA_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:05:09 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MEISHA_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 19:05:09 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:05:09 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:05:09 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:05:09 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:05:09 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:05:09 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:05:09 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:05:09 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:05:09 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 19:05:09 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:05:09 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:05:09 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 19:05:09 : 4
MIG: 19:05:09 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:05:09 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 19:05:09 : 1073741824
MIG: 19:05:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:05:09 : 30
MIG: 19:05:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 19:05:09 : 64
MIG: 19:05:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 19:05:09 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:05:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:05:09 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:05:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:05:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:05:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:05:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:05:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:05:09 : 
MIG: 19:05:09 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:05:09 : 
MIG: 19:05:09 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:05:09 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 19:05:09 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:05:09 : NOBUF
MIG: 19:05:09 : NONE
MIG: 19:05:09 : 
MIG: 19:05:09 : Same Interface
MIG: 19:20:07 : Running synthesis.xit
MIG: 19:20:07 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 19:20:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:20:07 : ERR:             <C0_S_AXI_SUPPORTS_NARROW_BURST>1</C0_S_AXI_SUPPORTS_NARROW_BURST> <==>             <C0_S_AXI_SUPPORTS_NARROW_BURST>0</C0_S_AXI_SUPPORTS_NARROW_BURST> 
MIG: 19:20:07 : ################# RUNNING MIG BATCH ###################
MIG: 19:20:07 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 19:20:07 : synp_flow:  -- synthesis_mode: Other
MIG: 19:20:07 : outputDirectory: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 19:20:07 : vivado_mode: xpg_bd
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 1
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 : isPortInterface: 0
MIG: 19:20:07 :  locked false  
MIG: 19:20:07 : HDL Language: Verilog
MIG: 19:20:07 : compInfo: false
MIG: 19:20:07 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:20:07 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:20:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:20:07 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 19:20:07 : I am in catch area
MIG: 19:20:07 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 19:20:15 : XML_INPUT_FILE: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 19:20:15 : Component_Name: meisha_mig_7series_0_0
MIG: 19:20:15 : Moving meisha_mig_7series_0_0 ...
MIG: 19:20:15 : Moving meisha_mig_7series_0_0.veo ...
MIG: 19:20:15 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 19:20:15 : Running vlog_synth_rpr.xit
MIG: 19:20:15 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 19:20:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:20:15 : Running simulation.xit
MIG: 19:20:15 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 19:20:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:20:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:20:15 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 19:20:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:20:15 : Running implementation.xit
MIG: 19:20:15 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 19:20:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:00:14 : Running synthesis.xit
MIG: 21:00:14 : ################# RUNNING MIG BATCH ###################
MIG: 21:00:14 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 21:00:14 : synp_flow:  -- synthesis_mode: Other
MIG: 21:00:14 : outputDirectory: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 21:00:14 : vivado_mode: xpg_bd
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 1
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 : isPortInterface: 0
MIG: 21:00:14 :  locked false  
MIG: 21:00:14 : HDL Language: Verilog
MIG: 21:00:14 : compInfo: false
MIG: 21:00:14 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:00:14 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:00:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:00:14 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 21:00:14 : I am in catch area
MIG: 21:00:14 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 21:00:23 : XML_INPUT_FILE: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 21:00:23 : Component_Name: meisha_mig_7series_0_0
MIG: 21:00:23 : Moving meisha_mig_7series_0_0 ...
MIG: 21:00:23 : Moving meisha_mig_7series_0_0.veo ...
MIG: 21:00:23 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 21:00:23 : Running vlog_synth_rpr.xit
MIG: 21:00:23 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 21:00:23 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:00:23 : Running simulation.xit
MIG: 21:00:23 : ################# RUNNING MIG BATCH ###################
MIG: 21:00:23 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 21:00:23 : synp_flow:  -- synthesis_mode: Other
MIG: 21:00:23 : outputDirectory: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 21:00:23 : vivado_mode: xpg_bd
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 1
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 : isPortInterface: 0
MIG: 21:00:23 :  locked false  
MIG: 21:00:23 : HDL Language: Verilog
MIG: 21:00:23 : compInfo: false
MIG: 21:00:23 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:00:23 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:00:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:00:23 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 21:00:23 : I am in catch area
MIG: 21:00:23 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 21:00:31 : XML_INPUT_FILE: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 21:00:31 : Component_Name: meisha_mig_7series_0_0
MIG: 21:00:31 : Moving meisha_mig_7series_0_0 ...
MIG: 21:00:31 : Moving meisha_mig_7series_0_0.veo ...
MIG: 21:00:31 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 21:00:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:00:31 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 21:00:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:00:31 : Running implementation.xit
MIG: 21:00:31 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 21:00:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:35:21 : xml_input_file: mig_a.prj
MIG: 20:35:21 : Absolute path of xml_input_file: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 20:35:21 : xml_input_file: mig_a.prj
MIG: 20:35:21 : Absolute path of xml_input_file: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 20:30:31 : Running synthesis.xit
MIG: 20:30:31 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:31 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 20:30:31 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:31 : outputDirectory: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 20:30:31 : vivado_mode: xpg_bd
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 1
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 : isPortInterface: 0
MIG: 20:30:31 :  locked false  
MIG: 20:30:31 : HDL Language: Verilog
MIG: 20:30:31 : compInfo: false
MIG: 20:30:31 : Vivado Options xc7vx485t ffg1761 -2
MIG: 20:30:31 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 20:30:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:30:31 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 20:30:31 : I am in catch area
MIG: 20:30:31 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 20:30:40 : XML_INPUT_FILE: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 20:30:40 : Component_Name: meisha_mig_7series_0_0
MIG: 20:30:40 : Moving meisha_mig_7series_0_0 ...
MIG: 20:30:40 : Moving meisha_mig_7series_0_0.veo ...
MIG: 20:30:40 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:40 : Running vlog_synth_rpr.xit
MIG: 20:30:40 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 20:30:40 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:30:40 : Running simulation.xit
MIG: 20:30:40 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:40 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 20:30:40 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:40 : outputDirectory: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 20:30:40 : vivado_mode: xpg_bd
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 1
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 : isPortInterface: 0
MIG: 20:30:40 :  locked false  
MIG: 20:30:40 : HDL Language: Verilog
MIG: 20:30:40 : compInfo: false
MIG: 20:30:40 : Vivado Options xc7vx485t ffg1761 -2
MIG: 20:30:40 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 20:30:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:30:40 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 20:30:40 : I am in catch area
MIG: 20:30:40 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 20:30:49 : XML_INPUT_FILE: /home/test/vivado_prj/meisha/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 20:30:49 : Component_Name: meisha_mig_7series_0_0
MIG: 20:30:49 : Moving meisha_mig_7series_0_0 ...
MIG: 20:30:49 : Moving meisha_mig_7series_0_0.veo ...
MIG: 20:30:49 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:30:49 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 20:30:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:30:49 : Running implementation.xit
MIG: 20:30:49 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 20:30:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:22:04 : Running synthesis.xit
MIG: 17:22:04 : ################# RUNNING MIG BATCH ###################
MIG: 17:22:04 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 17:22:04 : synp_flow:  -- synthesis_mode: Other
MIG: 17:22:04 : outputDirectory: /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 17:22:04 : vivado_mode: xpg_bd
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 1
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 : isPortInterface: 0
MIG: 17:22:04 :  locked false  
MIG: 17:22:04 : HDL Language: Verilog
MIG: 17:22:04 : compInfo: false
MIG: 17:22:04 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:22:04 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:22:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:22:04 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 17:22:04 : I am in catch area
MIG: 17:22:04 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 17:22:13 : XML_INPUT_FILE: /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 17:22:13 : Component_Name: meisha_mig_7series_0_0
MIG: 17:22:13 : Moving meisha_mig_7series_0_0 ...
MIG: 17:22:13 : Moving meisha_mig_7series_0_0.veo ...
MIG: 17:22:13 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 17:22:13 : Running vlog_synth_rpr.xit
MIG: 17:22:13 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 17:22:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:22:13 : Running simulation.xit
MIG: 17:22:13 : ################# RUNNING MIG BATCH ###################
MIG: 17:22:13 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 17:22:13 : synp_flow:  -- synthesis_mode: Other
MIG: 17:22:13 : outputDirectory: /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 17:22:13 : vivado_mode: xpg_bd
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 1
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 : isPortInterface: 0
MIG: 17:22:13 :  locked false  
MIG: 17:22:13 : HDL Language: Verilog
MIG: 17:22:13 : compInfo: false
MIG: 17:22:13 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:22:13 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:22:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:22:13 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 17:22:13 : I am in catch area
MIG: 17:22:13 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 17:22:21 : XML_INPUT_FILE: /home/test/vivado_prj/9.10_1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 17:22:21 : Component_Name: meisha_mig_7series_0_0
MIG: 17:22:21 : Moving meisha_mig_7series_0_0 ...
MIG: 17:22:21 : Moving meisha_mig_7series_0_0.veo ...
MIG: 17:22:21 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 17:22:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:22:22 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 17:22:22 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:22:22 : Running implementation.xit
MIG: 17:22:22 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 17:22:22 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:47:43 : Running synthesis.xit
MIG: 09:47:43 : ################# RUNNING MIG BATCH ###################
MIG: 09:47:43 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 09:47:43 : synp_flow:  -- synthesis_mode: Other
MIG: 09:47:43 : outputDirectory: /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 09:47:43 : vivado_mode: xpg_bd
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 1
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 : isPortInterface: 0
MIG: 09:47:43 :  locked false  
MIG: 09:47:43 : HDL Language: Verilog
MIG: 09:47:43 : compInfo: false
MIG: 09:47:43 : Vivado Options xc7vx485t ffg1761 -2
MIG: 09:47:43 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 09:47:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 09:47:43 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 09:47:43 : I am in catch area
MIG: 09:47:43 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 09:47:51 : XML_INPUT_FILE: /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 09:47:51 : Component_Name: meisha_mig_7series_0_0
MIG: 09:47:51 : Moving meisha_mig_7series_0_0 ...
MIG: 09:47:51 : Moving meisha_mig_7series_0_0.veo ...
MIG: 09:47:51 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 09:47:51 : Running vlog_synth_rpr.xit
MIG: 09:47:51 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 09:47:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:47:52 : Running simulation.xit
MIG: 09:47:52 : ################# RUNNING MIG BATCH ###################
MIG: 09:47:52 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 09:47:52 : synp_flow:  -- synthesis_mode: Other
MIG: 09:47:52 : outputDirectory: /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 09:47:52 : vivado_mode: xpg_bd
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 1
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 : isPortInterface: 0
MIG: 09:47:52 :  locked false  
MIG: 09:47:52 : HDL Language: Verilog
MIG: 09:47:52 : compInfo: false
MIG: 09:47:52 : Vivado Options xc7vx485t ffg1761 -2
MIG: 09:47:52 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 09:47:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 09:47:52 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 09:47:52 : I am in catch area
MIG: 09:47:52 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 09:48:00 : XML_INPUT_FILE: /home/test/vivado_prj/9.11/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 09:48:00 : Component_Name: meisha_mig_7series_0_0
MIG: 09:48:00 : Moving meisha_mig_7series_0_0 ...
MIG: 09:48:00 : Moving meisha_mig_7series_0_0.veo ...
MIG: 09:48:00 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 09:48:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:48:00 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 09:48:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:48:00 : Running implementation.xit
MIG: 09:48:00 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 09:48:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:31:22 : Running synthesis.xit
MIG: 17:31:22 : ################# RUNNING MIG BATCH ###################
MIG: 17:31:22 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 17:31:22 : synp_flow:  -- synthesis_mode: Other
MIG: 17:31:22 : outputDirectory: /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 17:31:22 : vivado_mode: xpg_bd
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 1
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 : isPortInterface: 0
MIG: 17:31:22 :  locked false  
MIG: 17:31:22 : HDL Language: Verilog
MIG: 17:31:22 : compInfo: false
MIG: 17:31:22 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:31:22 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:31:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:31:22 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 17:31:22 : I am in catch area
MIG: 17:31:22 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 17:31:30 : XML_INPUT_FILE: /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 17:31:30 : Component_Name: meisha_mig_7series_0_0
MIG: 17:31:30 : Moving meisha_mig_7series_0_0 ...
MIG: 17:31:30 : Moving meisha_mig_7series_0_0.veo ...
MIG: 17:31:30 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 17:31:30 : Running vlog_synth_rpr.xit
MIG: 17:31:30 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 17:31:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:31:30 : Running simulation.xit
MIG: 17:31:30 : ################# RUNNING MIG BATCH ###################
MIG: 17:31:30 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 17:31:30 : synp_flow:  -- synthesis_mode: Other
MIG: 17:31:30 : outputDirectory: /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 17:31:30 : vivado_mode: xpg_bd
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 1
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 : isPortInterface: 0
MIG: 17:31:30 :  locked false  
MIG: 17:31:30 : HDL Language: Verilog
MIG: 17:31:30 : compInfo: false
MIG: 17:31:30 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:31:30 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:31:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:31:30 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 17:31:30 : I am in catch area
MIG: 17:31:30 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 17:31:38 : XML_INPUT_FILE: /home/test/vivado_prj/9.11.1/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 17:31:38 : Component_Name: meisha_mig_7series_0_0
MIG: 17:31:38 : Moving meisha_mig_7series_0_0 ...
MIG: 17:31:38 : Moving meisha_mig_7series_0_0.veo ...
MIG: 17:31:38 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 17:31:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:31:38 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 17:31:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:31:38 : Running implementation.xit
MIG: 17:31:38 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 17:31:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:23:13 : Running synthesis.xit
MIG: 11:23:13 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:13 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 11:23:13 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:13 : outputDirectory: /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 11:23:13 : vivado_mode: xpg_bd
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 1
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 : isPortInterface: 0
MIG: 11:23:13 :  locked false  
MIG: 11:23:13 : HDL Language: Verilog
MIG: 11:23:13 : compInfo: false
MIG: 11:23:13 : Vivado Options xc7vx485t ffg1761 -2
MIG: 11:23:13 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 11:23:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:23:13 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 11:23:13 : I am in catch area
MIG: 11:23:13 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 11:23:22 : XML_INPUT_FILE: /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 11:23:22 : Component_Name: meisha_mig_7series_0_0
MIG: 11:23:22 : Moving meisha_mig_7series_0_0 ...
MIG: 11:23:22 : Moving meisha_mig_7series_0_0.veo ...
MIG: 11:23:22 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 11:23:22 : Running vlog_synth_rpr.xit
MIG: 11:23:22 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 11:23:22 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:23:22 : Running simulation.xit
MIG: 11:23:22 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:22 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 11:23:22 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:22 : outputDirectory: /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 11:23:22 : vivado_mode: xpg_bd
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 1
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 : isPortInterface: 0
MIG: 11:23:22 :  locked false  
MIG: 11:23:22 : HDL Language: Verilog
MIG: 11:23:22 : compInfo: false
MIG: 11:23:22 : Vivado Options xc7vx485t ffg1761 -2
MIG: 11:23:22 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 11:23:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:23:22 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 11:23:22 : I am in catch area
MIG: 11:23:22 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 11:23:31 : XML_INPUT_FILE: /home/test/vivado_prj/9.12/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 11:23:31 : Component_Name: meisha_mig_7series_0_0
MIG: 11:23:31 : Moving meisha_mig_7series_0_0 ...
MIG: 11:23:31 : Moving meisha_mig_7series_0_0.veo ...
MIG: 11:23:31 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 11:23:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:23:31 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 11:23:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:23:31 : Running implementation.xit
MIG: 11:23:31 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 11:23:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:57:53 : Running synthesis.xit
MIG: 18:57:53 : ################# RUNNING MIG BATCH ###################
MIG: 18:57:53 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 18:57:53 : synp_flow:  -- synthesis_mode: Other
MIG: 18:57:53 : outputDirectory: /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 18:57:53 : vivado_mode: xpg_bd
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 1
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 : isPortInterface: 0
MIG: 18:57:53 :  locked false  
MIG: 18:57:53 : HDL Language: Verilog
MIG: 18:57:53 : compInfo: false
MIG: 18:57:53 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:57:53 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:57:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:57:53 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 18:57:53 : I am in catch area
MIG: 18:57:53 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 18:58:01 : XML_INPUT_FILE: /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 18:58:01 : Component_Name: meisha_mig_7series_0_0
MIG: 18:58:01 : Moving meisha_mig_7series_0_0 ...
MIG: 18:58:01 : Moving meisha_mig_7series_0_0.veo ...
MIG: 18:58:01 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 18:58:01 : Running vlog_synth_rpr.xit
MIG: 18:58:01 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 18:58:01 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:58:01 : Running simulation.xit
MIG: 18:58:01 : ################# RUNNING MIG BATCH ###################
MIG: 18:58:01 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 18:58:01 : synp_flow:  -- synthesis_mode: Other
MIG: 18:58:01 : outputDirectory: /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 18:58:01 : vivado_mode: xpg_bd
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 1
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 : isPortInterface: 0
MIG: 18:58:01 :  locked false  
MIG: 18:58:01 : HDL Language: Verilog
MIG: 18:58:01 : compInfo: false
MIG: 18:58:01 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:58:01 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:58:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:58:01 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 18:58:01 : I am in catch area
MIG: 18:58:01 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 18:58:10 : XML_INPUT_FILE: /home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 18:58:10 : Component_Name: meisha_mig_7series_0_0
MIG: 18:58:10 : Moving meisha_mig_7series_0_0 ...
MIG: 18:58:10 : Moving meisha_mig_7series_0_0.veo ...
MIG: 18:58:10 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 18:58:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:58:10 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 18:58:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:58:10 : Running implementation.xit
MIG: 18:58:10 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 18:58:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:36:54 : Running synthesis.xit
MIG: 21:36:54 : ################# RUNNING MIG BATCH ###################
MIG: 21:36:54 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 21:36:54 : synp_flow:  -- synthesis_mode: Other
MIG: 21:36:54 : outputDirectory: /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 21:36:54 : vivado_mode: xpg_bd
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 1
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 : isPortInterface: 0
MIG: 21:36:54 :  locked false  
MIG: 21:36:54 : HDL Language: Verilog
MIG: 21:36:54 : compInfo: false
MIG: 21:36:54 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:36:54 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:36:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:36:54 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 21:36:54 : I am in catch area
MIG: 21:36:54 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 21:37:03 : XML_INPUT_FILE: /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 21:37:03 : Component_Name: meisha_mig_7series_0_0
MIG: 21:37:03 : Moving meisha_mig_7series_0_0 ...
MIG: 21:37:03 : Moving meisha_mig_7series_0_0.veo ...
MIG: 21:37:03 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 21:37:03 : Running vlog_synth_rpr.xit
MIG: 21:37:03 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 21:37:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:37:03 : Running simulation.xit
MIG: 21:37:03 : ################# RUNNING MIG BATCH ###################
MIG: 21:37:03 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 21:37:03 : synp_flow:  -- synthesis_mode: Other
MIG: 21:37:03 : outputDirectory: /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 21:37:03 : vivado_mode: xpg_bd
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 1
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 : isPortInterface: 0
MIG: 21:37:03 :  locked false  
MIG: 21:37:03 : HDL Language: Verilog
MIG: 21:37:03 : compInfo: false
MIG: 21:37:03 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:37:03 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:37:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:37:03 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 21:37:03 : I am in catch area
MIG: 21:37:03 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 21:37:12 : XML_INPUT_FILE: /home/test/vivado_prj/9.14/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 21:37:12 : Component_Name: meisha_mig_7series_0_0
MIG: 21:37:12 : Moving meisha_mig_7series_0_0 ...
MIG: 21:37:12 : Moving meisha_mig_7series_0_0.veo ...
MIG: 21:37:12 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 21:37:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:37:12 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 21:37:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:37:12 : Running implementation.xit
MIG: 21:37:12 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 21:37:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:17:16 : Running synthesis.xit
MIG: 10:17:16 : ################# RUNNING MIG BATCH ###################
MIG: 10:17:16 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 10:17:16 : synp_flow:  -- synthesis_mode: Other
MIG: 10:17:16 : outputDirectory: /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 10:17:16 : vivado_mode: xpg_bd
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 1
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 : isPortInterface: 0
MIG: 10:17:16 :  locked false  
MIG: 10:17:16 : HDL Language: Verilog
MIG: 10:17:16 : compInfo: false
MIG: 10:17:16 : Vivado Options xc7vx485t ffg1761 -2
MIG: 10:17:16 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 10:17:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:17:16 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 10:17:16 : I am in catch area
MIG: 10:17:16 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 10:17:25 : XML_INPUT_FILE: /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 10:17:25 : Component_Name: meisha_mig_7series_0_0
MIG: 10:17:25 : Moving meisha_mig_7series_0_0 ...
MIG: 10:17:25 : Moving meisha_mig_7series_0_0.veo ...
MIG: 10:17:25 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 10:17:25 : Running vlog_synth_rpr.xit
MIG: 10:17:25 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 10:17:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:17:25 : Running simulation.xit
MIG: 10:17:25 : ################# RUNNING MIG BATCH ###################
MIG: 10:17:25 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 10:17:25 : synp_flow:  -- synthesis_mode: Other
MIG: 10:17:25 : outputDirectory: /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 10:17:25 : vivado_mode: xpg_bd
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 1
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 : isPortInterface: 0
MIG: 10:17:25 :  locked false  
MIG: 10:17:25 : HDL Language: Verilog
MIG: 10:17:25 : compInfo: false
MIG: 10:17:25 : Vivado Options xc7vx485t ffg1761 -2
MIG: 10:17:25 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 10:17:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:17:25 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 10:17:25 : I am in catch area
MIG: 10:17:25 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 10:17:34 : XML_INPUT_FILE: /home/test/vivado_prj/9.19/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 10:17:34 : Component_Name: meisha_mig_7series_0_0
MIG: 10:17:34 : Moving meisha_mig_7series_0_0 ...
MIG: 10:17:34 : Moving meisha_mig_7series_0_0.veo ...
MIG: 10:17:34 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 10:17:34 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:17:34 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 10:17:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:17:34 : Running implementation.xit
MIG: 10:17:34 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 10:17:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:24:52 : Running synthesis.xit
MIG: 21:24:52 : ################# RUNNING MIG BATCH ###################
MIG: 21:24:52 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 21:24:52 : synp_flow:  -- synthesis_mode: Other
MIG: 21:24:52 : outputDirectory: /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 21:24:52 : vivado_mode: xpg_bd
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 1
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 : isPortInterface: 0
MIG: 21:24:52 :  locked false  
MIG: 21:24:52 : HDL Language: Verilog
MIG: 21:24:52 : compInfo: false
MIG: 21:24:52 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:24:52 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:24:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:24:52 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 21:24:52 : I am in catch area
MIG: 21:24:52 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 21:25:01 : XML_INPUT_FILE: /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 21:25:01 : Component_Name: meisha_mig_7series_0_0
MIG: 21:25:01 : Moving meisha_mig_7series_0_0 ...
MIG: 21:25:01 : Moving meisha_mig_7series_0_0.veo ...
MIG: 21:25:01 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 21:25:02 : Running vlog_synth_rpr.xit
MIG: 21:25:02 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 21:25:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:25:02 : Running simulation.xit
MIG: 21:25:02 : ################# RUNNING MIG BATCH ###################
MIG: 21:25:02 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 21:25:02 : synp_flow:  -- synthesis_mode: Other
MIG: 21:25:02 : outputDirectory: /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 21:25:02 : vivado_mode: xpg_bd
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 1
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 : isPortInterface: 0
MIG: 21:25:02 :  locked false  
MIG: 21:25:02 : HDL Language: Verilog
MIG: 21:25:02 : compInfo: false
MIG: 21:25:02 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:25:02 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:25:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:25:02 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 21:25:02 : I am in catch area
MIG: 21:25:02 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 21:25:10 : XML_INPUT_FILE: /home/test/vivado_prj/9.23/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 21:25:10 : Component_Name: meisha_mig_7series_0_0
MIG: 21:25:10 : Moving meisha_mig_7series_0_0 ...
MIG: 21:25:10 : Moving meisha_mig_7series_0_0.veo ...
MIG: 21:25:10 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 21:25:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:25:10 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 21:25:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:25:10 : Running implementation.xit
MIG: 21:25:10 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 21:25:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:27:37 : Running synthesis.xit
MIG: 20:27:37 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:37 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 20:27:37 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:37 : outputDirectory: /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 20:27:37 : vivado_mode: xpg_bd
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 1
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 : isPortInterface: 0
MIG: 20:27:37 :  locked false  
MIG: 20:27:37 : HDL Language: Verilog
MIG: 20:27:37 : compInfo: false
MIG: 20:27:37 : Vivado Options xc7vx485t ffg1761 -2
MIG: 20:27:37 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 20:27:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:27:37 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 20:27:37 : I am in catch area
MIG: 20:27:37 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:52 : XML_INPUT_FILE: /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 20:27:52 : Component_Name: meisha_mig_7series_0_0
MIG: 20:27:52 : Moving meisha_mig_7series_0_0 ...
MIG: 20:27:52 : Moving meisha_mig_7series_0_0.veo ...
MIG: 20:27:52 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 20:27:52 : Running vlog_synth_rpr.xit
MIG: 20:27:52 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 20:27:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:27:52 : Running simulation.xit
MIG: 20:27:52 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:52 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 20:27:52 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:52 : outputDirectory: /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 20:27:52 : vivado_mode: xpg_bd
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 1
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 : isPortInterface: 0
MIG: 20:27:52 :  locked false  
MIG: 20:27:52 : HDL Language: Verilog
MIG: 20:27:52 : compInfo: false
MIG: 20:27:52 : Vivado Options xc7vx485t ffg1761 -2
MIG: 20:27:52 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 20:27:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:27:52 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 20:27:52 : I am in catch area
MIG: 20:27:52 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 20:28:01 : XML_INPUT_FILE: /home/test/vivado_prj/9.24/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 20:28:01 : Component_Name: meisha_mig_7series_0_0
MIG: 20:28:01 : Moving meisha_mig_7series_0_0 ...
MIG: 20:28:01 : Moving meisha_mig_7series_0_0.veo ...
MIG: 20:28:01 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 20:28:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:28:01 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 20:28:01 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:28:01 : Running implementation.xit
MIG: 20:28:01 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 20:28:01 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:15:48 : Running synthesis.xit
MIG: 15:15:48 : ################# RUNNING MIG BATCH ###################
MIG: 15:15:48 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 15:15:48 : synp_flow:  -- synthesis_mode: Other
MIG: 15:15:48 : outputDirectory: /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 15:15:48 : vivado_mode: xpg_bd
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 1
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 : isPortInterface: 0
MIG: 15:15:48 :  locked false  
MIG: 15:15:48 : HDL Language: Verilog
MIG: 15:15:48 : compInfo: false
MIG: 15:15:48 : Vivado Options xc7vx485t ffg1761 -2
MIG: 15:15:48 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 15:15:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:15:48 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 15:15:48 : I am in catch area
MIG: 15:15:48 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 15:15:56 : XML_INPUT_FILE: /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 15:15:56 : Component_Name: meisha_mig_7series_0_0
MIG: 15:15:56 : Moving meisha_mig_7series_0_0 ...
MIG: 15:15:56 : Moving meisha_mig_7series_0_0.veo ...
MIG: 15:15:56 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 15:15:57 : Running vlog_synth_rpr.xit
MIG: 15:15:57 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:15:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:15:57 : Running simulation.xit
MIG: 15:15:57 : ################# RUNNING MIG BATCH ###################
MIG: 15:15:57 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 15:15:57 : synp_flow:  -- synthesis_mode: Other
MIG: 15:15:57 : outputDirectory: /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 15:15:57 : vivado_mode: xpg_bd
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 1
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 : isPortInterface: 0
MIG: 15:15:57 :  locked false  
MIG: 15:15:57 : HDL Language: Verilog
MIG: 15:15:57 : compInfo: false
MIG: 15:15:57 : Vivado Options xc7vx485t ffg1761 -2
MIG: 15:15:57 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 15:15:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:15:57 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 15:15:57 : I am in catch area
MIG: 15:15:57 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 15:16:05 : XML_INPUT_FILE: /home/test/vivado_prj/9.25/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 15:16:05 : Component_Name: meisha_mig_7series_0_0
MIG: 15:16:05 : Moving meisha_mig_7series_0_0 ...
MIG: 15:16:05 : Moving meisha_mig_7series_0_0.veo ...
MIG: 15:16:05 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 15:16:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:16:05 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:16:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:16:05 : Running implementation.xit
MIG: 15:16:05 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:16:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:23:01 : Running synthesis.xit
MIG: 15:23:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:23:01 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 15:23:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:23:01 : outputDirectory: /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 15:23:01 : vivado_mode: xpg_bd
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:01 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 1
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 : isPortInterface: 0
MIG: 15:23:02 :  locked false  
MIG: 15:23:02 : HDL Language: Verilog
MIG: 15:23:02 : compInfo: false
MIG: 15:23:02 : Vivado Options xc7vx485t ffg1761 -2
MIG: 15:23:02 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 15:23:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:23:02 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 15:23:02 : I am in catch area
MIG: 15:23:02 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 15:23:10 : XML_INPUT_FILE: /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 15:23:10 : Component_Name: meisha_mig_7series_0_0
MIG: 15:23:10 : Moving meisha_mig_7series_0_0 ...
MIG: 15:23:10 : Moving meisha_mig_7series_0_0.veo ...
MIG: 15:23:10 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 15:23:11 : Running vlog_synth_rpr.xit
MIG: 15:23:11 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:23:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:23:11 : Running simulation.xit
MIG: 15:23:11 : ################# RUNNING MIG BATCH ###################
MIG: 15:23:11 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 15:23:11 : synp_flow:  -- synthesis_mode: Other
MIG: 15:23:11 : outputDirectory: /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 15:23:11 : vivado_mode: xpg_bd
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 1
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 : isPortInterface: 0
MIG: 15:23:11 :  locked false  
MIG: 15:23:11 : HDL Language: Verilog
MIG: 15:23:11 : compInfo: false
MIG: 15:23:11 : Vivado Options xc7vx485t ffg1761 -2
MIG: 15:23:11 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 15:23:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:23:11 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 15:23:11 : I am in catch area
MIG: 15:23:11 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 15:23:19 : XML_INPUT_FILE: /home/test/vivado_prj/10.8/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 15:23:19 : Component_Name: meisha_mig_7series_0_0
MIG: 15:23:19 : Moving meisha_mig_7series_0_0 ...
MIG: 15:23:19 : Moving meisha_mig_7series_0_0.veo ...
MIG: 15:23:19 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 15:23:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:23:19 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:23:19 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:23:19 : Running implementation.xit
MIG: 15:23:19 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:23:19 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:34:15 : Running synthesis.xit
MIG: 11:34:15 : ################# RUNNING MIG BATCH ###################
MIG: 11:34:15 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 11:34:15 : synp_flow:  -- synthesis_mode: Other
MIG: 11:34:15 : outputDirectory: /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 11:34:15 : vivado_mode: xpg_bd
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 1
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 : isPortInterface: 0
MIG: 11:34:15 :  locked false  
MIG: 11:34:15 : HDL Language: Verilog
MIG: 11:34:15 : compInfo: false
MIG: 11:34:15 : Vivado Options xc7vx485t ffg1761 -2
MIG: 11:34:15 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 11:34:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:34:15 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 11:34:15 : I am in catch area
MIG: 11:34:15 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 11:34:24 : XML_INPUT_FILE: /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 11:34:24 : Component_Name: meisha_mig_7series_0_0
MIG: 11:34:24 : Moving meisha_mig_7series_0_0 ...
MIG: 11:34:24 : Moving meisha_mig_7series_0_0.veo ...
MIG: 11:34:24 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 11:34:24 : Running vlog_synth_rpr.xit
MIG: 11:34:24 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 11:34:24 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:34:24 : Running simulation.xit
MIG: 11:34:24 : ################# RUNNING MIG BATCH ###################
MIG: 11:34:24 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 11:34:24 : synp_flow:  -- synthesis_mode: Other
MIG: 11:34:24 : outputDirectory: /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 11:34:24 : vivado_mode: xpg_bd
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 1
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 : isPortInterface: 0
MIG: 11:34:24 :  locked false  
MIG: 11:34:24 : HDL Language: Verilog
MIG: 11:34:24 : compInfo: false
MIG: 11:34:24 : Vivado Options xc7vx485t ffg1761 -2
MIG: 11:34:24 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 11:34:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:34:24 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 11:34:24 : I am in catch area
MIG: 11:34:24 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 11:34:33 : XML_INPUT_FILE: /home/test/vivado_prj/10.10/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 11:34:33 : Component_Name: meisha_mig_7series_0_0
MIG: 11:34:33 : Moving meisha_mig_7series_0_0 ...
MIG: 11:34:33 : Moving meisha_mig_7series_0_0.veo ...
MIG: 11:34:33 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 11:34:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:34:33 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 11:34:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:34:33 : Running implementation.xit
MIG: 11:34:33 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 11:34:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:16:53 : Running synthesis.xit
MIG: 11:16:53 : ################# RUNNING MIG BATCH ###################
MIG: 11:16:53 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 11:16:53 : synp_flow:  -- synthesis_mode: Other
MIG: 11:16:53 : outputDirectory: /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 11:16:53 : vivado_mode: xpg_bd
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 1
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 : isPortInterface: 0
MIG: 11:16:53 :  locked false  
MIG: 11:16:53 : HDL Language: Verilog
MIG: 11:16:53 : compInfo: false
MIG: 11:16:53 : Vivado Options xc7vx485t ffg1761 -2
MIG: 11:16:53 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 11:16:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:16:53 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 11:16:53 : I am in catch area
MIG: 11:16:53 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 11:17:02 : XML_INPUT_FILE: /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 11:17:02 : Component_Name: meisha_mig_7series_0_0
MIG: 11:17:02 : Moving meisha_mig_7series_0_0 ...
MIG: 11:17:02 : Moving meisha_mig_7series_0_0.veo ...
MIG: 11:17:02 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 11:21:57 : Running simulation.xit
MIG: 11:21:57 : ################# RUNNING MIG BATCH ###################
MIG: 11:21:57 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 11:21:57 : synp_flow:  -- synthesis_mode: Other
MIG: 11:21:57 : outputDirectory: /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 11:21:57 : vivado_mode: xpg_bd
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 1
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 : isPortInterface: 0
MIG: 11:21:57 :  locked false  
MIG: 11:21:57 : HDL Language: Verilog
MIG: 11:21:57 : compInfo: false
MIG: 11:21:57 : Vivado Options xc7vx485t ffg1761 -2
MIG: 11:21:57 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 11:21:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:21:57 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 11:21:57 : I am in catch area
MIG: 11:21:57 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 11:22:05 : XML_INPUT_FILE: /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 11:22:05 : Component_Name: meisha_mig_7series_0_0
MIG: 11:22:06 : Moving meisha_mig_7series_0_0 ...
MIG: 11:22:06 : Moving meisha_mig_7series_0_0.veo ...
MIG: 11:22:06 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 11:22:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:22:06 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 11:22:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:22:06 : Running implementation.xit
MIG: 11:22:06 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 11:22:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:29:55 : xml_input_file: mig_a.prj
MIG: 23:29:55 : Absolute path of xml_input_file: /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 23:29:55 : xml_input_file: mig_a.prj
MIG: 23:29:55 : Absolute path of xml_input_file: /home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 15:58:28 : Running synthesis.xit
MIG: 15:58:28 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:58:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:58:28 : Running vlog_synth_rpr.xit
MIG: 15:58:28 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:58:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:58:28 : Running simulation.xit
MIG: 15:58:28 : ################# RUNNING MIG BATCH ###################
MIG: 15:58:28 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 15:58:28 : synp_flow:  -- synthesis_mode: Other
MIG: 15:58:28 : outputDirectory: /home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 15:58:28 : vivado_mode: xpg_bd
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 1
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 : isPortInterface: 0
MIG: 15:58:28 :  locked false  
MIG: 15:58:28 : HDL Language: Verilog
MIG: 15:58:28 : compInfo: false
MIG: 15:58:28 : Vivado Options xc7vx485t ffg1761 -2
MIG: 15:58:28 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 15:58:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:58:28 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 15:58:28 : I am in catch area
MIG: 15:58:28 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 15:58:37 : XML_INPUT_FILE: /home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 15:58:37 : Component_Name: meisha_mig_7series_0_0
MIG: 15:58:37 : Moving meisha_mig_7series_0_0 ...
MIG: 15:58:37 : Moving meisha_mig_7series_0_0.veo ...
MIG: 15:58:37 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 15:58:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:58:37 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:58:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:58:37 : Running implementation.xit
MIG: 15:58:37 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 15:58:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:39:00 : Running synthesis.xit
MIG: 12:39:00 : ################# RUNNING MIG BATCH ###################
MIG: 12:39:00 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/20676/Desktop/test/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 12:39:00 : synp_flow:  -- synthesis_mode: Other
MIG: 12:39:00 : outputDirectory: c:/Users/20676/Desktop/test/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 12:39:00 : vivado_mode: xpg_bd
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 0
MIG: 12:39:00 : isPortInterface: 1
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 : isPortInterface: 0
MIG: 12:39:01 :  locked false  
MIG: 12:39:01 : HDL Language: Verilog
MIG: 12:39:01 : compInfo: false
MIG: 12:39:01 : Vivado Options xc7vx485t ffg1761 -2
MIG: 12:39:01 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 12:39:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:39:01 : xilinx_path: D:/xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 12:39:01 : I am in catch area
MIG: 12:39:01 : Running D:/xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/20676/Desktop/test/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/20676/Desktop/test/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 17:27:55 : Running synthesis.xit
MIG: 17:27:55 : ################# RUNNING MIG BATCH ###################
MIG: 17:27:55 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 17:27:55 : synp_flow:  -- synthesis_mode: Other
MIG: 17:27:55 : outputDirectory: /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 17:27:55 : vivado_mode: xpg_bd
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 1
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 : isPortInterface: 0
MIG: 17:27:55 :  locked false  
MIG: 17:27:55 : HDL Language: Verilog
MIG: 17:27:55 : compInfo: false
MIG: 17:27:55 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:27:55 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:27:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:27:55 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 17:27:55 : I am in catch area
MIG: 17:27:55 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 17:28:04 : XML_INPUT_FILE: /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 17:28:04 : Component_Name: meisha_mig_7series_0_0
MIG: 17:28:04 : Moving meisha_mig_7series_0_0 ...
MIG: 17:28:04 : Moving meisha_mig_7series_0_0.veo ...
MIG: 17:28:04 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 17:28:05 : Running vlog_synth_rpr.xit
MIG: 17:28:05 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 17:28:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:05 : Running simulation.xit
MIG: 17:28:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:28:05 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 17:28:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:28:05 : outputDirectory: /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 17:28:05 : vivado_mode: xpg_bd
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 1
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 : isPortInterface: 0
MIG: 17:28:05 :  locked false  
MIG: 17:28:05 : HDL Language: Verilog
MIG: 17:28:05 : compInfo: false
MIG: 17:28:05 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:28:05 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:28:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:28:05 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 17:28:05 : I am in catch area
MIG: 17:28:05 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 17:28:13 : XML_INPUT_FILE: /home/test/vivado_prj/25.1.06/meisha_zhenli/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 17:28:13 : Component_Name: meisha_mig_7series_0_0
MIG: 17:28:13 : Moving meisha_mig_7series_0_0 ...
MIG: 17:28:13 : Moving meisha_mig_7series_0_0.veo ...
MIG: 17:28:13 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 17:28:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:28:13 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 17:28:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:13 : Running implementation.xit
MIG: 17:28:13 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 17:28:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:11:48 : Running synthesis.xit
MIG: 10:11:48 : ################# RUNNING MIG BATCH ###################
MIG: 10:11:48 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 10:11:48 : synp_flow:  -- synthesis_mode: Other
MIG: 10:11:48 : outputDirectory: /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 10:11:48 : vivado_mode: xpg_bd
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 1
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 : isPortInterface: 0
MIG: 10:11:48 :  locked false  
MIG: 10:11:48 : HDL Language: Verilog
MIG: 10:11:48 : compInfo: false
MIG: 10:11:48 : Vivado Options xc7vx485t ffg1761 -2
MIG: 10:11:48 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 10:11:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:11:48 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 10:11:48 : I am in catch area
MIG: 10:11:48 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 10:11:57 : XML_INPUT_FILE: /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 10:11:57 : Component_Name: meisha_mig_7series_0_0
MIG: 10:11:57 : Moving meisha_mig_7series_0_0 ...
MIG: 10:11:57 : Moving meisha_mig_7series_0_0.veo ...
MIG: 10:11:57 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 10:11:57 : Running vlog_synth_rpr.xit
MIG: 10:11:57 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 10:11:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:11:57 : Running simulation.xit
MIG: 10:11:57 : ################# RUNNING MIG BATCH ###################
MIG: 10:11:57 : Writing IN file for 'meisha_mig_7series_0_0'...compDirPath: /eda/vivado2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0
MIG: 10:11:57 : synp_flow:  -- synthesis_mode: Other
MIG: 10:11:57 : outputDirectory: /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/_tmp/
MIG: 10:11:57 : vivado_mode: xpg_bd
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 1
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 : isPortInterface: 0
MIG: 10:11:57 :  locked false  
MIG: 10:11:57 : HDL Language: Verilog
MIG: 10:11:57 : compInfo: false
MIG: 10:11:57 : Vivado Options xc7vx485t ffg1761 -2
MIG: 10:11:57 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 10:11:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:11:57 : xilinx_path: /eda/vivado2016/Vivado/2016.4/ids_lite/ISE
MIG: 10:11:57 : I am in catch area
MIG: 10:11:57 : Running /eda/vivado2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.in -cg_exc_out /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/xil_txt.out ... 
MIG: 10:12:06 : XML_INPUT_FILE: /home/test/vivado_prj/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.srcs/sources_1/bd/meisha/ip/meisha_mig_7series_0_0/mig_a.prj
MIG: 10:12:06 : Component_Name: meisha_mig_7series_0_0
MIG: 10:12:06 : Moving meisha_mig_7series_0_0 ...
MIG: 10:12:06 : Moving meisha_mig_7series_0_0.veo ...
MIG: 10:12:06 : Moving meisha_mig_7series_0_0_xmdf.tcl ...
MIG: 10:12:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:12:07 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 10:12:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:12:07 : Running implementation.xit
MIG: 10:12:07 : IGN:     <ModuleName>meisha_mig_7series_0_0</ModuleName> <==>     <ModuleName>meisha_mig_7series_0_0</ModuleName> 
MIG: 10:12:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
