
// Library name: 16nm_Tests
// Cell name: 6T_SDP_BANK_Test
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
// system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
V1 (vdd! 0) vsource type=dc dc=vdd
V0 (vcc! 0) vsource type=dc dc=vcc
IBank (RA_AckT_4 RA_AckT_3 RA_AckT_2 RA_AckT_1 RA_AckT_0 RRWT_1 RRWT_0 \
        RD_AckT_7 RD_AckT_6 RD_AckT_5 RD_AckT_4 RD_AckT_3 RD_AckT_2 \
        RD_AckT_1 RD_AckT_0 ReadDataT_31 ReadDataT_30 ReadDataT_29 \
        ReadDataT_28 ReadDataT_27 ReadDataT_26 ReadDataT_25 \
        ReadDataT_24 ReadDataT_23 ReadDataT_22 ReadDataT_21 \
        ReadDataT_20 ReadDataT_19 ReadDataT_18 ReadDataT_17 \
        ReadDataT_16 ReadDataT_15 ReadDataT_14 ReadDataT_13 \
        ReadDataT_12 ReadDataT_11 ReadDataT_10 ReadDataT_9 ReadDataT_8 \
        ReadDataT_7 ReadDataT_6 ReadDataT_5 ReadDataT_4 ReadDataT_3 \
        ReadDataT_2 ReadDataT_1 ReadDataT_0 ReadAckT R_AddressT_19 \
        R_AddressT_18 R_AddressT_17 R_AddressT_16 R_AddressT_15 \
        R_AddressT_14 R_AddressT_13 R_AddressT_12 R_AddressT_11 \
        R_AddressT_10 R_AddressT_9 R_AddressT_8 R_AddressT_7 \
        R_AddressT_6 R_AddressT_5 R_AddressT_4 R_AddressT_3 \
        R_AddressT_2 R_AddressT_1 R_AddressT_0 WA_AckT_4 WA_AckT_3 \
        WA_AckT_2 WA_AckT_1 WA_AckT_0 WRWT_1 WRWT_0 WD_AckT_7 WD_AckT_6 \
        WD_AckT_5 WD_AckT_4 WD_AckT_3 WD_AckT_2 WD_AckT_1 WD_AckT_0 \
        WriteDataT_31 WriteDataT_30 WriteDataT_29 WriteDataT_28 \
        WriteDataT_27 WriteDataT_26 WriteDataT_25 WriteDataT_24 \
        WriteDataT_23 WriteDataT_22 WriteDataT_21 WriteDataT_20 \
        WriteDataT_19 WriteDataT_18 WriteDataT_17 WriteDataT_16 \
        WriteDataT_15 WriteDataT_14 WriteDataT_13 WriteDataT_12 \
        WriteDataT_11 WriteDataT_10 WriteDataT_9 WriteDataT_8 \
        WriteDataT_7 WriteDataT_6 WriteDataT_5 WriteDataT_4 \
        WriteDataT_3 WriteDataT_2 WriteDataT_1 WriteDataT_0 WriteAckT \
        W_AddressT_19 W_AddressT_18 W_AddressT_17 W_AddressT_16 \
        W_AddressT_15 W_AddressT_14 W_AddressT_13 W_AddressT_12 \
        W_AddressT_11 W_AddressT_10 W_AddressT_9 W_AddressT_8 \
        W_AddressT_7 W_AddressT_6 W_AddressT_5 W_AddressT_4 \
        W_AddressT_3 W_AddressT_2 W_AddressT_1 W_AddressT_0) _sub92
I20_19 (\~R_Address_19 R_AddressT_19) inv_1xt
I20_18 (\~R_Address_18 R_AddressT_18) inv_1xt
I20_17 (\~R_Address_17 R_AddressT_17) inv_1xt
I20_16 (\~R_Address_16 R_AddressT_16) inv_1xt
I20_15 (\~R_Address_15 R_AddressT_15) inv_1xt
I20_14 (\~R_Address_14 R_AddressT_14) inv_1xt
I20_13 (\~R_Address_13 R_AddressT_13) inv_1xt
I20_12 (\~R_Address_12 R_AddressT_12) inv_1xt
I20_11 (\~R_Address_11 R_AddressT_11) inv_1xt
I20_10 (\~R_Address_10 R_AddressT_10) inv_1xt
I20_9 (\~R_Address_9 R_AddressT_9) inv_1xt
I20_8 (\~R_Address_8 R_AddressT_8) inv_1xt
I20_7 (\~R_Address_7 R_AddressT_7) inv_1xt
I20_6 (\~R_Address_6 R_AddressT_6) inv_1xt
I20_5 (\~R_Address_5 R_AddressT_5) inv_1xt
I20_4 (\~R_Address_4 R_AddressT_4) inv_1xt
I20_3 (\~R_Address_3 R_AddressT_3) inv_1xt
I20_2 (\~R_Address_2 R_AddressT_2) inv_1xt
I20_1 (\~R_Address_1 R_AddressT_1) inv_1xt
I20_0 (\~R_Address_0 R_AddressT_0) inv_1xt
I19_1 (\~RRW_1 RRWT_1) inv_1xt
I19_0 (\~RRW_0 RRWT_0) inv_1xt
I16_4 (RA_AckT_4 \~RA_Ack_4) inv_1xt
I16_3 (RA_AckT_3 \~RA_Ack_3) inv_1xt
I16_2 (RA_AckT_2 \~RA_Ack_2) inv_1xt
I16_1 (RA_AckT_1 \~RA_Ack_1) inv_1xt
I16_0 (RA_AckT_0 \~RA_Ack_0) inv_1xt
I15 (ReadAckT \~ReadAck) inv_1xt
I13_4 (WA_AckT_4 \~WA_Ack_4) inv_1xt
I13_3 (WA_AckT_3 \~WA_Ack_3) inv_1xt
I13_2 (WA_AckT_2 \~WA_Ack_2) inv_1xt
I13_1 (WA_AckT_1 \~WA_Ack_1) inv_1xt
I13_0 (WA_AckT_0 \~WA_Ack_0) inv_1xt
I11_7 (\~RD_Ack_7 RD_AckT_7) inv_1xt
I11_6 (\~RD_Ack_6 RD_AckT_6) inv_1xt
I11_5 (\~RD_Ack_5 RD_AckT_5) inv_1xt
I11_4 (\~RD_Ack_4 RD_AckT_4) inv_1xt
I11_3 (\~RD_Ack_3 RD_AckT_3) inv_1xt
I11_2 (\~RD_Ack_2 RD_AckT_2) inv_1xt
I11_1 (\~RD_Ack_1 RD_AckT_1) inv_1xt
I11_0 (\~RD_Ack_0 RD_AckT_0) inv_1xt
I10_7 (WD_AckT_7 \~WD_Ack_7) inv_1xt
I10_6 (WD_AckT_6 \~WD_Ack_6) inv_1xt
I10_5 (WD_AckT_5 \~WD_Ack_5) inv_1xt
I10_4 (WD_AckT_4 \~WD_Ack_4) inv_1xt
I10_3 (WD_AckT_3 \~WD_Ack_3) inv_1xt
I10_2 (WD_AckT_2 \~WD_Ack_2) inv_1xt
I10_1 (WD_AckT_1 \~WD_Ack_1) inv_1xt
I10_0 (WD_AckT_0 \~WD_Ack_0) inv_1xt
I18_1 (\~WRW_1 WRWT_1) inv_1xt
I18_0 (\~WRW_0 WRWT_0) inv_1xt
I17_19 (\~W_Address_19 W_AddressT_19) inv_1xt
I17_18 (\~W_Address_18 W_AddressT_18) inv_1xt
I17_17 (\~W_Address_17 W_AddressT_17) inv_1xt
I17_16 (\~W_Address_16 W_AddressT_16) inv_1xt
I17_15 (\~W_Address_15 W_AddressT_15) inv_1xt
I17_14 (\~W_Address_14 W_AddressT_14) inv_1xt
I17_13 (\~W_Address_13 W_AddressT_13) inv_1xt
I17_12 (\~W_Address_12 W_AddressT_12) inv_1xt
I17_11 (\~W_Address_11 W_AddressT_11) inv_1xt
I17_10 (\~W_Address_10 W_AddressT_10) inv_1xt
I17_9 (\~W_Address_9 W_AddressT_9) inv_1xt
I17_8 (\~W_Address_8 W_AddressT_8) inv_1xt
I17_7 (\~W_Address_7 W_AddressT_7) inv_1xt
I17_6 (\~W_Address_6 W_AddressT_6) inv_1xt
I17_5 (\~W_Address_5 W_AddressT_5) inv_1xt
I17_4 (\~W_Address_4 W_AddressT_4) inv_1xt
I17_3 (\~W_Address_3 W_AddressT_3) inv_1xt
I17_2 (\~W_Address_2 W_AddressT_2) inv_1xt
I17_1 (\~W_Address_1 W_AddressT_1) inv_1xt
I17_0 (\~W_Address_0 W_AddressT_0) inv_1xt
I14 (WriteAckT \~WriteAck) inv_1xt
I6_31 (ReadDataT_31 \~ReadData_31) inv_1xt
I6_30 (ReadDataT_30 \~ReadData_30) inv_1xt
I6_29 (ReadDataT_29 \~ReadData_29) inv_1xt
I6_28 (ReadDataT_28 \~ReadData_28) inv_1xt
I6_27 (ReadDataT_27 \~ReadData_27) inv_1xt
I6_26 (ReadDataT_26 \~ReadData_26) inv_1xt
I6_25 (ReadDataT_25 \~ReadData_25) inv_1xt
I6_24 (ReadDataT_24 \~ReadData_24) inv_1xt
I6_23 (ReadDataT_23 \~ReadData_23) inv_1xt
I6_22 (ReadDataT_22 \~ReadData_22) inv_1xt
I6_21 (ReadDataT_21 \~ReadData_21) inv_1xt
I6_20 (ReadDataT_20 \~ReadData_20) inv_1xt
I6_19 (ReadDataT_19 \~ReadData_19) inv_1xt
I6_18 (ReadDataT_18 \~ReadData_18) inv_1xt
I6_17 (ReadDataT_17 \~ReadData_17) inv_1xt
I6_16 (ReadDataT_16 \~ReadData_16) inv_1xt
I6_15 (ReadDataT_15 \~ReadData_15) inv_1xt
I6_14 (ReadDataT_14 \~ReadData_14) inv_1xt
I6_13 (ReadDataT_13 \~ReadData_13) inv_1xt
I6_12 (ReadDataT_12 \~ReadData_12) inv_1xt
I6_11 (ReadDataT_11 \~ReadData_11) inv_1xt
I6_10 (ReadDataT_10 \~ReadData_10) inv_1xt
I6_9 (ReadDataT_9 \~ReadData_9) inv_1xt
I6_8 (ReadDataT_8 \~ReadData_8) inv_1xt
I6_7 (ReadDataT_7 \~ReadData_7) inv_1xt
I6_6 (ReadDataT_6 \~ReadData_6) inv_1xt
I6_5 (ReadDataT_5 \~ReadData_5) inv_1xt
I6_4 (ReadDataT_4 \~ReadData_4) inv_1xt
I6_3 (ReadDataT_3 \~ReadData_3) inv_1xt
I6_2 (ReadDataT_2 \~ReadData_2) inv_1xt
I6_1 (ReadDataT_1 \~ReadData_1) inv_1xt
I6_0 (ReadDataT_0 \~ReadData_0) inv_1xt
I5_31 (\~WriteData_31 WriteDataT_31) inv_1xt
I5_30 (\~WriteData_30 WriteDataT_30) inv_1xt
I5_29 (\~WriteData_29 WriteDataT_29) inv_1xt
I5_28 (\~WriteData_28 WriteDataT_28) inv_1xt
I5_27 (\~WriteData_27 WriteDataT_27) inv_1xt
I5_26 (\~WriteData_26 WriteDataT_26) inv_1xt
I5_25 (\~WriteData_25 WriteDataT_25) inv_1xt
I5_24 (\~WriteData_24 WriteDataT_24) inv_1xt
I5_23 (\~WriteData_23 WriteDataT_23) inv_1xt
I5_22 (\~WriteData_22 WriteDataT_22) inv_1xt
I5_21 (\~WriteData_21 WriteDataT_21) inv_1xt
I5_20 (\~WriteData_20 WriteDataT_20) inv_1xt
I5_19 (\~WriteData_19 WriteDataT_19) inv_1xt
I5_18 (\~WriteData_18 WriteDataT_18) inv_1xt
I5_17 (\~WriteData_17 WriteDataT_17) inv_1xt
I5_16 (\~WriteData_16 WriteDataT_16) inv_1xt
I5_15 (\~WriteData_15 WriteDataT_15) inv_1xt
I5_14 (\~WriteData_14 WriteDataT_14) inv_1xt
I5_13 (\~WriteData_13 WriteDataT_13) inv_1xt
I5_12 (\~WriteData_12 WriteDataT_12) inv_1xt
I5_11 (\~WriteData_11 WriteDataT_11) inv_1xt
I5_10 (\~WriteData_10 WriteDataT_10) inv_1xt
I5_9 (\~WriteData_9 WriteDataT_9) inv_1xt
I5_8 (\~WriteData_8 WriteDataT_8) inv_1xt
I5_7 (\~WriteData_7 WriteDataT_7) inv_1xt
I5_6 (\~WriteData_6 WriteDataT_6) inv_1xt
I5_5 (\~WriteData_5 WriteDataT_5) inv_1xt
I5_4 (\~WriteData_4 WriteDataT_4) inv_1xt
I5_3 (\~WriteData_3 WriteDataT_3) inv_1xt
I5_2 (\~WriteData_2 WriteDataT_2) inv_1xt
I5_1 (\~WriteData_1 WriteDataT_1) inv_1xt
I5_0 (\~WriteData_0 WriteDataT_0) inv_1xt
// BEGIN Hierarchical Interface Elements
_ie99864 (\~W_Address_9 0) d2a src="99864" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99865 (\~W_Address_14 0) d2a src="99865" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99866 (\~WriteData_1 0) d2a src="99866" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99867 (\~WD_Ack_2 0) a2d dest="99867" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99868 (\~WRW_1 0) d2a src="99868" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99869 (\~WD_Ack_3 0) a2d dest="99869" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99870 (\~WD_Ack_4 0) a2d dest="99870" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99871 (\~W_Address_17 0) d2a src="99871" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99872 (\~ReadData_12 0) a2d dest="99872" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99873 (\~ReadData_15 0) a2d dest="99873" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99874 (\~WriteData_2 0) d2a src="99874" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99875 (\~RD_Ack_1 0) d2a src="99875" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99876 (\~WriteAck 0) a2d dest="99876" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99877 (\~WriteData_5 0) d2a src="99877" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99878 (\~RD_Ack_2 0) d2a src="99878" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99879 (\~WD_Ack_5 0) a2d dest="99879" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99880 (\~W_Address_7 0) d2a src="99880" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99881 (\~W_Address_8 0) d2a src="99881" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99882 (\~W_Address_11 0) d2a src="99882" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99883 (\~R_Address_2 0) d2a src="99883" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99884 (\~WriteData_9 0) d2a src="99884" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99885 (\~WD_Ack_6 0) a2d dest="99885" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99886 (\~ReadData_0 0) a2d dest="99886" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99887 (\~ReadData_1 0) a2d dest="99887" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99888 (\~ReadData_2 0) a2d dest="99888" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99889 (\~R_Address_3 0) d2a src="99889" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99890 (\~R_Address_6 0) d2a src="99890" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99891 (\~WriteData_6 0) d2a src="99891" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99892 (\~W_Address_19 0) d2a src="99892" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99893 (\~R_Address_0 0) d2a src="99893" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99894 (\~WriteData_15 0) d2a src="99894" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99895 (\~W_Address_1 0) d2a src="99895" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99896 (\~RA_Ack_3 0) a2d dest="99896" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99897 (\~ReadData_3 0) a2d dest="99897" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99898 (\~RD_Ack_7 0) d2a src="99898" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99899 (\~WD_Ack_7 0) a2d dest="99899" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99900 (\~R_Address_17 0) d2a src="99900" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99901 (\~ReadData_23 0) a2d dest="99901" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99902 (\~WA_Ack_4 0) a2d dest="99902" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99903 (\~ReadData_18 0) a2d dest="99903" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99904 (\~ReadData_24 0) a2d dest="99904" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99905 (\~WriteData_24 0) d2a src="99905" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99906 (\~WD_Ack_0 0) a2d dest="99906" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99907 (\~ReadData_25 0) a2d dest="99907" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99908 (\~R_Address_18 0) d2a src="99908" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99909 (\~R_Address_19 0) d2a src="99909" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99910 (\~WD_Ack_1 0) a2d dest="99910" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99911 (\~R_Address_16 0) d2a src="99911" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99912 (\~ReadData_6 0) a2d dest="99912" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99913 (\~WriteData_3 0) d2a src="99913" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99914 (\~ReadData_5 0) a2d dest="99914" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99915 (\~ReadData_26 0) a2d dest="99915" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99916 (\~WriteData_4 0) d2a src="99916" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99917 (\~ReadData_22 0) a2d dest="99917" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99918 (\~RRW_0 0) d2a src="99918" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99919 (\~ReadData_13 0) a2d dest="99919" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99920 (\~R_Address_1 0) d2a src="99920" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99921 (\~WriteData_7 0) d2a src="99921" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99922 (\~WriteData_11 0) d2a src="99922" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99923 (\~WriteData_13 0) d2a src="99923" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99924 (\~WriteData_19 0) d2a src="99924" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99925 (\~WriteData_8 0) d2a src="99925" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99926 (\~WriteData_23 0) d2a src="99926" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99927 (\~RRW_1 0) d2a src="99927" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99928 (\~ReadData_4 0) a2d dest="99928" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99929 (\~RD_Ack_6 0) d2a src="99929" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99930 (\~ReadData_29 0) a2d dest="99930" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99931 (\~ReadData_7 0) a2d dest="99931" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99932 (\~R_Address_9 0) d2a src="99932" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99933 (\~WA_Ack_1 0) a2d dest="99933" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99934 (\~ReadData_8 0) a2d dest="99934" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99935 (\~ReadData_27 0) a2d dest="99935" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99936 (\~R_Address_8 0) d2a src="99936" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99937 (\~R_Address_4 0) d2a src="99937" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99938 (\~WriteData_17 0) d2a src="99938" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99939 (\~R_Address_5 0) d2a src="99939" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99940 (\~R_Address_7 0) d2a src="99940" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99941 (\~WriteData_30 0) d2a src="99941" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99942 (\~ReadData_14 0) a2d dest="99942" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99943 (\~R_Address_11 0) d2a src="99943" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99944 (\~WriteData_14 0) d2a src="99944" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99945 (\~WriteData_20 0) d2a src="99945" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99946 (\~WriteData_21 0) d2a src="99946" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99947 (\~WriteData_22 0) d2a src="99947" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99948 (\~WriteData_18 0) d2a src="99948" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99949 (\~WriteData_12 0) d2a src="99949" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99950 (\~WriteData_25 0) d2a src="99950" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99951 (\~R_Address_12 0) d2a src="99951" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99952 (\~WriteData_26 0) d2a src="99952" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99953 (\~WriteData_27 0) d2a src="99953" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99954 (\~WriteData_28 0) d2a src="99954" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99955 (\~WRW_0 0) d2a src="99955" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99956 (\~WriteData_31 0) d2a src="99956" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99957 (\~ReadData_9 0) a2d dest="99957" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99958 (\~ReadData_10 0) a2d dest="99958" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99959 (\~R_Address_15 0) d2a src="99959" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99960 (\~R_Address_13 0) d2a src="99960" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99961 (\~R_Address_14 0) d2a src="99961" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99962 (\~WA_Ack_2 0) a2d dest="99962" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99963 (\~W_Address_15 0) d2a src="99963" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99964 (\~W_Address_4 0) d2a src="99964" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99965 (\~W_Address_18 0) d2a src="99965" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99966 (\~ReadData_11 0) a2d dest="99966" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99967 (\~W_Address_16 0) d2a src="99967" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99968 (\~W_Address_0 0) d2a src="99968" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99969 (\~RD_Ack_4 0) d2a src="99969" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99970 (\~ReadData_21 0) a2d dest="99970" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99971 (\~ReadData_17 0) a2d dest="99971" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99972 (\~WA_Ack_3 0) a2d dest="99972" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99973 (\~RD_Ack_3 0) d2a src="99973" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99974 (\~ReadData_20 0) a2d dest="99974" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99975 (\~R_Address_10 0) d2a src="99975" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99976 (\~WriteData_29 0) d2a src="99976" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99977 (\~W_Address_2 0) d2a src="99977" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99978 (\~RD_Ack_0 0) d2a src="99978" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99979 (\~ReadData_28 0) a2d dest="99979" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99980 (\~W_Address_3 0) d2a src="99980" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99981 (\~ReadData_30 0) a2d dest="99981" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99982 (\~W_Address_10 0) d2a src="99982" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99983 (\~RA_Ack_0 0) a2d dest="99983" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99984 (\~RA_Ack_4 0) a2d dest="99984" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99985 (\~W_Address_5 0) d2a src="99985" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99986 (\~RD_Ack_5 0) d2a src="99986" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99987 (\~W_Address_6 0) d2a src="99987" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99988 (\~ReadData_31 0) a2d dest="99988" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99989 (\~ReadData_19 0) a2d dest="99989" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99990 (\~ReadData_16 0) a2d dest="99990" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99991 (\~ReadAck 0) a2d dest="99991" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99992 (\~WriteData_0 0) d2a src="99992" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99993 (\~WriteData_10 0) d2a src="99993" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99994 (\~RA_Ack_1 0) a2d dest="99994" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99995 (\~W_Address_13 0) d2a src="99995" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99996 (\~WriteData_16 0) d2a src="99996" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99997 (\~W_Address_12 0) d2a src="99997" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99998 (\~RA_Ack_2 0) a2d dest="99998" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99999 (\~WA_Ack_0 0) a2d dest="99999" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
// END Hierarchical Interface Elements
