<stg><name>dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 128, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %data_5_val6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_5_val6

]]></Node>
<StgValue><ssdm name="data_5_val6_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %data_4_val5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_4_val5

]]></Node>
<StgValue><ssdm name="data_4_val5_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:3 %data_3_val4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_3_val4

]]></Node>
<StgValue><ssdm name="data_3_val4_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:4 %data_2_val3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_2_val3

]]></Node>
<StgValue><ssdm name="data_2_val3_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:5 %data_1_val2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_1_val2

]]></Node>
<StgValue><ssdm name="data_1_val2_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:6 %data_0_val1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_0_val1

]]></Node>
<StgValue><ssdm name="data_0_val1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6">
<![CDATA[
entry:7 %res = call i12 @dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>, i6 %data_0_val1_read, i6 %data_1_val2_read, i6 %data_2_val3_read, i6 %data_3_val4_read, i6 %data_4_val5_read, i6 %data_5_val6_read

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="12">
<![CDATA[
entry:8 %ret_ln18 = ret i12 %res

]]></Node>
<StgValue><ssdm name="ret_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
