INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/sources_1/new/sevenSegment1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegment1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/sim_1/new/sevenSegTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegTestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
