{
  "cells": [
    {
      "cell_type": "markdown",
      "id": "13e8a874",
      "metadata": {},
      "source": [
        "# Chapter 4.2"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "2eeba4de",
      "metadata": {},
      "source": [
        "## Case Statements\n",
        "Case statements provide a cleaner alternative to multiple if-else statements when comparing a single expression against multiple values."
      ]
    },
    {
      "cell_type": "markdown",
      "id": "6ff465d9",
      "metadata": {},
      "source": [
        "## case Statement\n",
        "\n",
        "The standard `case` statement performs exact matching including X and Z values.\n",
        "\n",
        "```systemverilog\n",
        "case (expression)\n",
        "    value1: statement1;\n",
        "    value2: statement2;\n",
        "    value3, value4: statement3; // Multiple values\n",
        "    default: default_statement;\n",
        "endcase\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "cfef86f6",
      "metadata": {},
      "source": [
        "### Example 3: ALU Design"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 4,
      "id": "dd210bca",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// alu.sv\n",
              "module alu(\n",
              "    input logic [3:0] opcode,\n",
              "    input logic [7:0] a, b,\n",
              "    output logic [7:0] result,\n",
              "    output logic zero\n",
              ");\n",
              "    always_comb begin\n",
              "        case (opcode)\n",
              "            4'b0000: result = a + b;        // ADD\n",
              "            4'b0001: result = a - b;        // SUB\n",
              "            4'b0010: result = a & b;        // AND\n",
              "            4'b0011: result = a | b;        // OR\n",
              "            4'b0100: result = a ^ b;        // XOR\n",
              "            4'b0101: result = ~a;           // NOT\n",
              "            4'b0110: result = a << 1;       // Shift left\n",
              "            4'b0111: result = a >> 1;       // Shift right\n",
              "            default: result = 8'h00;\n",
              "        endcase\n",
              "        \n",
              "        zero = (result == 8'h00);\n",
              "    end\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// alu_testbench.sv\n",
              "module alu_testbench;  // Testbench module\n",
              "    \n",
              "    // Testbench signals\n",
              "    logic [3:0] opcode;\n",
              "    logic [7:0] a, b;\n",
              "    logic [7:0] result;\n",
              "    logic zero;\n",
              "    \n",
              "    // Test counters\n",
              "    integer test_count = 0;\n",
              "    integer pass_count = 0;\n",
              "    \n",
              "    // ALU operation names for display\n",
              "    string op_names[8] = '{\n",
              "        \"ADD\", \"SUB\", \"AND\", \"OR\", \"XOR\", \"NOT\", \"SHL\", \"SHR\"\n",
              "    };\n",
              "    \n",
              "    // Instantiate design under test\n",
              "    alu DUT (\n",
              "        .opcode(opcode),\n",
              "        .a(a),\n",
              "        .b(b),\n",
              "        .result(result),\n",
              "        .zero(zero)\n",
              "    );\n",
              "\n",
              "    // Task to run a test case\n",
              "    task run_test(\n",
              "        input [3:0] test_opcode,\n",
              "        input [7:0] test_a, test_b,\n",
              "        input [7:0] expected_result,\n",
              "        input expected_zero,\n",
              "        input string test_description\n",
              "    );\n",
              "        test_count++;\n",
              "        opcode = test_opcode;\n",
              "        a = test_a;\n",
              "        b = test_b;\n",
              "        #1; // Wait for combinational logic to settle\n",
              "        \n",
              "        $display(\"Test %0d: %s\", test_count, test_description);\n",
              "        if (test_opcode <= 4'b0111) begin\n",
              "            $display(\"  Operation: %s (opcode=4'b%04b)\", op_names[test_opcode[2:0]], test_opcode);\n",
              "        end else begin\n",
              "            $display(\"  Operation: INVALID (opcode=4'b%04b)\", test_opcode);\n",
              "        end\n",
              "        $display(\"  Inputs: a=8'h%02h (%0d), b=8'h%02h (%0d)\", a, a, b, b);\n",
              "        $display(\"  Result: 8'h%02h (%0d), zero=%b\", result, result, zero);\n",
              "        $display(\"  Expected: 8'h%02h (%0d), zero=%b\", expected_result, expected_result, expected_zero);\n",
              "        \n",
              "        if (result == expected_result && zero == expected_zero) begin\n",
              "            $display(\"PASS\");\n",
              "            pass_count++;\n",
              "        end else begin\n",
              "            $display(\"FAIL\");\n",
              "            $error(\"Test %0d failed: Expected result=8'h%02h, zero=%b, got result=8'h%02h, zero=%b\", \n",
              "                   test_count, expected_result, expected_zero, result, zero);\n",
              "        end\n",
              "        $display();\n",
              "    endtask\n",
              "\n",
              "    initial begin\n",
              "        // Dump waves\n",
              "        $dumpfile(\"alu_testbench.vcd\");       // Specify the VCD file\n",
              "        $dumpvars(0, alu_testbench);          // Dump all variables in the test module\n",
              "        \n",
              "        $display();\n",
              "        $display(\"Hello from testbench!\");\n",
              "        $display(\"Starting ALU Tests\");\n",
              "        $display(\"==================\");\n",
              "        $display(\"8-bit ALU with 4-bit opcode\");\n",
              "        $display(\"Operations: ADD(0), SUB(1), AND(2), OR(3), XOR(4), NOT(5), SHL(6), SHR(7)\");\n",
              "        $display(\"Zero flag indicates when result equals 0\");\n",
              "        $display();\n",
              "\n",
              "        // Test 1: ADD operations\n",
              "        run_test(4'b0000, 8'h0F, 8'h10, 8'h1F, 1'b0, \"ADD: 15 + 16 = 31\");\n",
              "        run_test(4'b0000, 8'hFF, 8'h01, 8'h00, 1'b1, \"ADD: 255 + 1 = 0 (overflow, zero flag set)\");\n",
              "        run_test(4'b0000, 8'h00, 8'h00, 8'h00, 1'b1, \"ADD: 0 + 0 = 0 (zero flag set)\");\n",
              "        run_test(4'b0000, 8'h7F, 8'h7F, 8'hFE, 1'b0, \"ADD: 127 + 127 = 254\");\n",
              "\n",
              "        // Test 2: SUB operations\n",
              "        run_test(4'b0001, 8'h20, 8'h10, 8'h10, 1'b0, \"SUB: 32 - 16 = 16\");\n",
              "        run_test(4'b0001, 8'h10, 8'h10, 8'h00, 1'b1, \"SUB: 16 - 16 = 0 (zero flag set)\");\n",
              "        run_test(4'b0001, 8'h10, 8'h20, 8'hF0, 1'b0, \"SUB: 16 - 32 = -16 (underflow)\");\n",
              "        run_test(4'b0001, 8'hFF, 8'h01, 8'hFE, 1'b0, \"SUB: 255 - 1 = 254\");\n",
              "\n",
              "        // Test 3: AND operations\n",
              "        run_test(4'b0010, 8'hFF, 8'hAA, 8'hAA, 1'b0, \"AND: 0xFF & 0xAA = 0xAA\");\n",
              "        run_test(4'b0010, 8'hF0, 8'h0F, 8'h00, 1'b1, \"AND: 0xF0 & 0x0F = 0x00 (zero flag set)\");\n",
              "        run_test(4'b0010, 8'hFF, 8'hFF, 8'hFF, 1'b0, \"AND: 0xFF & 0xFF = 0xFF\");\n",
              "        run_test(4'b0010, 8'h55, 8'hAA, 8'h00, 1'b1, \"AND: 0x55 & 0xAA = 0x00\");\n",
              "\n",
              "        // Test 4: OR operations\n",
              "        run_test(4'b0011, 8'hF0, 8'h0F, 8'hFF, 1'b0, \"OR: 0xF0 | 0x0F = 0xFF\");\n",
              "        run_test(4'b0011, 8'h00, 8'h00, 8'h00, 1'b1, \"OR: 0x00 | 0x00 = 0x00 (zero flag set)\");\n",
              "        run_test(4'b0011, 8'h55, 8'hAA, 8'hFF, 1'b0, \"OR: 0x55 | 0xAA = 0xFF\");\n",
              "        run_test(4'b0011, 8'h12, 8'h34, 8'h36, 1'b0, \"OR: 0x12 | 0x34 = 0x36\");\n",
              "\n",
              "        // Test 5: XOR operations\n",
              "        run_test(4'b0100, 8'hFF, 8'hFF, 8'h00, 1'b1, \"XOR: 0xFF ^ 0xFF = 0x00 (zero flag set)\");\n",
              "        run_test(4'b0100, 8'h55, 8'hAA, 8'hFF, 1'b0, \"XOR: 0x55 ^ 0xAA = 0xFF\");\n",
              "        run_test(4'b0100, 8'hF0, 8'h0F, 8'hFF, 1'b0, \"XOR: 0xF0 ^ 0x0F = 0xFF\");\n",
              "        run_test(4'b0100, 8'h12, 8'h12, 8'h00, 1'b1, \"XOR: 0x12 ^ 0x12 = 0x00\");\n",
              "\n",
              "        // Test 6: NOT operations (b input ignored)\n",
              "        run_test(4'b0101, 8'hFF, 8'h00, 8'h00, 1'b1, \"NOT: ~0xFF = 0x00 (zero flag set)\");\n",
              "        run_test(4'b0101, 8'h00, 8'hFF, 8'hFF, 1'b0, \"NOT: ~0x00 = 0xFF\");\n",
              "        run_test(4'b0101, 8'hAA, 8'h00, 8'h55, 1'b0, \"NOT: ~0xAA = 0x55\");\n",
              "        run_test(4'b0101, 8'hF0, 8'h00, 8'h0F, 1'b0, \"NOT: ~0xF0 = 0x0F\");\n",
              "\n",
              "        // Test 7: Shift Left operations (b input ignored)\n",
              "        run_test(4'b0110, 8'h01, 8'h00, 8'h02, 1'b0, \"SHL: 0x01 << 1 = 0x02\");\n",
              "        run_test(4'b0110, 8'h80, 8'h00, 8'h00, 1'b1, \"SHL: 0x80 << 1 = 0x00 (MSB lost, zero flag set)\");\n",
              "        run_test(4'b0110, 8'h55, 8'h00, 8'hAA, 1'b0, \"SHL: 0x55 << 1 = 0xAA\");\n",
              "        run_test(4'b0110, 8'h7F, 8'h00, 8'hFE, 1'b0, \"SHL: 0x7F << 1 = 0xFE\");\n",
              "\n",
              "        // Test 8: Shift Right operations (b input ignored)\n",
              "        run_test(4'b0111, 8'h02, 8'h00, 8'h01, 1'b0, \"SHR: 0x02 >> 1 = 0x01\");\n",
              "        run_test(4'b0111, 8'h01, 8'h00, 8'h00, 1'b1, \"SHR: 0x01 >> 1 = 0x00 (LSB lost, zero flag set)\");\n",
              "        run_test(4'b0111, 8'hAA, 8'h00, 8'h55, 1'b0, \"SHR: 0xAA >> 1 = 0x55\");\n",
              "        run_test(4'b0111, 8'hFE, 8'h00, 8'h7F, 1'b0, \"SHR: 0xFE >> 1 = 0x7F\");\n",
              "\n",
              "        // Test 9: Invalid opcodes (default case)\n",
              "        run_test(4'b1000, 8'hFF, 8'hFF, 8'h00, 1'b1, \"Invalid opcode 8 -> default result 0x00\");\n",
              "        run_test(4'b1111, 8'hAA, 8'h55, 8'h00, 1'b1, \"Invalid opcode 15 -> default result 0x00\");\n",
              "\n",
              "        // Test 10: Edge cases\n",
              "        run_test(4'b0000, 8'h80, 8'h80, 8'h00, 1'b1, \"ADD edge: 0x80 + 0x80 = 0x00 (overflow)\");\n",
              "        run_test(4'b0001, 8'h00, 8'h01, 8'hFF, 1'b0, \"SUB edge: 0x00 - 0x01 = 0xFF (underflow)\");\n",
              "\n",
              "        // Summary\n",
              "        $display(\"Test Summary:\");\n",
              "        $display(\"============\");\n",
              "        $display(\"Total tests: %0d\", test_count);\n",
              "        $display(\"Passed: %0d\", pass_count);\n",
              "        $display(\"Failed: %0d\", test_count - pass_count);\n",
              "        \n",
              "        if (pass_count == test_count) begin\n",
              "            $display(\"ALL TESTS PASSED!\");\n",
              "        end else begin\n",
              "            $display(\"Some tests failed. Please review.\");\n",
              "        end\n",
              "        \n",
              "        $display();\n",
              "        $display(\"ALU Testing Complete!\");\n",
              "        $display(\"====================\");\n",
              "        $display();\n",
              "        \n",
              "        $finish;  // End simulation\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "\n",
            "Hello from testbench!\n",
            "Starting ALU Tests\n",
            "==================\n",
            "8-bit ALU with 4-bit opcode\n",
            "Operations: ADD(0), SUB(1), AND(2), OR(3), XOR(4), NOT(5), SHL(6), SHR(7)\n",
            "Zero flag indicates when result equals 0\n",
            "\n",
            "Test 1: ADD: 15 + 16 = 31\n",
            "  Operation: ADD (opcode=4'b0000)\n",
            "  Inputs: a=8'h0f (15), b=8'h10 (16)\n",
            "  Result: 8'h1f (31), zero=0\n",
            "  Expected: 8'h1f (31), zero=0\n",
            "PASS\n",
            "\n",
            "Test 2: ADD: 255 + 1 = 0 (overflow, zero flag set)\n",
            "  Operation: ADD (opcode=4'b0000)\n",
            "  Inputs: a=8'hff (255), b=8'h01 (1)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 3: ADD: 0 + 0 = 0 (zero flag set)\n",
            "  Operation: ADD (opcode=4'b0000)\n",
            "  Inputs: a=8'h00 (0), b=8'h00 (0)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 4: ADD: 127 + 127 = 254\n",
            "  Operation: ADD (opcode=4'b0000)\n",
            "  Inputs: a=8'h7f (127), b=8'h7f (127)\n",
            "  Result: 8'hfe (254), zero=0\n",
            "  Expected: 8'hfe (254), zero=0\n",
            "PASS\n",
            "\n",
            "Test 5: SUB: 32 - 16 = 16\n",
            "  Operation: SUB (opcode=4'b0001)\n",
            "  Inputs: a=8'h20 (32), b=8'h10 (16)\n",
            "  Result: 8'h10 (16), zero=0\n",
            "  Expected: 8'h10 (16), zero=0\n",
            "PASS\n",
            "\n",
            "Test 6: SUB: 16 - 16 = 0 (zero flag set)\n",
            "  Operation: SUB (opcode=4'b0001)\n",
            "  Inputs: a=8'h10 (16), b=8'h10 (16)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 7: SUB: 16 - 32 = -16 (underflow)\n",
            "  Operation: SUB (opcode=4'b0001)\n",
            "  Inputs: a=8'h10 (16), b=8'h20 (32)\n",
            "  Result: 8'hf0 (240), zero=0\n",
            "  Expected: 8'hf0 (240), zero=0\n",
            "PASS\n",
            "\n",
            "Test 8: SUB: 255 - 1 = 254\n",
            "  Operation: SUB (opcode=4'b0001)\n",
            "  Inputs: a=8'hff (255), b=8'h01 (1)\n",
            "  Result: 8'hfe (254), zero=0\n",
            "  Expected: 8'hfe (254), zero=0\n",
            "PASS\n",
            "\n",
            "Test 9: AND: 0xFF & 0xAA = 0xAA\n",
            "  Operation: AND (opcode=4'b0010)\n",
            "  Inputs: a=8'hff (255), b=8'haa (170)\n",
            "  Result: 8'haa (170), zero=0\n",
            "  Expected: 8'haa (170), zero=0\n",
            "PASS\n",
            "\n",
            "Test 10: AND: 0xF0 & 0x0F = 0x00 (zero flag set)\n",
            "  Operation: AND (opcode=4'b0010)\n",
            "  Inputs: a=8'hf0 (240), b=8'h0f (15)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 11: AND: 0xFF & 0xFF = 0xFF\n",
            "  Operation: AND (opcode=4'b0010)\n",
            "  Inputs: a=8'hff (255), b=8'hff (255)\n",
            "  Result: 8'hff (255), zero=0\n",
            "  Expected: 8'hff (255), zero=0\n",
            "PASS\n",
            "\n",
            "Test 12: AND: 0x55 & 0xAA = 0x00\n",
            "  Operation: AND (opcode=4'b0010)\n",
            "  Inputs: a=8'h55 (85), b=8'haa (170)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 13: OR: 0xF0 | 0x0F = 0xFF\n",
            "  Operation: OR (opcode=4'b0011)\n",
            "  Inputs: a=8'hf0 (240), b=8'h0f (15)\n",
            "  Result: 8'hff (255), zero=0\n",
            "  Expected: 8'hff (255), zero=0\n",
            "PASS\n",
            "\n",
            "Test 14: OR: 0x00 | 0x00 = 0x00 (zero flag set)\n",
            "  Operation: OR (opcode=4'b0011)\n",
            "  Inputs: a=8'h00 (0), b=8'h00 (0)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 15: OR: 0x55 | 0xAA = 0xFF\n",
            "  Operation: OR (opcode=4'b0011)\n",
            "  Inputs: a=8'h55 (85), b=8'haa (170)\n",
            "  Result: 8'hff (255), zero=0\n",
            "  Expected: 8'hff (255), zero=0\n",
            "PASS\n",
            "\n",
            "Test 16: OR: 0x12 | 0x34 = 0x36\n",
            "  Operation: OR (opcode=4'b0011)\n",
            "  Inputs: a=8'h12 (18), b=8'h34 (52)\n",
            "  Result: 8'h36 (54), zero=0\n",
            "  Expected: 8'h36 (54), zero=0\n",
            "PASS\n",
            "\n",
            "Test 17: XOR: 0xFF ^ 0xFF = 0x00 (zero flag set)\n",
            "  Operation: XOR (opcode=4'b0100)\n",
            "  Inputs: a=8'hff (255), b=8'hff (255)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 18: XOR: 0x55 ^ 0xAA = 0xFF\n",
            "  Operation: XOR (opcode=4'b0100)\n",
            "  Inputs: a=8'h55 (85), b=8'haa (170)\n",
            "  Result: 8'hff (255), zero=0\n",
            "  Expected: 8'hff (255), zero=0\n",
            "PASS\n",
            "\n",
            "Test 19: XOR: 0xF0 ^ 0x0F = 0xFF\n",
            "  Operation: XOR (opcode=4'b0100)\n",
            "  Inputs: a=8'hf0 (240), b=8'h0f (15)\n",
            "  Result: 8'hff (255), zero=0\n",
            "  Expected: 8'hff (255), zero=0\n",
            "PASS\n",
            "\n",
            "Test 20: XOR: 0x12 ^ 0x12 = 0x00\n",
            "  Operation: XOR (opcode=4'b0100)\n",
            "  Inputs: a=8'h12 (18), b=8'h12 (18)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 21: NOT: ~0xFF = 0x00 (zero flag set)\n",
            "  Operation: NOT (opcode=4'b0101)\n",
            "  Inputs: a=8'hff (255), b=8'h00 (0)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 22: NOT: ~0x00 = 0xFF\n",
            "  Operation: NOT (opcode=4'b0101)\n",
            "  Inputs: a=8'h00 (0), b=8'hff (255)\n",
            "  Result: 8'hff (255), zero=0\n",
            "  Expected: 8'hff (255), zero=0\n",
            "PASS\n",
            "\n",
            "Test 23: NOT: ~0xAA = 0x55\n",
            "  Operation: NOT (opcode=4'b0101)\n",
            "  Inputs: a=8'haa (170), b=8'h00 (0)\n",
            "  Result: 8'h55 (85), zero=0\n",
            "  Expected: 8'h55 (85), zero=0\n",
            "PASS\n",
            "\n",
            "Test 24: NOT: ~0xF0 = 0x0F\n",
            "  Operation: NOT (opcode=4'b0101)\n",
            "  Inputs: a=8'hf0 (240), b=8'h00 (0)\n",
            "  Result: 8'h0f (15), zero=0\n",
            "  Expected: 8'h0f (15), zero=0\n",
            "PASS\n",
            "\n",
            "Test 25: SHL: 0x01 << 1 = 0x02\n",
            "  Operation: SHL (opcode=4'b0110)\n",
            "  Inputs: a=8'h01 (1), b=8'h00 (0)\n",
            "  Result: 8'h02 (2), zero=0\n",
            "  Expected: 8'h02 (2), zero=0\n",
            "PASS\n",
            "\n",
            "Test 26: SHL: 0x80 << 1 = 0x00 (MSB lost, zero flag set)\n",
            "  Operation: SHL (opcode=4'b0110)\n",
            "  Inputs: a=8'h80 (128), b=8'h00 (0)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 27: SHL: 0x55 << 1 = 0xAA\n",
            "  Operation: SHL (opcode=4'b0110)\n",
            "  Inputs: a=8'h55 (85), b=8'h00 (0)\n",
            "  Result: 8'haa (170), zero=0\n",
            "  Expected: 8'haa (170), zero=0\n",
            "PASS\n",
            "\n",
            "Test 28: SHL: 0x7F << 1 = 0xFE\n",
            "  Operation: SHL (opcode=4'b0110)\n",
            "  Inputs: a=8'h7f (127), b=8'h00 (0)\n",
            "  Result: 8'hfe (254), zero=0\n",
            "  Expected: 8'hfe (254), zero=0\n",
            "PASS\n",
            "\n",
            "Test 29: SHR: 0x02 >> 1 = 0x01\n",
            "  Operation: SHR (opcode=4'b0111)\n",
            "  Inputs: a=8'h02 (2), b=8'h00 (0)\n",
            "  Result: 8'h01 (1), zero=0\n",
            "  Expected: 8'h01 (1), zero=0\n",
            "PASS\n",
            "\n",
            "Test 30: SHR: 0x01 >> 1 = 0x00 (LSB lost, zero flag set)\n",
            "  Operation: SHR (opcode=4'b0111)\n",
            "  Inputs: a=8'h01 (1), b=8'h00 (0)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 31: SHR: 0xAA >> 1 = 0x55\n",
            "  Operation: SHR (opcode=4'b0111)\n",
            "  Inputs: a=8'haa (170), b=8'h00 (0)\n",
            "  Result: 8'h55 (85), zero=0\n",
            "  Expected: 8'h55 (85), zero=0\n",
            "PASS\n",
            "\n",
            "Test 32: SHR: 0xFE >> 1 = 0x7F\n",
            "  Operation: SHR (opcode=4'b0111)\n",
            "  Inputs: a=8'hfe (254), b=8'h00 (0)\n",
            "  Result: 8'h7f (127), zero=0\n",
            "  Expected: 8'h7f (127), zero=0\n",
            "PASS\n",
            "\n",
            "Test 33: Invalid opcode 8 -> default result 0x00\n",
            "  Operation: INVALID (opcode=4'b1000)\n",
            "  Inputs: a=8'hff (255), b=8'hff (255)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 34: Invalid opcode 15 -> default result 0x00\n",
            "  Operation: INVALID (opcode=4'b1111)\n",
            "  Inputs: a=8'haa (170), b=8'h55 (85)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 35: ADD edge: 0x80 + 0x80 = 0x00 (overflow)\n",
            "  Operation: ADD (opcode=4'b0000)\n",
            "  Inputs: a=8'h80 (128), b=8'h80 (128)\n",
            "  Result: 8'h00 (0), zero=1\n",
            "  Expected: 8'h00 (0), zero=1\n",
            "PASS\n",
            "\n",
            "Test 36: SUB edge: 0x00 - 0x01 = 0xFF (underflow)\n",
            "  Operation: SUB (opcode=4'b0001)\n",
            "  Inputs: a=8'h00 (0), b=8'h01 (1)\n",
            "  Result: 8'hff (255), zero=0\n",
            "  Expected: 8'hff (255), zero=0\n",
            "PASS\n",
            "\n",
            "Test Summary:\n",
            "============\n",
            "Total tests: 36\n",
            "Passed: 36\n",
            "Failed: 0\n",
            "ALL TESTS PASSED!\n",
            "\n",
            "ALU Testing Complete!\n",
            "====================\n",
            "\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_3__alu/obj_dir directory...\n",
            "Chapter_4_examples/example_3__alu/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 4,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_3__alu/\"\n",
        "files = [\"alu.sv\", \"alu_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "4d1471a5",
      "metadata": {},
      "source": [
        "## casex Statement\n",
        "\n",
        "`casex` treats X and Z as don't-care values in both the case expression and case items.\n",
        "\n",
        "```systemverilog\n",
        "casex (data)\n",
        "    4'b1???: // Matches any 4-bit value starting with 1\n",
        "        result = \"starts_with_1\";\n",
        "    4'b?1??: // Matches any 4-bit value with second bit as 1\n",
        "        result = \"second_bit_1\";\n",
        "    default:\n",
        "        result = \"other\";\n",
        "endcase\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "2efc9871",
      "metadata": {},
      "source": [
        "### Example 4: Instruction Decoder"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 5,
      "id": "6834816f",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// instruction_decoder.sv\n",
              "module instruction_decoder(\n",
              "    input logic [7:0] instruction,\n",
              "    output logic [2:0] op_type\n",
              ");\n",
              "    always_comb begin\n",
              "        /* verilator lint_off CASEX */\n",
              "        casex (instruction)\n",
              "            8'b000?????: op_type = 3'b001;  // Load instructions\n",
              "            8'b001?????: op_type = 3'b010;  // Store instructions\n",
              "            8'b010?????: op_type = 3'b011;  // Arithmetic\n",
              "            8'b011?????: op_type = 3'b100;  // Logic\n",
              "            8'b1???????: op_type = 3'b101;  // Branch\n",
              "            default:     op_type = 3'b000;  // NOP\n",
              "        endcase\n",
              "        /* verilator lint_on CASEX */\n",
              "    end\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// instruction_decoder_testbench.sv\n",
              "module instruction_decoder_testbench;\n",
              "    // Testbench signals\n",
              "    logic [7:0] instruction;\n",
              "    logic [2:0] op_type;\n",
              "    \n",
              "    // Instantiate the design under test\n",
              "    instruction_decoder DUT (\n",
              "        .instruction(instruction),\n",
              "        .op_type(op_type)\n",
              "    );\n",
              "    \n",
              "    // Test stimulus\n",
              "    initial begin\n",
              "        // Dump waves\n",
              "        $dumpfile(\"instruction_decoder_testbench.vcd\");\n",
              "        $dumpvars(0, instruction_decoder_testbench);\n",
              "        \n",
              "        $display(\"Starting Instruction Decoder Test\");\n",
              "        $display(\"=====================================\");\n",
              "        $display();\n",
              "        \n",
              "        // Test Load instructions (000?????)\n",
              "        instruction = 8'b00000000; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 001 - Load)\", instruction, op_type);\n",
              "        instruction = 8'b00011111; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 001 - Load)\", instruction, op_type);\n",
              "        \n",
              "        // Test Store instructions (001?????)\n",
              "        instruction = 8'b00100000; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 010 - Store)\", instruction, op_type);\n",
              "        instruction = 8'b00111111; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 010 - Store)\", instruction, op_type);\n",
              "        \n",
              "        // Test Arithmetic instructions (010?????)\n",
              "        instruction = 8'b01000000; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 011 - Arithmetic)\", instruction, op_type);\n",
              "        instruction = 8'b01011111; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 011 - Arithmetic)\", instruction, op_type);\n",
              "        \n",
              "        // Test Logic instructions (011?????)\n",
              "        instruction = 8'b01100000; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 100 - Logic)\", instruction, op_type);\n",
              "        instruction = 8'b01111111; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 100 - Logic)\", instruction, op_type);\n",
              "        \n",
              "        // Test Branch instructions (1???????)\n",
              "        instruction = 8'b10000000; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 101 - Branch)\", instruction, op_type);\n",
              "        instruction = 8'b11111111; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 101 - Branch)\", instruction, op_type);\n",
              "        instruction = 8'b10101010; #1;\n",
              "        $display(\"Instruction: %b, Op Type: %b (Expected: 101 - Branch)\", instruction, op_type);\n",
              "        \n",
              "        $display();\n",
              "        $display(\"Test completed!\");\n",
              "        $display(\"=====================================\");\n",
              "        \n",
              "        $finish;\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "Starting Instruction Decoder Test\n",
            "=====================================\n",
            "\n",
            "Instruction: 00000000, Op Type: 001 (Expected: 001 - Load)\n",
            "Instruction: 00011111, Op Type: 001 (Expected: 001 - Load)\n",
            "Instruction: 00100000, Op Type: 010 (Expected: 010 - Store)\n",
            "Instruction: 00111111, Op Type: 010 (Expected: 010 - Store)\n",
            "Instruction: 01000000, Op Type: 011 (Expected: 011 - Arithmetic)\n",
            "Instruction: 01011111, Op Type: 011 (Expected: 011 - Arithmetic)\n",
            "Instruction: 01100000, Op Type: 100 (Expected: 100 - Logic)\n",
            "Instruction: 01111111, Op Type: 100 (Expected: 100 - Logic)\n",
            "Instruction: 10000000, Op Type: 101 (Expected: 101 - Branch)\n",
            "Instruction: 11111111, Op Type: 101 (Expected: 101 - Branch)\n",
            "Instruction: 10101010, Op Type: 101 (Expected: 101 - Branch)\n",
            "\n",
            "Test completed!\n",
            "=====================================\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_4__instruction_decoder/obj_dir directory...\n",
            "Chapter_4_examples/example_4__instruction_decoder/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 5,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_4__instruction_decoder/\"\n",
        "files = [\"instruction_decoder.sv\", \"instruction_decoder_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "080342bd",
      "metadata": {},
      "source": [
        "## casez Statement\n",
        "\n",
        "`casez` treats only Z as don't-care values (more restrictive than casex).\n",
        "\n",
        "```systemverilog\n",
        "casez (selector)\n",
        "    4'b1zzz: output = input1;\n",
        "    4'bz1zz: output = input2;\n",
        "    default: output = default_val;\n",
        "endcase\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "0409ab98",
      "metadata": {},
      "source": [
        "### Case Statement Guidelines\n",
        "- Always include a `default` case\n",
        "- Use `casex` for don't-care matching\n",
        "- Use `casez` when only Z should be treated as don't-care\n",
        "- Avoid overlapping case items"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "ce991470",
      "metadata": {},
      "source": [
        "### unique and priority Modifiers\n",
        "\n",
        "SystemVerilog provides `unique` and `priority` modifiers to specify the intent and improve synthesis results."
      ]
    },
    {
      "cell_type": "markdown",
      "id": "3f38fdce",
      "metadata": {},
      "source": [
        "#### unique Modifier\n",
        "\n",
        "The `unique` modifier indicates that case items are mutually exclusive and exactly one will match.\n",
        "\n",
        "```systemverilog\n",
        "unique case (state)\n",
        "    IDLE:  next_state = START;\n",
        "    START: next_state = ACTIVE;\n",
        "    ACTIVE: next_state = DONE;\n",
        "    DONE:  next_state = IDLE;\n",
        "endcase\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "09a78b11",
      "metadata": {},
      "source": [
        "#### priority Modifier\n",
        "\n",
        "The `priority` modifier indicates that case items should be evaluated in order, and at least one will match.\n",
        "\n",
        "```systemverilog\n",
        "priority case (1'b1)\n",
        "    error_flag:     status = ERROR;\n",
        "    warning_flag:   status = WARNING;\n",
        "    ready_flag:     status = READY;\n",
        "    default:        status = IDLE;\n",
        "endcase\n",
        "```"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "58a9e090",
      "metadata": {},
      "source": [
        "### Example 5: Finite State Machine"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 6,
      "id": "dd9c36eb",
      "metadata": {},
      "outputs": [
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// fsm.sv\n",
              "typedef enum logic [1:0] {\n",
              "    IDLE = 2'b00,\n",
              "    READ = 2'b01,\n",
              "    WRITE = 2'b10,\n",
              "    DONE = 2'b11\n",
              "} state_t;\n",
              "\n",
              "module fsm(\n",
              "    input logic clk, rst_n, start, rw,\n",
              "    output logic busy, done\n",
              ");\n",
              "    state_t current_state, next_state;\n",
              "    \n",
              "    always_ff @(posedge clk or negedge rst_n) begin\n",
              "        if (!rst_n)\n",
              "            current_state <= IDLE;\n",
              "        else\n",
              "            current_state <= next_state;\n",
              "    end\n",
              "    \n",
              "    always_comb begin\n",
              "        unique case (current_state)\n",
              "            IDLE: begin\n",
              "                if (start)\n",
              "                    next_state = rw ? WRITE : READ;\n",
              "                else\n",
              "                    next_state = IDLE;\n",
              "            end\n",
              "            READ: next_state = DONE;\n",
              "            WRITE: next_state = DONE;\n",
              "            DONE: next_state = IDLE;\n",
              "        endcase\n",
              "    end\n",
              "    \n",
              "    assign busy = (current_state != IDLE);\n",
              "    assign done = (current_state == DONE);\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "data": {
            "text/markdown": [
              "```systemverilog\n",
              "// fsm_testbench.sv\n",
              "module fsm_testbench;\n",
              "    // Testbench signals\n",
              "    logic clk, rst_n, start, rw;\n",
              "    logic busy, done;\n",
              "    \n",
              "    // Clock generation\n",
              "    initial begin\n",
              "        clk = 0;\n",
              "        forever #5 clk = ~clk;  // 10ns period clock\n",
              "    end\n",
              "    \n",
              "    // Instantiate the design under test\n",
              "    fsm DUT (\n",
              "        .clk(clk),\n",
              "        .rst_n(rst_n),\n",
              "        .start(start),\n",
              "        .rw(rw),\n",
              "        .busy(busy),\n",
              "        .done(done)\n",
              "    );\n",
              "    \n",
              "    // Test stimulus\n",
              "    initial begin\n",
              "        // Dump waves\n",
              "        $dumpfile(\"fsm_testbench.vcd\");\n",
              "        $dumpvars(0, fsm_testbench);\n",
              "        \n",
              "        $display();\n",
              "        $display(\"Starting FSM Test\");\n",
              "        $display(\"=================\");\n",
              "        $display(\"Time\\tState\\t\\tInputs\\t\\tOutputs\");\n",
              "        $display(\"    \\t     \\t\\trst_n start rw\\tbusy done\");\n",
              "        $display(\"-----------------------------------------------\");\n",
              "        \n",
              "        // Initialize signals\n",
              "        rst_n = 0;\n",
              "        start = 0;\n",
              "        rw = 0;\n",
              "        \n",
              "        // Reset test\n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        // Release reset\n",
              "        rst_n = 1;\n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        // Test READ operation\n",
              "        $display(\"\\n--- Testing READ Operation ---\");\n",
              "        start = 1;\n",
              "        rw = 0;  // READ\n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        start = 0;\n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        // Test WRITE operation\n",
              "        $display(\"\\n--- Testing WRITE Operation ---\");\n",
              "        start = 1;\n",
              "        rw = 1;  // WRITE\n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        start = 0;\n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        // Test staying in IDLE when start is not asserted\n",
              "        $display(\"\\n--- Testing IDLE Hold ---\");\n",
              "        start = 0;\n",
              "        rw = 0;\n",
              "        #20;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        // Test reset during operation\n",
              "        $display(\"\\n--- Testing Reset During Operation ---\");\n",
              "        start = 1;\n",
              "        rw = 1;\n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        // Assert reset\n",
              "        rst_n = 0;\n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        // Release reset\n",
              "        rst_n = 1;\n",
              "        start = 0;\n",
              "        #10;\n",
              "        $display(\"%4t\\t%s\\t%b     %b     %b\\t%b    %b\", \n",
              "                 $time, DUT.current_state.name(), rst_n, start, rw, busy, done);\n",
              "        \n",
              "        $display(\"\\n=================\");\n",
              "        $display(\"Test completed!\");\n",
              "        $display();\n",
              "        \n",
              "        #20;\n",
              "        $finish;\n",
              "    end\n",
              "\n",
              "endmodule\n",
              "```"
            ],
            "text/plain": [
              "<IPython.core.display.Markdown object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Verilator Simulation Output:\n",
            "================================================================================\n",
            "\n",
            "Starting FSM Test\n",
            "=================\n",
            "Time\tState\t\tInputs\t\tOutputs\n",
            "    \t     \t\trst_n start rw\tbusy done\n",
            "-----------------------------------------------\n",
            "  10\tIDLE\t0     0     0\t0    0\n",
            "  20\tIDLE\t1     0     0\t0    0\n",
            "\n",
            "--- Testing READ Operation ---\n",
            "  30\tREAD\t1     1     0\t1    0\n",
            "  40\tDONE\t1     0     0\t1    1\n",
            "  50\tIDLE\t1     0     0\t0    0\n",
            "  60\tIDLE\t1     0     0\t0    0\n",
            "\n",
            "--- Testing WRITE Operation ---\n",
            "  70\tWRITE\t1     1     1\t1    0\n",
            "  80\tDONE\t1     0     1\t1    1\n",
            "  90\tIDLE\t1     0     1\t0    0\n",
            " 100\tIDLE\t1     0     1\t0    0\n",
            "\n",
            "--- Testing IDLE Hold ---\n",
            " 120\tIDLE\t1     0     0\t0    0\n",
            "\n",
            "--- Testing Reset During Operation ---\n",
            " 130\tWRITE\t1     1     1\t1    0\n",
            " 140\tIDLE\t0     1     1\t0    0\n",
            " 150\tIDLE\t1     0     1\t0    0\n",
            "\n",
            "=================\n",
            "Test completed!\n",
            "\n",
            "================================================================================\n",
            "Process finished with return code: 0\n",
            "Removing Chapter_4_examples/example_5__fsm/obj_dir directory...\n",
            "Chapter_4_examples/example_5__fsm/obj_dir removed successfully.\n"
          ]
        },
        {
          "data": {
            "text/plain": [
              "0"
            ]
          },
          "execution_count": 6,
          "metadata": {},
          "output_type": "execute_result"
        }
      ],
      "source": [
        "# | echo: false\n",
        "\n",
        "from IPython.display import Markdown, display\n",
        "from verilator_runner import run_docker_compose\n",
        "\n",
        "files_path = \"Chapter_4_examples/example_5__fsm/\"\n",
        "files = [\"fsm.sv\", \"fsm_testbench.sv\"]\n",
        "\n",
        "# Read SystemVerilog code from file\n",
        "for file in files:\n",
        "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
        "        sv_code = source_file.read()\n",
        "\n",
        "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
        "\n",
        "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "systemverilog_learning",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.13.3"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 5
}