/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allenum.h,v 1.3 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:	allenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm56218_a0
 */

#ifndef _SOC_ALLENUM_H
#define _SOC_ALLENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif

/****************************************************************
 *
 * BCM Chip Support options.
 *
 * If NO_BCM_<chip> is defined, do not define BCM_<chip>.  This
 * avoids adding support for the chip.  NO_BCM_<chip> can be added
 * to Make.local.
 ****************************************************************/

#if !defined(NO_BCM_56218_A0)
#define BCM_56218_A0
#endif

typedef int soc_reg_t;

#define INVALIDr -1
#define AGINGCTRMEMDEBUGr 0
#define AGINGEXPMEMDEBUGr 1
#define AUX_ARB_CONTROLr 2
#define BCAST_BLOCK_MASKr 3
#define BCAST_BLOCK_MASK_HIr 4
#define BCAST_STORM_CONTROLr 5
#define BKPMETERINGBUCKETr 6
#define BKPMETERINGCONFIGr 7
#define BKPMETERINGDISCSTATUSr 8
#define BKPMETERINGDISCSTATUS_HIr 9
#define BKPMETERINGSTATUSr 10
#define BKPMETERINGSTATUS_HIr 11
#define BKP_DISC_BMAPr 12
#define BKP_DISC_BMAP_HIr 13
#define BSAFE_GLB_CMD_CTRLr 14
#define BSAFE_GLB_CMD_DATA_INr 15
#define BSAFE_GLB_CMD_DATA_OUTr 16
#define BSAFE_GLB_DEV_STATUSr 17
#define BSAFE_GLB_INT_CTRLr 18
#define BSAFE_GLB_PRESCALEr 19
#define BSAFE_GLB_PROD_CFGr 20
#define BSAFE_GLB_TIMERr 21
#define BSAFE_GLB_UHSM_CFGr 22
#define CBPCELLCRCERRPTRr 23
#define CBPCELLHDRMEMDEBUGr 24
#define CBPCELLHDRPARITYERRPTRr 25
#define CBPDATAMEMDEBUGr 26
#define CBPPKTHDRMEM0DEBUGr 27
#define CBPPKTHDRMEM1DEBUGr 28
#define CBPPKTHDRPARITYERRPTRr 29
#define CCPMEMDEBUGr 30
#define CCPPARITYERRORPTRr 31
#define CFAPCONFIGr 32
#define CFAPFULLTHRESHOLDr 33
#define CFAPMEMDEBUGr 34
#define CFAPPARITYERRORPTRr 35
#define CFAPREADPOINTERr 36
#define CMICTXCOSMASKr 37
#define CMIC_CONFIGr 38
#define CMIC_COS_CTRL_RXr 39
#define CMIC_COS_CTRL_RX_HIr 40
#define CMIC_DEV_REV_IDr 41
#define CMIC_DMA_CTRLr 42
#define CMIC_DMA_DESC0r 43
#define CMIC_DMA_DESC1r 44
#define CMIC_DMA_DESC2r 45
#define CMIC_DMA_DESC3r 46
#define CMIC_DMA_STATr 47
#define CMIC_ENDIANESS_SELr 48
#define CMIC_GFPORT_CLOCK_CONFIGr 49
#define CMIC_I2C_CTRLr 50
#define CMIC_I2C_DATAr 51
#define CMIC_I2C_RESETr 52
#define CMIC_I2C_SLAVE_ADDRr 53
#define CMIC_I2C_SLAVE_XADDRr 54
#define CMIC_I2C_STATr 55
#define CMIC_IRQ_MASKr 56
#define CMIC_IRQ_STATr 57
#define CMIC_LEDUP_CTRLr 58
#define CMIC_LEDUP_DATA_RAMr 59
#define CMIC_LEDUP_PROGRAM_RAMr 60
#define CMIC_LEDUP_STATUSr 61
#define CMIC_LED_PORT_ORDER_REMAP_0_4r 62
#define CMIC_LED_PORT_ORDER_REMAP_10_14r 63
#define CMIC_LED_PORT_ORDER_REMAP_15_19r 64
#define CMIC_LED_PORT_ORDER_REMAP_20_24r 65
#define CMIC_LED_PORT_ORDER_REMAP_25_29r 66
#define CMIC_LED_PORT_ORDER_REMAP_30_34r 67
#define CMIC_LED_PORT_ORDER_REMAP_35_39r 68
#define CMIC_LED_PORT_ORDER_REMAP_40_44r 69
#define CMIC_LED_PORT_ORDER_REMAP_45_49r 70
#define CMIC_LED_PORT_ORDER_REMAP_50_54r 71
#define CMIC_LED_PORT_ORDER_REMAP_5_9r 72
#define CMIC_LINK_STATr 73
#define CMIC_LINK_STAT_HIr 74
#define CMIC_MIIM_ADDRESSr 75
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r 76
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r 77
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r 78
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r 79
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r 80
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r 81
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r 82
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r 83
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r 84
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r 85
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r 86
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r 87
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r 88
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r 89
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r 90
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r 91
#define CMIC_MIIM_INT_SEL_MAPr 92
#define CMIC_MIIM_INT_SEL_MAP_HIr 93
#define CMIC_MIIM_PARAMr 94
#define CMIC_MIIM_PORT_TYPE_MAPr 95
#define CMIC_MIIM_PORT_TYPE_MAP_HIr 96
#define CMIC_MIIM_PROTOCOL_MAPr 97
#define CMIC_MIIM_PROTOCOL_MAP_HIr 98
#define CMIC_MIIM_READ_DATAr 99
#define CMIC_PKT_COSr 100
#define CMIC_PKT_COUNT_FROMCPUr 101
#define CMIC_PKT_COUNT_FROMCPU_MHr 102
#define CMIC_PKT_COUNT_SCHANr 103
#define CMIC_PKT_COUNT_SCHAN_REPr 104
#define CMIC_PKT_COUNT_TOCPUDr 105
#define CMIC_PKT_COUNT_TOCPUDMr 106
#define CMIC_PKT_COUNT_TOCPUEr 107
#define CMIC_PKT_COUNT_TOCPUEMr 108
#define CMIC_PKT_COUNT_TOCPUNr 109
#define CMIC_PKT_CTRLr 110
#define CMIC_PKT_ETHER_SIGr 111
#define CMIC_PKT_LMAC0_HIr 112
#define CMIC_PKT_LMAC0_LOr 113
#define CMIC_PKT_LMAC1_HIr 114
#define CMIC_PKT_LMAC1_LOr 115
#define CMIC_PKT_PORTSr 116
#define CMIC_PKT_PORTS_HIr 117
#define CMIC_PKT_REASONr 118
#define CMIC_PKT_REASON_DIRECTr 119
#define CMIC_PKT_REASON_MINIr 120
#define CMIC_PKT_RMACr 121
#define CMIC_PKT_RMAC_HIr 122
#define CMIC_PKT_RMH0r 123
#define CMIC_PKT_RMH1r 124
#define CMIC_PKT_RMH2r 125
#define CMIC_PKT_RMH3r 126
#define CMIC_PKT_VLANr 127
#define CMIC_RATE_ADJUSTr 128
#define CMIC_RATE_ADJUST_I2Cr 129
#define CMIC_RATE_ADJUST_INT_MDIOr 130
#define CMIC_RATE_ADJUST_STDMAr 131
#define CMIC_SBUS_RING_MAPr 132
#define CMIC_SBUS_TIMEOUTr 133
#define CMIC_SCAN_PORTSr 134
#define CMIC_SCAN_PORTS_HIr 135
#define CMIC_SCHAN_CTRLr 136
#define CMIC_SCHAN_ERRr 137
#define CMIC_SCHAN_MESSAGEr 138
#define CMIC_SCHAN_MESSAGE_EXTr 139
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr 140
#define CMIC_SLAM_DMA_CFGr 141
#define CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 142
#define CMIC_SLAM_DMA_ENTRY_COUNTr 143
#define CMIC_SLAM_DMA_PCIMEM_START_ADDRr 144
#define CMIC_SLAM_DMA_SBUS_START_ADDRr 145
#define CMIC_SOFT_RESET_REGr 146
#define CMIC_STAT_DMA_ADDRr 147
#define CMIC_STAT_DMA_BLKNUM_MAP_15_8r 148
#define CMIC_STAT_DMA_BLKNUM_MAP_23_16r 149
#define CMIC_STAT_DMA_BLKNUM_MAP_31_24r 150
#define CMIC_STAT_DMA_BLKNUM_MAP_39_32r 151
#define CMIC_STAT_DMA_BLKNUM_MAP_47_40r 152
#define CMIC_STAT_DMA_BLKNUM_MAP_55_48r 153
#define CMIC_STAT_DMA_BLKNUM_MAP_63_56r 154
#define CMIC_STAT_DMA_BLKNUM_MAP_7_0r 155
#define CMIC_STAT_DMA_CURRENTr 156
#define CMIC_STAT_DMA_EGR_STATS_CFGr 157
#define CMIC_STAT_DMA_ING_STATS_CFGr 158
#define CMIC_STAT_DMA_MAC_STATS_CFGr 159
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8r 160
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12r 161
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16r 162
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20r 163
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24r 164
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28r 165
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32r 166
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36r 167
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0r 168
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40r 169
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44r 170
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48r 171
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52r 172
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56r 173
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60r 174
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4r 175
#define CMIC_STAT_DMA_PORTSr 176
#define CMIC_STAT_DMA_PORTS_HIr 177
#define CMIC_STAT_DMA_PORT_TYPE_MAPr 178
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HIr 179
#define CMIC_STAT_DMA_SETUPr 180
#define CMIC_STRAP_OPTIONSr 181
#define CMIC_SWITCH_FEATURE_ENABLEr 182
#define CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr 183
#define CMIC_TABLE_DMA_CFGr 184
#define CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 185
#define CMIC_TABLE_DMA_ENTRY_COUNTr 186
#define CMIC_TABLE_DMA_PCIMEM_START_ADDRr 187
#define CMIC_TABLE_DMA_SBUS_START_ADDRr 188
#define CMIC_TAP_CONTROLr 189
#define CMIC_XGXS_MDIO_CONFIG_0r 190
#define CMIC_XGXS_MDIO_CONFIG_1r 191
#define CMIC_XGXS_MDIO_CONFIG_2r 192
#define CMIC_XGXS_MDIO_CONFIG_3r 193
#define CMIC_XGXS_PLL_CONTROL_1r 194
#define CMIC_XGXS_PLL_CONTROL_2r 195
#define CNGCOSPKTLIMIT0r 196
#define CNGCOSPKTLIMIT1r 197
#define CNGDROPCOUNT0r 198
#define CNGDROPCOUNT1r 199
#define CNG_MAPr 200
#define COSLCCOUNTr 201
#define COSPKTCOUNTr 202
#define COS_SELr 203
#define COS_SEL_2r 204
#define CPU_CONTROL_1r 205
#define CPU_CONTROL_2r 206
#define CPU_CONTROL_3r 207
#define CPU_COS_SELr 208
#define CPU_COS_SEL_2r 209
#define CPU_PRIORITY_SELr 210
#define CPU_PRIORITY_SEL_2r 211
#define DLFBC_STORM_CONTROLr 212
#define DOS_CONTROLr 213
#define DOS_CONTROL_2r 214
#define DYNCELLCOUNTr 215
#define DYNCELLLIMITr 216
#define EGRDROPPKTCOUNTr 217
#define EGRESSCELLREQUESTCOUNTr 218
#define EGRMETERINGBUCKETr 219
#define EGRMETERINGCONFIGr 220
#define EGRTXPKTCTRr 221
#define EGRTXPKTCTRCONFIGr 222
#define EGR_CONFIGr 223
#define EGR_CONFIG_1r 224
#define EGR_DBGr 225
#define EGR_ENABLEr 226
#define EGR_EVENT_DEBUGr 227
#define EGR_HW_RESET_CONTROL_0r 228
#define EGR_HW_RESET_CONTROL_1r 229
#define EGR_MC_CONTROL_1r 230
#define EGR_MC_CONTROL_2r 231
#define EGR_MMU_REQUESTSr 232
#define EGR_MTU_SIZEr 233
#define EGR_PORTr 234
#define EGR_PORT_L3UC_MODSr 235
#define EGR_PORT_REQUESTSr 236
#define EGR_Q_BEGINr 237
#define EGR_Q_ENDr 238
#define EGR_RSPAN_VLAN_TAGr 239
#define EGR_SHAPING_CONTROLr 240
#define EGR_TUNNEL_CONTROLr 241
#define EGR_TUNNEL_ID_MASKr 242
#define EGR_TUNNEL_PIMDR1_CFG0r 243
#define EGR_TUNNEL_PIMDR1_CFG1r 244
#define EGR_TUNNEL_PIMDR2_CFG0r 245
#define EGR_TUNNEL_PIMDR2_CFG1r 246
#define EGR_VLAN_CONTROL_1r 247
#define EMIRROR_CONTROLr 248
#define EMIRROR_CONTROL_HIr 249
#define EPC_LINK_BMAPr 250
#define EPC_LINK_BMAP_HIr 251
#define ESA0r 252
#define ESA1r 253
#define ESA2r 254
#define FE_CLRTr 255
#define FE_EXCESSIVE_DEFER_LIMITr 256
#define FE_IPGRr 257
#define FE_IPGTr 258
#define FE_MAC1r 259
#define FE_MAC2r 260
#define FE_MAXFr 261
#define FE_SUPPr 262
#define FE_TESTr 263
#define FP_CAM_BIST_ENABLEr 264
#define FP_CAM_BIST_S10_STATUSr 265
#define FP_CAM_BIST_S12_STATUSr 266
#define FP_CAM_BIST_S14_STATUSr 267
#define FP_CAM_BIST_S15_STATUSr 268
#define FP_CAM_BIST_S2_STATUSr 269
#define FP_CAM_BIST_S3_STATUSr 270
#define FP_CAM_BIST_S5_STATUSr 271
#define FP_CAM_BIST_S6_STATUSr 272
#define FP_CAM_BIST_S8_STATUSr 273
#define FP_CAM_BIST_STATUSr 274
#define FP_CAM_CONTROL_LOWERr 275
#define FP_CAM_DEBUG_DATA_0r 276
#define FP_CAM_DEBUG_DATA_1r 277
#define FP_CAM_DEBUG_DATA_2r 278
#define FP_CAM_DEBUG_DATA_3r 279
#define FP_CAM_DEBUG_DATA_4r 280
#define FP_CAM_DEBUG_DATA_5r 281
#define FP_CAM_DEBUG_SENDr 282
#define FP_METER_CONTROLr 283
#define FP_SLICE_CONFIGr 284
#define FP_SLICE_ENABLEr 285
#define GE0_GBODE_CELL_CNTr 286
#define GE0_GBODE_CELL_REQ_CNTr 287
#define GE0_GBOD_OVRFLWr 288
#define GE10_GBODE_CELL_CNTr 289
#define GE10_GBODE_CELL_REQ_CNTr 290
#define GE10_GBOD_OVRFLWr 291
#define GE11_GBODE_CELL_CNTr 292
#define GE11_GBODE_CELL_REQ_CNTr 293
#define GE11_GBOD_OVRFLWr 294
#define GE1_GBODE_CELL_CNTr 295
#define GE1_GBODE_CELL_REQ_CNTr 296
#define GE1_GBOD_OVRFLWr 297
#define GE2_GBODE_CELL_CNTr 298
#define GE2_GBODE_CELL_REQ_CNTr 299
#define GE2_GBOD_OVRFLWr 300
#define GE3_GBODE_CELL_CNTr 301
#define GE3_GBODE_CELL_REQ_CNTr 302
#define GE3_GBOD_OVRFLWr 303
#define GE4_GBODE_CELL_CNTr 304
#define GE4_GBODE_CELL_REQ_CNTr 305
#define GE4_GBOD_OVRFLWr 306
#define GE5_GBODE_CELL_CNTr 307
#define GE5_GBODE_CELL_REQ_CNTr 308
#define GE5_GBOD_OVRFLWr 309
#define GE6_GBODE_CELL_CNTr 310
#define GE6_GBODE_CELL_REQ_CNTr 311
#define GE6_GBOD_OVRFLWr 312
#define GE7_GBODE_CELL_CNTr 313
#define GE7_GBODE_CELL_REQ_CNTr 314
#define GE7_GBOD_OVRFLWr 315
#define GE8_GBODE_CELL_CNTr 316
#define GE8_GBODE_CELL_REQ_CNTr 317
#define GE8_GBOD_OVRFLWr 318
#define GE9_GBODE_CELL_CNTr 319
#define GE9_GBODE_CELL_REQ_CNTr 320
#define GE9_GBOD_OVRFLWr 321
#define GE_EGR_PKT_DROP_CTLr 322
#define GE_PORT_CONFIGr 323
#define GMACC0r 324
#define GMACC1r 325
#define GMACC2r 326
#define GPCSCr 327
#define GPORT_CNTMAXSIZEr 328
#define GPORT_CONFIGr 329
#define GPORT_DROP_ON_WRONG_SOP_S0_CNTr 330
#define GPORT_DROP_ON_WRONG_SOP_S1_CNTr 331
#define GPORT_RSV_MASKr 332
#define GPORT_SOP_S0r 333
#define GPORT_SOP_S1r 334
#define GPORT_STAT_UPDATE_MASKr 335
#define GPORT_TPIDr 336
#define GR64r 337
#define GR127r 338
#define GR255r 339
#define GR511r 340
#define GR1023r 341
#define GR1518r 342
#define GR2047r 343
#define GR4095r 344
#define GR9216r 345
#define GRALNr 346
#define GRBCAr 347
#define GRBYTr 348
#define GRCDEr 349
#define GRFCRr 350
#define GRFCSr 351
#define GRFLRr 352
#define GRFRGr 353
#define GRJBRr 354
#define GRMCAr 355
#define GRMGVr 356
#define GRMTUEr 357
#define GROVRr 358
#define GRPKTr 359
#define GRPOKr 360
#define GRUCr 361
#define GRUNDr 362
#define GRXCFr 363
#define GRXPFr 364
#define GRXUOr 365
#define GSA0r 366
#define GSA1r 367
#define GT64r 368
#define GT127r 369
#define GT255r 370
#define GT511r 371
#define GT1023r 372
#define GT1518r 373
#define GT2047r 374
#define GT4095r 375
#define GT9216r 376
#define GTBCAr 377
#define GTBYTr 378
#define GTDFRr 379
#define GTEDFr 380
#define GTFCSr 381
#define GTFRGr 382
#define GTJBRr 383
#define GTLCLr 384
#define GTMCAr 385
#define GTMCLr 386
#define GTMGVr 387
#define GTNCLr 388
#define GTOVRr 389
#define GTPKTr 390
#define GTPOKr 391
#define GTSCLr 392
#define GTUCr 393
#define GTXCFr 394
#define GTXCLr 395
#define GTXPFr 396
#define HASH_CONTROLr 397
#define HOLCOSPKTSETLIMITr 398
#define HOLCOSSTATUSr 399
#define HOLCOSSTATUS_HIr 400
#define HOLDr 401
#define HOLD_COS0r 402
#define HOLD_COS1r 403
#define HOLD_COS2r 404
#define HOLD_COS3r 405
#define HOLD_COS4r 406
#define HOLD_COS5r 407
#define HOLD_COS6r 408
#define HOLD_COS7r 409
#define HOLD_COS_PORT_SELECTr 410
#define HOL_STAT_BMAPr 411
#define HOL_STAT_BMAP_HIr 412
#define IBCAST_BLOCK_MASKr 413
#define IBCAST_BLOCK_MASK_HIr 414
#define IBPBKPSTATUSr 415
#define IBPBKPSTATUS_HIr 416
#define IBPCELLCOUNTr 417
#define IBPCELLSETLIMITr 418
#define IBPDISCARDSETLIMITr 419
#define IBPDISCSTATUSr 420
#define IBPDISCSTATUS_HIr 421
#define IBPPKTCOUNTr 422
#define IBPPKTSETLIMITr 423
#define ICONTROL_OPCODE_BITMAPr 424
#define ICOS_SELr 425
#define ICOS_SEL_2r 426
#define IEGR_PORTr 427
#define IEGR_PORT_L3UC_MODSr 428
#define IEMIRROR_CONTROLr 429
#define IEMIRROR_CONTROL_HIr 430
#define IGMP_MLD_PKT_CONTROLr 431
#define IHIGIG_CONTROLr 432
#define IMIRROR_CONTROLr 433
#define IMRP4r 434
#define IMRP6r 435
#define ING_CONFIGr 436
#define ING_EVENT_DEBUGr 437
#define ING_HW_RESET_CONTROL_1r 438
#define ING_HW_RESET_CONTROL_2r 439
#define ING_MISC_CONFIGr 440
#define ING_MISC_CONFIG2r 441
#define ING_Q_BEGINr 442
#define IUNKNOWN_MCAST_BLOCK_MASKr 443
#define IUNKNOWN_MCAST_BLOCK_MASK_HIr 444
#define IUNKNOWN_OPCODEr 445
#define IUNKNOWN_OPCODE_HIr 446
#define IUNKNOWN_UCAST_BLOCK_MASKr 447
#define IUNKNOWN_UCAST_BLOCK_MASK_HIr 448
#define L2_AGE_DEBUGr 449
#define L2_AGE_TIMERr 450
#define L2_ENTRY_CONTROLr 451
#define L2_ENTRY_PARITY_CONTROLr 452
#define L2_ENTRY_PARITY_STATUSr 453
#define L2_HIT_CONTROLr 454
#define L2_MOD_FIFO_CNTr 455
#define L2_USER_ENTRY_CAM_BIST_S10_STATUSr 456
#define L2_USER_ENTRY_CAM_BIST_S2_STATUSr 457
#define L2_USER_ENTRY_CAM_BIST_S3_STATUSr 458
#define L2_USER_ENTRY_CAM_BIST_S5_STATUSr 459
#define L2_USER_ENTRY_CAM_BIST_S6_STATUSr 460
#define L2_USER_ENTRY_CAM_BIST_S8_STATUSr 461
#define L2_USER_ENTRY_CAM_BIST_STATUSr 462
#define L2_USER_ENTRY_CAM_CONTROLr 463
#define LWMCOSCELLSETLIMITr 464
#define MAC_LIMIT_CONFIGr 465
#define MAC_LIMIT_ENABLEr 466
#define MAC_TX_STATUSr 467
#define MAXFRr 468
#define MCAST_STORM_CONTROLr 469
#define MC_CONTROL_1r 470
#define MC_CONTROL_2r 471
#define MC_CONTROL_3r 472
#define MEMFAILINTMASKr 473
#define MEMFAILINTSTATUSr 474
#define MIRROR_CONTROLr 475
#define MISCCONFIGr 476
#define MMUPORTENABLEr 477
#define MMUPORTENABLE_HIr 478
#define MMUPORTTXENABLEr 479
#define MMUPORTTXENABLE_HIr 480
#define PAUSE_CONTROLr 481
#define PER_PORT_AGE_CONTROLr 482
#define PER_PORT_REPL_CONTROLr 483
#define PKTAGINGLIMITr 484
#define PKTAGINGTIMERr 485
#define PORT_BRIDGE_BMAPr 486
#define PORT_BRIDGE_BMAP_HIr 487
#define PPPEMPTYSTATUSr 488
#define PPPEMPTYSTATUS_HIr 489
#define PRIORITY_CONTROLr 490
#define PROTOCOL_PKT_CONTROLr 491
#define RDBGC0r 492
#define RDBGC1r 493
#define RDBGC2r 494
#define RDBGC3r 495
#define RDBGC4r 496
#define RDBGC5r 497
#define RDBGC6r 498
#define RDBGC7r 499
#define RDBGC8r 500
#define RDBGC0_SELECTr 501
#define RDBGC1_SELECTr 502
#define RDBGC2_SELECTr 503
#define RDBGC3_SELECTr 504
#define RDBGC4_SELECTr 505
#define RDBGC5_SELECTr 506
#define RDBGC6_SELECTr 507
#define RDBGC7_SELECTr 508
#define RDBGC8_SELECTr 509
#define RDISCr 510
#define REVCDr 511
#define RIPC4r 512
#define RIPC6r 513
#define RIPD4r 514
#define RIPD6r 515
#define RIPHE4r 516
#define RIPHE6r 517
#define RPORTDr 518
#define RRBYTr 519
#define RRPKTr 520
#define RSV_READr 521
#define RUCr 522
#define SC_BYTE_METER_CONFIGr 523
#define SFLOW_EGR_RAND_SEEDr 524
#define SFLOW_EGR_THRESHOLDr 525
#define SFLOW_ING_RAND_SEEDr 526
#define SFLOW_ING_THRESHOLDr 527
#define SOFTRESETPBMr 528
#define SOFTRESETPBM_HIr 529
#define SYS_MAC_ACTIONr 530
#define SYS_MAC_COUNTr 531
#define SYS_MAC_LIMITr 532
#define TDBGC0r 533
#define TDBGC1r 534
#define TDBGC2r 535
#define TDBGC3r 536
#define TDBGC4r 537
#define TDBGC5r 538
#define TDBGC6r 539
#define TDBGC7r 540
#define TDBGC8r 541
#define TDBGC9r 542
#define TDBGC10r 543
#define TDBGC11r 544
#define TDBGC0_SELECTr 545
#define TDBGC10_SELECTr 546
#define TDBGC11_SELECTr 547
#define TDBGC1_SELECTr 548
#define TDBGC2_SELECTr 549
#define TDBGC3_SELECTr 550
#define TDBGC4_SELECTr 551
#define TDBGC5_SELECTr 552
#define TDBGC6_SELECTr 553
#define TDBGC7_SELECTr 554
#define TDBGC8_SELECTr 555
#define TDBGC9_SELECTr 556
#define TEST2r 557
#define TOTALDYNCELLRESETLIMITr 558
#define TOTALDYNCELLSETLIMITr 559
#define TOTALDYNCELLUSEDr 560
#define TPCEr 561
#define UDF_ETHERTYPE_MATCHr 562
#define UDF_IPPROTO_MATCHr 563
#define UNKNOWN_MCAST_BLOCK_MASKr 564
#define UNKNOWN_MCAST_BLOCK_MASK_HIr 565
#define UNKNOWN_UCAST_BLOCK_MASKr 566
#define UNKNOWN_UCAST_BLOCK_MASK_HIr 567
#define VLAN_CTRLr 568
#define VLAN_SUBNET_CAM_BIST_S10_STATUSr 569
#define VLAN_SUBNET_CAM_BIST_S2_STATUSr 570
#define VLAN_SUBNET_CAM_BIST_S3_STATUSr 571
#define VLAN_SUBNET_CAM_BIST_S5_STATUSr 572
#define VLAN_SUBNET_CAM_BIST_S6_STATUSr 573
#define VLAN_SUBNET_CAM_BIST_S8_STATUSr 574
#define VLAN_SUBNET_CAM_BIST_STATUSr 575
#define VLAN_SUBNET_CAM_CONTROLr 576
#define WRRWEIGHT_COSr 577
#define XQCOSARBSELr 578
#define XQEMPTYr 579
#define XQMEMDEBUGr 580
#define XQPARITYERRORPBMr 581
#define XQPARITYERRORPBM_HIr 582
#define XQPARITYERRORPTRr 583
#define XQREADPOINTERr 584
#define NUM_SOC_REG 585

typedef int soc_mem_t;

#define INVALIDm -1
#define BSAFE_CMD_DATA_INm 0
#define BSAFE_CMD_DATA_OUTm 1
#define DSCP_TABLEm 2
#define EGR_DSCP_ECN_MAPm 3
#define EGR_DSCP_TABLEm 4
#define EGR_EM_MTP_INDEXm 5
#define EGR_IM_MTP_INDEXm 6
#define EGR_IP_TUNNELm 7
#define EGR_L3_INTFm 8
#define EGR_L3_NEXT_HOPm 9
#define EGR_MASKm 10
#define EGR_VLANm 11
#define EGR_VLAN_STGm 12
#define EM_MTP_INDEXm 13
#define FP_COUNTER_TABLEm 14
#define FP_METER_TABLEm 15
#define FP_POLICY_TABLEm 16
#define FP_PORT_FIELD_SELm 17
#define FP_RANGE_CHECKm 18
#define FP_SC_BCAST_METER_TABLEm 19
#define FP_SC_DLF_METER_TABLEm 20
#define FP_SC_MCAST_METER_TABLEm 21
#define FP_SC_METER_TABLEm 22
#define FP_SLICE_ENTRY_PORT_SELm 23
#define FP_SLICE_MAPm 24
#define FP_TCAMm 25
#define FP_UDF_OFFSETm 26
#define IM_MTP_INDEXm 27
#define ING_L3_NEXT_HOPm 28
#define IPORT_TABLEm 29
#define L2MCm 30
#define L2Xm 31
#define L2_ENTRY_ONLYm 32
#define L2_HITDA_ONLYm 33
#define L2_HITSA_ONLYm 34
#define L2_MOD_FIFOm 35
#define L2_USER_ENTRYm 36
#define L2_USER_ENTRY_DATA_ONLYm 37
#define L2_USER_ENTRY_ONLYm 38
#define L3_TUNNELm 39
#define MAC_BLOCKm 40
#define MAC_LIMIT_PORT_MAP_TABLEm 41
#define MAC_LIMIT_TRUNK_MAP_TABLEm 42
#define MMU_AGING_CTRm 43
#define MMU_AGING_EXPm 44
#define MMU_CBPCELLHEADERm 45
#define MMU_CBPDATA0m 46
#define MMU_CBPDATA1m 47
#define MMU_CBPDATA2m 48
#define MMU_CBPDATA3m 49
#define MMU_CBPDATA4m 50
#define MMU_CBPDATA5m 51
#define MMU_CBPDATA6m 52
#define MMU_CBPDATA7m 53
#define MMU_CBPPKTHEADER0m 54
#define MMU_CBPPKTHEADER1m 55
#define MMU_CCPm 56
#define MMU_CFAPm 57
#define MMU_XQ0m 58
#define MMU_XQ1m 59
#define MMU_XQ2m 60
#define MMU_XQ3m 61
#define MMU_XQ4m 62
#define MMU_XQ5m 63
#define MMU_XQ6m 64
#define MMU_XQ7m 65
#define MMU_XQ8m 66
#define MMU_XQ9m 67
#define MMU_XQ10m 68
#define MMU_XQ11m 69
#define MMU_XQ12m 70
#define MMU_XQ13m 71
#define MMU_XQ14m 72
#define MMU_XQ15m 73
#define MMU_XQ16m 74
#define MMU_XQ17m 75
#define MMU_XQ18m 76
#define MMU_XQ19m 77
#define MMU_XQ20m 78
#define MMU_XQ21m 79
#define MMU_XQ22m 80
#define MMU_XQ23m 81
#define MMU_XQ24m 82
#define MMU_XQ25m 83
#define MMU_XQ26m 84
#define MMU_XQ27m 85
#define MMU_XQ28m 86
#define MMU_XQ29m 87
#define MMU_XQ30m 88
#define MMU_XQ31m 89
#define MMU_XQ32m 90
#define MMU_XQ33m 91
#define MMU_XQ34m 92
#define MMU_XQ35m 93
#define MMU_XQ36m 94
#define MMU_XQ37m 95
#define MMU_XQ38m 96
#define MMU_XQ39m 97
#define MMU_XQ40m 98
#define MMU_XQ41m 99
#define MMU_XQ42m 100
#define MMU_XQ43m 101
#define MMU_XQ44m 102
#define MMU_XQ45m 103
#define MMU_XQ46m 104
#define MMU_XQ47m 105
#define MMU_XQ48m 106
#define MMU_XQ49m 107
#define MMU_XQ50m 108
#define MMU_XQ51m 109
#define MMU_XQ52m 110
#define MMU_XQ53m 111
#define MODPORT_MAPm 112
#define MODPORT_MAP_EMm 113
#define MODPORT_MAP_IMm 114
#define MODPORT_MAP_SWm 115
#define NONUCAST_TRUNK_BLOCK_MASKm 116
#define PORT_OR_TRUNK_MAC_ACTIONm 117
#define PORT_OR_TRUNK_MAC_COUNTm 118
#define PORT_OR_TRUNK_MAC_LIMITm 119
#define PORT_TABm 120
#define SOURCE_TRUNK_MAP_TABLEm 121
#define SRC_MODID_BLOCKm 122
#define STG_TABm 123
#define TRUNK_BITMAPm 124
#define TRUNK_GROUPm 125
#define VLAN_MACm 126
#define VLAN_PROTOCOLm 127
#define VLAN_PROTOCOL_DATAm 128
#define VLAN_SUBNETm 129
#define VLAN_SUBNET_DATA_ONLYm 130
#define VLAN_SUBNET_ONLYm 131
#define VLAN_TABm 132
#define NUM_SOC_MEM 133

typedef int soc_field_t;

/* NOTE: 'FIELDf' is the zero value */
#define INVALIDf -1
#define AAAKf 0
#define ABORTf 1
#define ABORT_STAT_DMAf 2
#define ACT_LOW_INTf 3
#define ADDRf 4
#define ADD_VIDf 5
#define ADPADf 6
#define AGE_COUNTf 7
#define AGE_ENAf 8
#define AGE_VALf 9
#define AGINGLIMITCOS0f 10
#define AGINGLIMITCOS1f 11
#define AGINGLIMITCOS2f 12
#define AGINGLIMITCOS3f 13
#define AGINGLIMITCOS4f 14
#define AGINGLIMITCOS5f 15
#define AGINGLIMITCOS6f 16
#define AGINGLIMITCOS7f 17
#define AGINGTICKSELf 18
#define AGING_CTRf 19
#define AGING_EXPf 20
#define ALLOWED_PORT_BITMAPf 21
#define ALLOWED_PORT_BITMAP_HIf 22
#define ALLOWED_PORT_BITMAP_LOf 23
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 24
#define ALLOW_SRC_MODf 25
#define ALWAYS_APPLY_CPU_PRI_SELf 26
#define ALWAYS_CRC_REGENf 27
#define APPLY_EGR_MASK_ON_L2f 28
#define APPLY_EGR_MASK_ON_L3f 29
#define APPLY_EGR_MASK_ON_UC_ONLYf 30
#define APPLY_SRCMOD_BLOCK_ON_UC_ONLYf 31
#define ARP_REPLY_DROPf 32
#define ARP_REPLY_TO_CPUf 33
#define ARP_REQUEST_DROPf 34
#define ARP_REQUEST_TO_CPUf 35
#define AUTO_PADf 36
#define BCAST_ENABLEf 37
#define BEATSf 38
#define BEAT_COUNTf 39
#define BE_CHECK_ENf 40
#define BIG_ICMPV6_PKT_SIZEf 41
#define BIG_ICMP_PKT_SIZEf 42
#define BIST_DONEf 43
#define BIST_ENf 44
#define BIST_EN0f 45
#define BIST_EN1f 46
#define BIST_GOf 47
#define BITMAPf 48
#define BIT_MODEf 49
#define BIT_POSf 50
#define BIT_VALf 51
#define BKPDISCARD_ACCT_ENf 52
#define BKPDISCARD_ENf 53
#define BLK_BITMAPf 54
#define BLOCK_MASKf 55
#define BLOCK_MASK_HIf 56
#define BLOCK_MASK_LOf 57
#define BOND_FEATURE_ENf 58
#define BPDUf 59
#define BPDU_INVALID_VLAN_DROPf 60
#define BP_NO_BOFFf 61
#define BSAFE_OP_DONEf 62
#define BSE_CMDMEM_DONEf 63
#define BUCKETf 64
#define BUCKETCOUNTf 65
#define BUCKETSIZEf 66
#define BUCKET_COUNTf 67
#define BUCKET_IDXf 68
#define BUSYf 69
#define BUS_ENf 70
#define BYTELANE0f 71
#define BYTELANE1f 72
#define BYTELANE2f 73
#define BYTELANE3f 74
#define C45_SELf 75
#define CBPCELLHDRPARITYERRORf 76
#define CBPCELLHDRPARITYERRORINTMASKf 77
#define CBPDATAf 78
#define CBPFULLSTATUSf 79
#define CBPPKTHDRPARITYERRORf 80
#define CBPPKTHDRPARITYERRORINTMASKf 81
#define CCMf 82
#define CCPf 83
#define CCPPARITYERRORf 84
#define CCPPARITYERRORINTMASKf 85
#define CCPPARITYERRORPTRf 86
#define CELLCOUNTf 87
#define CELLCRCCHECKENf 88
#define CELLCRCERRORf 89
#define CELLNOTIPERRORf 90
#define CELLNOTIPINTMASKf 91
#define CELLRESETLIMITf 92
#define CELLSETLIMITf 93
#define CELL_CNTf 94
#define CELL_CRC_SUMf 95
#define CELL_LENGTHf 96
#define CFAPFAILERRORf 97
#define CFAPFAILINTMASKf 98
#define CFAPFULLRESETPOINTf 99
#define CFAPFULLSETPOINTf 100
#define CFAPINITf 101
#define CFAPPARITYERRORf 102
#define CFAPPARITYERRORINTMASKf 103
#define CFAPPARITYERRORPTRf 104
#define CFAPPOOLSIZEf 105
#define CFAPREADPOINTERf 106
#define CFIf 107
#define CFI0_CNGf 108
#define CFI1_CNGf 109
#define CFI_AS_CNGf 110
#define CFI_OR_L3DISABLEf 111
#define CH0_ABORT_DMAf 112
#define CH0_CHAIN_DONEf 113
#define CH0_COS_BMPf 114
#define CH0_DESC_DONEf 115
#define CH0_DIRECTIONf 116
#define CH0_DMA_ACTIVEf 117
#define CH0_DMA_ENf 118
#define CH0_DROP_RX_PKT_ON_CHAIN_ENDf 119
#define CH0_SEL_INTR_ON_DESC_OR_PKTf 120
#define CH1_ABORT_DMAf 121
#define CH1_CHAIN_DONEf 122
#define CH1_COS_BMPf 123
#define CH1_DESC_DONEf 124
#define CH1_DIRECTIONf 125
#define CH1_DMA_ACTIVEf 126
#define CH1_DMA_ENf 127
#define CH1_DROP_RX_PKT_ON_CHAIN_ENDf 128
#define CH1_SEL_INTR_ON_DESC_OR_PKTf 129
#define CH2_ABORT_DMAf 130
#define CH2_CHAIN_DONEf 131
#define CH2_COS_BMPf 132
#define CH2_DESC_DONEf 133
#define CH2_DIRECTIONf 134
#define CH2_DMA_ACTIVEf 135
#define CH2_DMA_ENf 136
#define CH2_DROP_RX_PKT_ON_CHAIN_ENDf 137
#define CH2_SEL_INTR_ON_DESC_OR_PKTf 138
#define CH3_ABORT_DMAf 139
#define CH3_CHAIN_DONEf 140
#define CH3_COS_BMPf 141
#define CH3_DESC_DONEf 142
#define CH3_DIRECTIONf 143
#define CH3_DMA_ACTIVEf 144
#define CH3_DMA_ENf 145
#define CH3_DROP_RX_PKT_ON_CHAIN_ENDf 146
#define CH3_SEL_INTR_ON_DESC_OR_PKTf 147
#define CHAINf 148
#define CHAIN_INDEXf 149
#define CHAIN_VALIDf 150
#define CHANGE_DSCP_TOSf 151
#define CHANGE_PRIORITYf 152
#define CLASSIFICATION_TAGf 153
#define CLASSIFICATION_TAG_HIf 154
#define CLAUSE_22_REGADRf 155
#define CLAUSE_45_DTYPEf 156
#define CLAUSE_45_REGADRf 157
#define CLK_GRANf 158
#define CLK_OUT_ENf 159
#define CLRDROPCTRf 160
#define CLR_CNTf 161
#define CMD_DINf 162
#define CMD_DOUTf 163
#define CMD_IRDYf 164
#define CMD_ISYNCf 165
#define CMD_ORDYf 166
#define CMD_OSYNCf 167
#define CMICTXCOSMASKf 168
#define CMIC_BSAFE_RST_Lf 169
#define CMIC_EP_RST_Lf 170
#define CMIC_FP_RST_Lf 171
#define CMIC_G2P50_RST_Lf 172
#define CMIC_G2P51_RST_Lf 173
#define CMIC_GP_RST_Lf 174
#define CMIC_GX12_RST_Lf 175
#define CMIC_GX2_RST_Lf 176
#define CMIC_IP_RST_Lf 177
#define CMIC_MMU_RST_Lf 178
#define CMIC_XG_PLL_LOCKf 179
#define CMIC_XG_PLL_RST_Lf 180
#define CMLf 181
#define CNGf 182
#define CNGPKTSETLIMIT0f 183
#define CNGPKTSETLIMIT1f 184
#define CNTMAXSIZEf 185
#define COL_WINf 186
#define COMPLETEf 187
#define CONDf 188
#define COPY_COUNTf 189
#define COPY_TO_CPUf 190
#define COSf 191
#define COS0f 192
#define COS1f 193
#define COS10f 194
#define COS11f 195
#define COS12f 196
#define COS13f 197
#define COS14f 198
#define COS15f 199
#define COS2f 200
#define COS3f 201
#define COS4f 202
#define COS5f 203
#define COS6f 204
#define COS7f 205
#define COS8f 206
#define COS9f 207
#define COSARBf 208
#define COS_RX_ENf 209
#define COUNTf 210
#define COUNTERf 211
#define COUNTER_INDEXf 212
#define COUNTER_MODEf 213
#define CPUf 214
#define CPU_DEFAULT_PRIORITYf 215
#define CPU_FPCOPY_PRIORITYf 216
#define CPU_ICMP_REDIRECT_PRIORITYf 217
#define CPU_LKUPFAIL_PRIORITYf 218
#define CPU_MAC_LIMIT_PRIORITYf 219
#define CPU_MH_CONTROL_PRIORITYf 220
#define CPU_MIRROR_PRIORITYf 221
#define CPU_MTUFAIL_PRIORITYf 222
#define CPU_OPCODEf 223
#define CPU_PORT_BLOCK_MASKf 224
#define CPU_PROTO_ARP_PRIORITYf 225
#define CPU_PROTO_BPDU_PRIORITYf 226
#define CPU_PROTO_DHCP_PRIORITYf 227
#define CPU_PROTO_EXCEPTIONS_PRIORITYf 228
#define CPU_PROTO_IGMP_PRIORITYf 229
#define CPU_PROTO_IPMC_RESERVED_PRIORITYf 230
#define CPU_PROTO_IP_OPTIONS_PRIORITYf 231
#define CPU_SFLOW_PRIORITYf 232
#define CPU_STATS_PORT_NUMf 233
#define CRCENf 234
#define CRCERRORINTMASKf 235
#define CRC_ENf 236
#define CSE_CMDMEM_DONEf 237
#define CT0f 238
#define CT1f 239
#define CT2f 240
#define CVLAN_CFI_AS_CNGf 241
#define DATAf 242
#define DATA_LENf 243
#define DCRC12f 244
#define DECAP_IPTUNNELf 245
#define DELETE_OR_REPL_BMf 246
#define DEL_CRCf 247
#define DESTINATIONf 248
#define DEST_ADDRf 249
#define DEV_IDf 250
#define DHCP_PKT_DROPf 251
#define DHCP_PKT_TO_CPUf 252
#define DIPf 253
#define DIP_MASKf 254
#define DISABLE_COPY_TO_CPU_FOR_CPU_PORTf 255
#define DISABLE_CRC_REGENf 256
#define DISCARDSETLIMITf 257
#define DISCARD_THDf 258
#define DISC_STAGEf 259
#define DIVIDENDf 260
#define DIVISORf 261
#define DLFBC_ENABLEf 262
#define DMA_GARBAGE_COLLECT_ENf 263
#define DMA_RESETf 264
#define DONEf 265
#define DONOT_CHANGE_INNER_HDR_DSCPf 266
#define DOSATTACK_TOCPUf 267
#define DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf 268
#define DO_NOT_CHANGE_TTLf 269
#define DROPf 270
#define DROPPEDPKTCOUNTf 271
#define DROPPKTCOUNTf 272
#define DROP_BPDUf 273
#define DROP_IF_SIP_EQUALS_DIPf 274
#define DROP_ON_WRONG_SOP_EN_S0f 275
#define DROP_ON_WRONG_SOP_EN_S1f 276
#define DROP_PRECEDENCEf 277
#define DSCPf 278
#define DSCP_SELf 279
#define DSFRAGf 280
#define DSICMPf 281
#define DSL3HEf 282
#define DSL4HEf 283
#define DST_DISCARDf 284
#define DST_PORTf 285
#define DT_MODEf 286
#define DURATIONSELECTf 287
#define DYNAMICCELLCOUNTf 288
#define DYNAMIC_MEMORY_ENf 289
#define DYNCELLRESETLIMITf 290
#define DYNCELLSETLIMITf 291
#define ECMPf 292
#define ECMP_COUNTf 293
#define ECMP_PTRf 294
#define ECNf 295
#define ECN_CNGf 296
#define ECN_MODEf 297
#define EGRESS_MASKf 298
#define EGRESS_MASK_HIf 299
#define EGRESS_MASK_LOf 300
#define EGR_ETH_BLK_NUMf 301
#define EGR_STATS_PIPELINE_STAGE_NUMf 302
#define EGR_STAT_COUNTERS_NUMf 303
#define EMIRRORf 304
#define EM_MTP_INDEXf 305
#define EM_SRCMOD_CHANGEf 306
#define ENf 307
#define ENABLEf 308
#define ENABLE_DRACO1_5_HASHf 309
#define ENABLE_FROMCPU_PACKETf 310
#define ENABLE_SCHAN_REQUESTf 311
#define ENABLE_TOCPU_PACKETf 312
#define END_CELLf 313
#define ENTRIES_PER_PORTf 314
#define ENTRIES_PER_PORT_127_96f 315
#define ENTRIES_PER_PORT_31_0f 316
#define ENTRIES_PER_PORT_63_32f 317
#define ENTRIES_PER_PORT_95_64f 318
#define ENTRY_BMf 319
#define ENTRY_IDXf 320
#define EN_EFILTERf 321
#define EN_IFILTERf 322
#define ERRBITf 323
#define ERRORf 324
#define ERROREDNEXTCELLPOINTERf 325
#define ERRORPOINTERf 326
#define ERR_CODEf 327
#define ETHERIIf 328
#define ETHERTYPEf 329
#define EVEN_PARITYf 330
#define EWRAPf 331
#define EXCL_STATICf 332
#define EXC_DEFf 333
#define E_Tf 334
#define F1f 335
#define F1_MASKf 336
#define F2f 337
#define F2_MASKf 338
#define F3f 339
#define F3_MASKf 340
#define F4f 341
#define F4_MASKf 342
#define FB_A0_COMPATIBLEf 343
#define FCRXf 344
#define FCTXf 345
#define FILTER_ENABLEf 346
#define FLCHKf 347
#define FLUSHf 348
#define FORCE_STATIC_MH_PFMf 349
#define FP_CAM_BIST_DONEf 350
#define FP_CAM_BIST_ENABLE_SLICE_0f 351
#define FP_CAM_BIST_ENABLE_SLICE_1f 352
#define FP_CAM_BIST_ENABLE_SLICE_2f 353
#define FP_CAM_BIST_ENABLE_SLICE_3f 354
#define FP_CAM_BIST_ENABLE_SLICE_4f 355
#define FP_CAM_BIST_ENABLE_SLICE_5f 356
#define FP_CAM_BIST_ENABLE_SLICE_6f 357
#define FP_CAM_BIST_ENABLE_SLICE_7f 358
#define FP_CAM_BIST_GOf 359
#define FP_CAM_BIST_SKIP_COUNTf 360
#define FP_CAM_CONTROL_SLICE_0f 361
#define FP_CAM_CONTROL_SLICE_1f 362
#define FP_CAM_CONTROL_SLICE_2f 363
#define FP_CAM_CONTROL_SLICE_3f 364
#define FP_CAM_CONTROL_SLICE_4f 365
#define FP_CAM_CONTROL_SLICE_5f 366
#define FP_CAM_CONTROL_SLICE_6f 367
#define FP_CAM_CONTROL_SLICE_7f 368
#define FP_CAM_DEBUG_ENABLE_SLICE_0f 369
#define FP_CAM_DEBUG_ENABLE_SLICE_1f 370
#define FP_CAM_DEBUG_ENABLE_SLICE_2f 371
#define FP_CAM_DEBUG_ENABLE_SLICE_3f 372
#define FP_CAM_DEBUG_ENABLE_SLICE_4f 373
#define FP_CAM_DEBUG_ENABLE_SLICE_5f 374
#define FP_CAM_DEBUG_ENABLE_SLICE_6f 375
#define FP_CAM_DEBUG_ENABLE_SLICE_7f 376
#define FP_CAM_S10_STATUSf 377
#define FP_CAM_S12_STATUSf 378
#define FP_CAM_S14_STATUSf 379
#define FP_CAM_S15_STATUSf 380
#define FP_CAM_S2_STATUSf 381
#define FP_CAM_S3_STATUSf 382
#define FP_CAM_S5_STATUSf 383
#define FP_CAM_S6_STATUSf 384
#define FP_CAM_S8_STATUSf 385
#define FP_LOOKUP_ENABLE_SLICE_0f 386
#define FP_LOOKUP_ENABLE_SLICE_1f 387
#define FP_LOOKUP_ENABLE_SLICE_2f 388
#define FP_LOOKUP_ENABLE_SLICE_3f 389
#define FP_LOOKUP_ENABLE_SLICE_4f 390
#define FP_LOOKUP_ENABLE_SLICE_5f 391
#define FP_LOOKUP_ENABLE_SLICE_6f 392
#define FP_LOOKUP_ENABLE_SLICE_7f 393
#define FP_REFRESH_ENABLEf 394
#define FP_SLICE_ENABLE_SLICE_0f 395
#define FP_SLICE_ENABLE_SLICE_1f 396
#define FP_SLICE_ENABLE_SLICE_2f 397
#define FP_SLICE_ENABLE_SLICE_3f 398
#define FP_SLICE_ENABLE_SLICE_4f 399
#define FP_SLICE_ENABLE_SLICE_5f 400
#define FP_SLICE_ENABLE_SLICE_6f 401
#define FP_SLICE_ENABLE_SLICE_7f 402
#define FREE_PTRf 403
#define FULLDf 404
#define FULL_DUPf 405
#define GEN_CALL_ENf 406
#define GE_PORT_BLOCK_MASKf 407
#define GFPORT_CLOCK_CONFIGf 408
#define GLVRf 409
#define GMII_PORT_BLOCK_MASKf 410
#define GPENf 411
#define GPIf 412
#define GPOf 413
#define GPORT_ENf 414
#define GREEN_TO_PIDf 415
#define HDR_EXT_OVERLAYf 416
#define HEADER_TYPEf 417
#define HG2_FRC_RESERVEDf 418
#define HGHDREf 419
#define HGIG2_EN_S0f 420
#define HGIG2_EN_S1f 421
#define HG_HDR_ERROR_TOCPUf 422
#define HG_HDR_TYPE1_TOCPUf 423
#define HG_SELf 424
#define HIGIG2_BC_BASE_OFFSETf 425
#define HIGIG2_BC_SIZEf 426
#define HIGIG2_MC_BASE_OFFSETf 427
#define HIGIG2_MC_SIZEf 428
#define HIGIG_MH_TYPE1f 429
#define HIGIG_PACKETf 430
#define HIGIG_PKTf 431
#define HIGIG_PKT_MASKf 432
#define HIGIG_PORT_BITMAPf 433
#define HIGIG_XGE_PORT_BLOCK_MASKf 434
#define HITDAf 435
#define HITDA_0f 436
#define HITDA_1f 437
#define HITDA_2f 438
#define HITDA_3f 439
#define HITDA_4f 440
#define HITDA_5f 441
#define HITDA_6f 442
#define HITDA_7f 443
#define HITDA_CCMf 444
#define HITDA_RMf 445
#define HITSAf 446
#define HITSA_0f 447
#define HITSA_1f 448
#define HITSA_2f 449
#define HITSA_3f 450
#define HITSA_4f 451
#define HITSA_5f 452
#define HITSA_6f 453
#define HITSA_7f 454
#define HITSA_CCMf 455
#define HITSA_RMf 456
#define HOLMAXTIMERf 457
#define HOL_CELL_SOP_DROP_ENf 458
#define HRRFNf 459
#define HRTFNf 460
#define HSE_CMDMEM_DONEf 461
#define HUGENf 462
#define HUGE_FRf 463
#define I2C_ENf 464
#define I2C_INTRf 465
#define ICMP_FRAG_PKTS_ENABLEf 466
#define ICMP_REDIRECT_TOCPUf 467
#define ICMP_V4_PING_SIZE_ENABLEf 468
#define ICMP_V6_PING_SIZE_ENABLEf 469
#define IEEE_DEVICES_IN_PKGf 470
#define IFG_ACCT_SELf 471
#define IGMP_PKTS_UNICAST_IGNOREf 472
#define IGMP_QUERY_FWD_ACTIONf 473
#define IGMP_QUERY_TO_CPUf 474
#define IGMP_REP_LEAVE_FWD_ACTIONf 475
#define IGMP_REP_LEAVE_TO_CPUf 476
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 477
#define IGMP_UNKNOWN_MSG_TO_CPUf 478
#define IGNORE_ADR_ALIGN_ENf 479
#define IGNORE_HG_HDR_DONOT_LEARNf 480
#define IGNORE_MMU_BKP_REMOTE_PKTf 481
#define IGNORE_MMU_BKP_TXDMA_PKTf 482
#define IGNORE_MODID_LKUPSf 483
#define IMBPf 484
#define IMIRRORf 485
#define IM_MTP_INDEXf 486
#define INDEXf 487
#define INGRESS_TAGGEDf 488
#define ING_ETH_BLK_NUMf 489
#define ING_STATS_PIPELINE_STAGE_NUMf 490
#define ING_STAT_COUNTERS_NUMf 491
#define INIT_DONEf 492
#define INIT_KEYf 493
#define INNER_TPIDf 494
#define INTERNAL_SELf 495
#define INTF_NUMf 496
#define INT_ENf 497
#define INT_FLAGf 498
#define INT_SRC_ENf 499
#define INVALID_VLANf 500
#define IN_PROFILE_FLAGf 501
#define IPGR1f 502
#define IPGR2f 503
#define IPGTf 504
#define IPMCERR_TOCPUf 505
#define IPMCPORTMISS_TOCPUf 506
#define IPMC_TTL_ERR_TOCPUf 507
#define IPMC_TUNNEL_TO_CPUf 508
#define IPV4ENABLEf 509
#define IPV4_DF_SELf 510
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 511
#define IPV4_IDf 512
#define IPV4_ID_MASKf 513
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 514
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 515
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 516
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 517
#define IPV4_RESVD_MC_PKT_TO_CPUf 518
#define IPV6ENABLEf 519
#define IPV6_DF_SELf 520
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 521
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 522
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 523
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 524
#define IPV6_RESVD_MC_PKT_TO_CPUf 525
#define IP_ADDRf 526
#define IP_TYPEf 527
#define IP_TYPE_MASKf 528
#define JAM_ENf 529
#define JUMBOf 530
#define KEYf 531
#define KS_ACTIVEf 532
#define K_SOP_S0f 533
#define K_SOP_S1f 534
#define L10Bf 535
#define L2f 536
#define L2DH_ENf 537
#define L2DST_DISCARDf 538
#define L2DST_HIT_ENABLEf 539
#define L2MC_MASK_LENf 540
#define L2MC_PTRf 541
#define L2SRC_DISCARDf 542
#define L2SRC_STATIC_MOVEf 543
#define L2_AND_VLAN_MAC_HASH_SELECTf 544
#define L2_MOD_FIFO_ENABLEf 545
#define L2_MOD_FIFO_LOCKf 546
#define L2_MOD_FIFO_NOT_EMPTYf 547
#define L2_PACKET_FORMATf 548
#define L2_SWITCHf 549
#define L3f 550
#define L32Bf 551
#define L3SH_ENf 552
#define L3SRC_HIT_ENABLEf 553
#define L3SW_CHANGE_MACDA_OR_VLANf 554
#define L3UCf 555
#define L3UC_TTL_ERR_TOCPUf 556
#define L3UC_TUNNEL_TYPEf 557
#define L3_MTU_FAILEDf 558
#define L3_SLOWPATH_TOCPUf 559
#define L3_UC_DA_DISABLEf 560
#define L3_UC_SA_DISABLEf 561
#define L3_UC_TTL_DISABLEf 562
#define L3_UC_VLAN_DISABLEf 563
#define LBACKf 564
#define LBIDf 565
#define LCCOUNTf 566
#define LEARN_VIDf 567
#define LEDUP_ENf 568
#define LEDUP_INITIALISINGf 569
#define LEDUP_RUNNINGf 570
#define LEDUP_SKIP_PROCESSORf 571
#define LEDUP_SKIP_SCAN_INf 572
#define LEDUP_SKIP_SCAN_OUTf 573
#define LE_DMA_ENf 574
#define LG_CHKf 575
#define LIMITf 576
#define LINK_STATUS_CHANGEf 577
#define LINK_STAT_MODf 578
#define LLCf 579
#define LMAC0_MATCHf 580
#define LMAC1_MATCHf 581
#define LOAD_DATAf 582
#define LONGPf 583
#define LONG_PREf 584
#define LOWER_BOUNDSf 585
#define LS_PIMSM_HDRf 586
#define MAC0_HIf 587
#define MAC0_LOf 588
#define MAC1_HIf 589
#define MAC1_LOf 590
#define MACLMTf 591
#define MACLMT_STNMV_TOCPUf 592
#define MACSA_ALL_ZERO_DROPf 593
#define MACSA_EQUALS_MACDA_DROPf 594
#define MAC_ADDRf 595
#define MAC_ADDRESSf 596
#define MAC_BASED_VID_ENABLEf 597
#define MAC_BLOCK_INDEXf 598
#define MAC_BLOCK_MASKf 599
#define MAC_BLOCK_MASK_HIf 600
#define MAC_BLOCK_MASK_LOf 601
#define MAC_CRS_SELf 602
#define MAC_G_STAT_COUNTERS_NUMf 603
#define MAC_HIf 604
#define MAC_LIMIT_USE_SYS_ACTIONf 605
#define MAC_LOf 606
#define MAC_RATE_LIMITf 607
#define MAC_STATS_PIPELINE_STAGE_NUMf 608
#define MAC_X_STAT_COUNTERS_NUMf 609
#define MAP_TAG_PKT_PRIORITYf 610
#define MARTIAN_ADDR_TOCPUf 611
#define MASKf 612
#define MATCHED_RULEf 613
#define MATCHLOWERf 614
#define MATCHUPPERf 615
#define MAXFRf 616
#define MCAST_ENABLEf 617
#define MCIDXEf 618
#define MCSTf 619
#define MC_INDEX_ERROR_TOCPUf 620
#define MD_DEVADf 621
#define MD_STf 622
#define MEMFAILINTCOUNTf 623
#define MEM_FAILf 624
#define METERING_CLK_ENf 625
#define METER_INDEX_EVENf 626
#define METER_INDEX_ODDf 627
#define METER_PAIR_MODEf 628
#define METER_TEST_EVENf 629
#define METER_TEST_ODDf 630
#define METER_UPDATE_EVENf 631
#define METER_UPDATE_ODDf 632
#define MH0f 633
#define MH1f 634
#define MH2f 635
#define MH_OPCODE_OVERLAYf 636
#define MH_PFMf 637
#define MH_PRIORITYf 638
#define MIFGf 639
#define MIIM_ADDR_MAP_ENABLEf 640
#define MIIM_CYCLEf 641
#define MIIM_LINK_SCAN_ENf 642
#define MIIM_OP_DONEf 643
#define MIIM_RD_STARTf 644
#define MIIM_SCAN_BUSYf 645
#define MIIM_WR_STARTf 646
#define MIN_TCPHDR_SIZEf 647
#define MIRRORf 648
#define MIRROR_INVALID_VLAN_DROPf 649
#define MIRROR_OVERRIDEf 650
#define MLD_CHECKS_ENABLEf 651
#define MLD_PKTS_UNICAST_IGNOREf 652
#define MLD_QUERY_FWD_ACTIONf 653
#define MLD_QUERY_TO_CPUf 654
#define MLD_REP_DONE_FWD_ACTIONf 655
#define MLD_REP_DONE_TO_CPUf 656
#define MMUPORTENABLEf 657
#define MMUPORTTXENABLEf 658
#define MM_STPf 659
#define MM_STRTf 660
#define MODPORT_TABLE_SELf 661
#define MODULE0f 662
#define MODULE1f 663
#define MODULE2f 664
#define MODULE3f 665
#define MODULE4f 666
#define MODULE5f 667
#define MODULE6f 668
#define MODULE7f 669
#define MODULE_HEADERf 670
#define MODULE_IDf 671
#define MONTHf 672
#define MSG_DONEf 673
#define MSG_STARTf 674
#define MSTR_Q_MAX_ENf 675
#define MS_PIMSM_HDRf 676
#define MTP_DST_MODIDf 677
#define MTP_DST_PORTf 678
#define MTP_INDEXf 679
#define MTP_INDEX_SPAREf 680
#define MTUERRf 681
#define MTU_QUANTA_SELECTf 682
#define MTU_SIZEf 683
#define MY_MODIDf 684
#define M_ENABLEf 685
#define NACKf 686
#define ND_PKT_DROPf 687
#define ND_PKT_TO_CPUf 688
#define NEWDSCP_TOSf 689
#define NEWPRIf 690
#define NEXT_CELL_PTRf 691
#define NEXT_HOP_INDEXf 692
#define NHOP_INDEXf 693
#define NIP_L3ERR_TOCPUf 694
#define NNI_PORTf 695
#define NONSTATICMOVE_TOCPUf 696
#define NON_UC_EM_MTP_INDEXf 697
#define NON_UC_TRUNK_HASH_DST_ENABLEf 698
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 699
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 700
#define NO_BOFFf 701
#define NUM_OF_ENTRIESf 702
#define OFFSETf 703
#define OPERf 704
#define OP_CODEf 705
#define ORDERf 706
#define OUTER_TPIDf 707
#define OUTSTANDING_PORT_REQUESTSf 708
#define OVER_LIMIT_DROPf 709
#define OVER_LIMIT_TOCPUf 710
#define OVER_RIDE_EXT_MDIO_MSTR_CNTRLf 711
#define OVRFLWf 712
#define PACKET_IFG_BYTESf 713
#define PACKET_REDIRECTIONf 714
#define PADENf 715
#define PAD_ENf 716
#define PARFf 717
#define PARITYf 718
#define PARITY0_DATAf 719
#define PARITY1_DATAf 720
#define PARITY_0f 721
#define PARITY_1f 722
#define PARITY_CHECK_ENf 723
#define PARITY_ENf 724
#define PARITY_ERRf 725
#define PARITY_ERR_TOCPUf 726
#define PARITY_IRQ_ENf 727
#define PASSALLf 728
#define PASS_CONTROL_FRAMESf 729
#define PAUSE_THDf 730
#define PBI_RESERVED_BIT_0f 731
#define PBI_RESERVED_BIT_1f 732
#define PBI_RESERVED_BIT_2f 733
#define PBI_RESERVED_BIT_3f 734
#define PCI_FATAL_ERRf 735
#define PCI_PARITY_ERRf 736
#define PDISCf 737
#define PFMf 738
#define PFM_RULE_APPLYf 739
#define PHYMODf 740
#define PHY_DATAf 741
#define PHY_IDf 742
#define PHY_ID_0f 743
#define PHY_ID_1f 744
#define PHY_ID_10f 745
#define PHY_ID_11f 746
#define PHY_ID_12f 747
#define PHY_ID_13f 748
#define PHY_ID_14f 749
#define PHY_ID_15f 750
#define PHY_ID_16f 751
#define PHY_ID_17f 752
#define PHY_ID_18f 753
#define PHY_ID_19f 754
#define PHY_ID_2f 755
#define PHY_ID_20f 756
#define PHY_ID_21f 757
#define PHY_ID_22f 758
#define PHY_ID_23f 759
#define PHY_ID_24f 760
#define PHY_ID_25f 761
#define PHY_ID_26f 762
#define PHY_ID_27f 763
#define PHY_ID_28f 764
#define PHY_ID_29f 765
#define PHY_ID_3f 766
#define PHY_ID_30f 767
#define PHY_ID_31f 768
#define PHY_ID_32f 769
#define PHY_ID_33f 770
#define PHY_ID_34f 771
#define PHY_ID_35f 772
#define PHY_ID_36f 773
#define PHY_ID_37f 774
#define PHY_ID_38f 775
#define PHY_ID_39f 776
#define PHY_ID_4f 777
#define PHY_ID_40f 778
#define PHY_ID_41f 779
#define PHY_ID_42f 780
#define PHY_ID_43f 781
#define PHY_ID_44f 782
#define PHY_ID_45f 783
#define PHY_ID_46f 784
#define PHY_ID_47f 785
#define PHY_ID_48f 786
#define PHY_ID_49f 787
#define PHY_ID_5f 788
#define PHY_ID_50f 789
#define PHY_ID_51f 790
#define PHY_ID_52f 791
#define PHY_ID_53f 792
#define PHY_ID_54f 793
#define PHY_ID_55f 794
#define PHY_ID_56f 795
#define PHY_ID_57f 796
#define PHY_ID_58f 797
#define PHY_ID_59f 798
#define PHY_ID_6f 799
#define PHY_ID_60f 800
#define PHY_ID_61f 801
#define PHY_ID_62f 802
#define PHY_ID_63f 803
#define PHY_ID_7f 804
#define PHY_ID_8f 805
#define PHY_ID_9f 806
#define PKTCOUNTf 807
#define PKTSETLIMITf 808
#define PKT_CFIf 809
#define PKT_PRIf 810
#define PKT_PTRf 811
#define PKT_VIDf 812
#define PLL_CONTROL_10f 813
#define PLL_CONTROL_11f 814
#define PLL_CONTROL_12f 815
#define PLL_CONTROL_13f 816
#define PLL_CONTROL_31_14f 817
#define PLL_CONTROL_43_32f 818
#define PLL_CONTROL_9_1f 819
#define PLL_MODE_DEF_S0f 820
#define PLL_MODE_DEF_S1f 821
#define PLL_SM_FREQ_PASSf 822
#define PLL_STATUSf 823
#define PORT0f 824
#define PORT1f 825
#define PORT2f 826
#define PORT3f 827
#define PORT4f 828
#define PORT5f 829
#define PORT6f 830
#define PORT7f 831
#define PORTSf 832
#define PORTS_HIf 833
#define PORT_0_5_BLOCK_MASKf 834
#define PORT_BITMAPf 835
#define PORT_BITMAP_HIf 836
#define PORT_BITMAP_LOf 837
#define PORT_BRIDGEf 838
#define PORT_DIS_TAGf 839
#define PORT_DIS_UNTAGf 840
#define PORT_NUMf 841
#define PORT_PRIf 842
#define PORT_TGIDf 843
#define PORT_TRUNK_MAC_COUNTf 844
#define PORT_TRUNK_MAC_LIMITf 845
#define PORT_TYPEf 846
#define PORT_VIDf 847
#define PPA_MODEf 848
#define PRESCALEf 849
#define PRESERVE_CPU_TAGf 850
#define PRIf 851
#define PRI0f 852
#define PRI1f 853
#define PRI10f 854
#define PRI11f 855
#define PRI12f 856
#define PRI13f 857
#define PRI14f 858
#define PRI15f 859
#define PRI2f 860
#define PRI3f 861
#define PRI4f 862
#define PRI5f 863
#define PRI6f 864
#define PRI7f 865
#define PRI8f 866
#define PRI9f 867
#define PRIORITY0_CNGf 868
#define PRIORITY1_CNGf 869
#define PRIORITY2_CNGf 870
#define PRIORITY3_CNGf 871
#define PRIORITY4_CNGf 872
#define PRIORITY5_CNGf 873
#define PRIORITY6_CNGf 874
#define PRIORITY7_CNGf 875
#define PROD_CFGf 876
#define PROD_CFG_VLDf 877
#define PROGRAM_COUNTERf 878
#define PROTOCOLf 879
#define PROTOCOL_PKTf 880
#define PRT_ENABLEf 881
#define PUREPf 882
#define PURE_PADf 883
#define PURGEf 884
#define PURGE_CELLf 885
#define QBUSf 886
#define RAM0_CT0f 887
#define RAM0_CT1f 888
#define RAM0_CT2f 889
#define RAM0_SAMf 890
#define RAM1_CT0f 891
#define RAM1_CT1f 892
#define RAM1_CT2f 893
#define RAM1_SAMf 894
#define RAM2_CT0f 895
#define RAM2_CT1f 896
#define RAM2_CT2f 897
#define RAM2_SAMf 898
#define RAM3_CT0f 899
#define RAM3_CT1f 900
#define RAM3_CT2f 901
#define RAM3_SAMf 902
#define RCSELf 903
#define RDROPf 904
#define RD_BRST_ENf 905
#define READPOINTERf 906
#define REASONSf 907
#define REDIRECTIONf 908
#define REDIRECTION_HIf 909
#define REDIRECTION_LOf 910
#define REFRESHf 911
#define REFRESHCOUNTf 912
#define REFRESH_MODEf 913
#define REMAP_PORT_0f 914
#define REMAP_PORT_1f 915
#define REMAP_PORT_10f 916
#define REMAP_PORT_11f 917
#define REMAP_PORT_12f 918
#define REMAP_PORT_13f 919
#define REMAP_PORT_14f 920
#define REMAP_PORT_15f 921
#define REMAP_PORT_16f 922
#define REMAP_PORT_17f 923
#define REMAP_PORT_18f 924
#define REMAP_PORT_19f 925
#define REMAP_PORT_2f 926
#define REMAP_PORT_20f 927
#define REMAP_PORT_21f 928
#define REMAP_PORT_22f 929
#define REMAP_PORT_23f 930
#define REMAP_PORT_24f 931
#define REMAP_PORT_25f 932
#define REMAP_PORT_26f 933
#define REMAP_PORT_27f 934
#define REMAP_PORT_28f 935
#define REMAP_PORT_29f 936
#define REMAP_PORT_3f 937
#define REMAP_PORT_30f 938
#define REMAP_PORT_31f 939
#define REMAP_PORT_32f 940
#define REMAP_PORT_33f 941
#define REMAP_PORT_34f 942
#define REMAP_PORT_35f 943
#define REMAP_PORT_36f 944
#define REMAP_PORT_37f 945
#define REMAP_PORT_38f 946
#define REMAP_PORT_39f 947
#define REMAP_PORT_4f 948
#define REMAP_PORT_40f 949
#define REMAP_PORT_41f 950
#define REMAP_PORT_42f 951
#define REMAP_PORT_43f 952
#define REMAP_PORT_44f 953
#define REMAP_PORT_45f 954
#define REMAP_PORT_46f 955
#define REMAP_PORT_47f 956
#define REMAP_PORT_48f 957
#define REMAP_PORT_49f 958
#define REMAP_PORT_5f 959
#define REMAP_PORT_50f 960
#define REMAP_PORT_51f 961
#define REMAP_PORT_52f 962
#define REMAP_PORT_53f 963
#define REMAP_PORT_54f 964
#define REMAP_PORT_6f 965
#define REMAP_PORT_7f 966
#define REMAP_PORT_8f 967
#define REMAP_PORT_9f 968
#define REMOTE_TRUNKf 969
#define REMOVE_HG_HDR_SRC_PORTf 970
#define REQUESTCOUNTf 971
#define REQ_CNTf 972
#define RESERVEDf 973
#define RESERVED0f 974
#define RESERVED1f 975
#define RESERVED2f 976
#define RESERVED3f 977
#define RESERVED4f 978
#define RESERVED_0f 979
#define RESERVED_1f 980
#define RESERVED_1_CH0f 981
#define RESERVED_1_CH1f 982
#define RESERVED_1_CH2f 983
#define RESERVED_1_CH3f 984
#define RESERVED_2f 985
#define RESERVED_2_CH0f 986
#define RESERVED_2_CH1f 987
#define RESERVED_2_CH2f 988
#define RESERVED_2_CH3f 989
#define RESERVED_3f 990
#define RESERVED_3_CH0f 991
#define RESERVED_3_CH1f 992
#define RESERVED_3_CH2f 993
#define RESERVED_3_CH3f 994
#define RESERVED_4f 995
#define RESERVED_5f 996
#define RESERVED_5_4f 997
#define RESERVED_6f 998
#define RESERVED_KEY1f 999
#define RESERVED_MASKf 1000
#define RESERVED_NC_1f 1001
#define RESETf 1002
#define RESETLIMITSELf 1003
#define RESET_ALLf 1004
#define RESET_CPSf 1005
#define RESET_PCI_ENf 1006
#define RESUME_THDf 1007
#define RESURRECTf 1008
#define RETRYf 1009
#define REVf 1010
#define REVIDf 1011
#define REV_IDf 1012
#define REV_MODULO_COUNTf 1013
#define RFILDRf 1014
#define RIMDRf 1015
#define RING_MODEf 1016
#define RING_NUM_SBUS_ID_0f 1017
#define RING_NUM_SBUS_ID_1f 1018
#define RING_NUM_SBUS_ID_10f 1019
#define RING_NUM_SBUS_ID_11f 1020
#define RING_NUM_SBUS_ID_12f 1021
#define RING_NUM_SBUS_ID_13f 1022
#define RING_NUM_SBUS_ID_14f 1023
#define RING_NUM_SBUS_ID_15f 1024
#define RING_NUM_SBUS_ID_2f 1025
#define RING_NUM_SBUS_ID_3f 1026
#define RING_NUM_SBUS_ID_4f 1027
#define RING_NUM_SBUS_ID_5f 1028
#define RING_NUM_SBUS_ID_6f 1029
#define RING_NUM_SBUS_ID_7f 1030
#define RING_NUM_SBUS_ID_8f 1031
#define RING_NUM_SBUS_ID_9f 1032
#define RLD_STS_UPD_DISf 1033
#define RMf 1034
#define RPEf 1035
#define RP_CHANGE_DSCPf 1036
#define RP_COPY_TO_CPUf 1037
#define RP_DROPf 1038
#define RP_DROP_PRECEDENCEf 1039
#define RP_DSCPf 1040
#define RST_SIMf 1041
#define RTAGf 1042
#define RTUNf 1043
#define RTUNEf 1044
#define RXEN0f 1045
#define RX_ENf 1046
#define RX_PAUf 1047
#define R_EXTEND_RANDOM_NUMBER_GENERATORf 1048
#define R_RNG_GATEf 1049
#define S0_CNTf 1050
#define S10_STATUSf 1051
#define S1_CNTf 1052
#define S2_STATUSf 1053
#define S3_STATUSf 1054
#define S5_STATUSf 1055
#define S6_STATUSf 1056
#define S8_STATUSf 1057
#define SAMf 1058
#define SBUS_BLKNUM_0f 1059
#define SBUS_BLKNUM_1f 1060
#define SBUS_BLKNUM_10f 1061
#define SBUS_BLKNUM_11f 1062
#define SBUS_BLKNUM_12f 1063
#define SBUS_BLKNUM_13f 1064
#define SBUS_BLKNUM_14f 1065
#define SBUS_BLKNUM_15f 1066
#define SBUS_BLKNUM_16f 1067
#define SBUS_BLKNUM_17f 1068
#define SBUS_BLKNUM_18f 1069
#define SBUS_BLKNUM_19f 1070
#define SBUS_BLKNUM_2f 1071
#define SBUS_BLKNUM_20f 1072
#define SBUS_BLKNUM_21f 1073
#define SBUS_BLKNUM_22f 1074
#define SBUS_BLKNUM_23f 1075
#define SBUS_BLKNUM_24f 1076
#define SBUS_BLKNUM_25f 1077
#define SBUS_BLKNUM_26f 1078
#define SBUS_BLKNUM_27f 1079
#define SBUS_BLKNUM_28f 1080
#define SBUS_BLKNUM_29f 1081
#define SBUS_BLKNUM_3f 1082
#define SBUS_BLKNUM_30f 1083
#define SBUS_BLKNUM_31f 1084
#define SBUS_BLKNUM_32f 1085
#define SBUS_BLKNUM_33f 1086
#define SBUS_BLKNUM_34f 1087
#define SBUS_BLKNUM_35f 1088
#define SBUS_BLKNUM_36f 1089
#define SBUS_BLKNUM_37f 1090
#define SBUS_BLKNUM_38f 1091
#define SBUS_BLKNUM_39f 1092
#define SBUS_BLKNUM_4f 1093
#define SBUS_BLKNUM_40f 1094
#define SBUS_BLKNUM_41f 1095
#define SBUS_BLKNUM_42f 1096
#define SBUS_BLKNUM_43f 1097
#define SBUS_BLKNUM_44f 1098
#define SBUS_BLKNUM_45f 1099
#define SBUS_BLKNUM_46f 1100
#define SBUS_BLKNUM_47f 1101
#define SBUS_BLKNUM_48f 1102
#define SBUS_BLKNUM_49f 1103
#define SBUS_BLKNUM_5f 1104
#define SBUS_BLKNUM_50f 1105
#define SBUS_BLKNUM_51f 1106
#define SBUS_BLKNUM_52f 1107
#define SBUS_BLKNUM_53f 1108
#define SBUS_BLKNUM_54f 1109
#define SBUS_BLKNUM_55f 1110
#define SBUS_BLKNUM_56f 1111
#define SBUS_BLKNUM_57f 1112
#define SBUS_BLKNUM_58f 1113
#define SBUS_BLKNUM_59f 1114
#define SBUS_BLKNUM_6f 1115
#define SBUS_BLKNUM_60f 1116
#define SBUS_BLKNUM_61f 1117
#define SBUS_BLKNUM_62f 1118
#define SBUS_BLKNUM_63f 1119
#define SBUS_BLKNUM_7f 1120
#define SBUS_BLKNUM_8f 1121
#define SBUS_BLKNUM_9f 1122
#define SBUS_PORTNUM_0f 1123
#define SBUS_PORTNUM_1f 1124
#define SBUS_PORTNUM_10f 1125
#define SBUS_PORTNUM_11f 1126
#define SBUS_PORTNUM_12f 1127
#define SBUS_PORTNUM_13f 1128
#define SBUS_PORTNUM_14f 1129
#define SBUS_PORTNUM_15f 1130
#define SBUS_PORTNUM_16f 1131
#define SBUS_PORTNUM_17f 1132
#define SBUS_PORTNUM_18f 1133
#define SBUS_PORTNUM_19f 1134
#define SBUS_PORTNUM_2f 1135
#define SBUS_PORTNUM_20f 1136
#define SBUS_PORTNUM_21f 1137
#define SBUS_PORTNUM_22f 1138
#define SBUS_PORTNUM_23f 1139
#define SBUS_PORTNUM_24f 1140
#define SBUS_PORTNUM_25f 1141
#define SBUS_PORTNUM_26f 1142
#define SBUS_PORTNUM_27f 1143
#define SBUS_PORTNUM_28f 1144
#define SBUS_PORTNUM_29f 1145
#define SBUS_PORTNUM_3f 1146
#define SBUS_PORTNUM_30f 1147
#define SBUS_PORTNUM_31f 1148
#define SBUS_PORTNUM_32f 1149
#define SBUS_PORTNUM_33f 1150
#define SBUS_PORTNUM_34f 1151
#define SBUS_PORTNUM_35f 1152
#define SBUS_PORTNUM_36f 1153
#define SBUS_PORTNUM_37f 1154
#define SBUS_PORTNUM_38f 1155
#define SBUS_PORTNUM_39f 1156
#define SBUS_PORTNUM_4f 1157
#define SBUS_PORTNUM_40f 1158
#define SBUS_PORTNUM_41f 1159
#define SBUS_PORTNUM_42f 1160
#define SBUS_PORTNUM_43f 1161
#define SBUS_PORTNUM_44f 1162
#define SBUS_PORTNUM_45f 1163
#define SBUS_PORTNUM_46f 1164
#define SBUS_PORTNUM_47f 1165
#define SBUS_PORTNUM_48f 1166
#define SBUS_PORTNUM_49f 1167
#define SBUS_PORTNUM_5f 1168
#define SBUS_PORTNUM_50f 1169
#define SBUS_PORTNUM_51f 1170
#define SBUS_PORTNUM_52f 1171
#define SBUS_PORTNUM_53f 1172
#define SBUS_PORTNUM_54f 1173
#define SBUS_PORTNUM_55f 1174
#define SBUS_PORTNUM_56f 1175
#define SBUS_PORTNUM_57f 1176
#define SBUS_PORTNUM_58f 1177
#define SBUS_PORTNUM_59f 1178
#define SBUS_PORTNUM_6f 1179
#define SBUS_PORTNUM_60f 1180
#define SBUS_PORTNUM_61f 1181
#define SBUS_PORTNUM_62f 1182
#define SBUS_PORTNUM_63f 1183
#define SBUS_PORTNUM_7f 1184
#define SBUS_PORTNUM_8f 1185
#define SBUS_PORTNUM_9f 1186
#define SCHAN_ABORTf 1187
#define SCHAN_ERRf 1188
#define SCH_MSG_DONEf 1189
#define SCPf 1190
#define SC_CPU_PRI_MODEf 1191
#define SEEDf 1192
#define SEL_DIFF_CLOCKf 1193
#define SEL_LCPLL_S0f 1194
#define SEL_LCPLL_S1f 1195
#define SGN_DET_SELf 1196
#define SG_ENABLEf 1197
#define SG_RELOAD_ENABLEf 1198
#define SHORT_QNTAf 1199
#define SIGNATUREf 1200
#define SIPf 1201
#define SIP_MASKf 1202
#define SKIDMARKERf 1203
#define SLAM_DMA_COMPLETEf 1204
#define SLAM_MEMf 1205
#define SLICE0_F1f 1206
#define SLICE0_F2f 1207
#define SLICE0_F3f 1208
#define SLICE0_F4f 1209
#define SLICE1_F1f 1210
#define SLICE1_F2f 1211
#define SLICE1_F3f 1212
#define SLICE1_F4f 1213
#define SLICE2_F1f 1214
#define SLICE2_F2f 1215
#define SLICE2_F3f 1216
#define SLICE2_F4f 1217
#define SLICE3_F1f 1218
#define SLICE3_F2f 1219
#define SLICE3_F3f 1220
#define SLICE3_F4f 1221
#define SLICE4_F1f 1222
#define SLICE4_F2f 1223
#define SLICE4_F3f 1224
#define SLICE4_F4f 1225
#define SLICE5_F1f 1226
#define SLICE5_F2f 1227
#define SLICE5_F3f 1228
#define SLICE5_F4f 1229
#define SLICE6_F1f 1230
#define SLICE6_F2f 1231
#define SLICE6_F3f 1232
#define SLICE6_F4f 1233
#define SLICE7_F1f 1234
#define SLICE7_F2f 1235
#define SLICE7_F3f 1236
#define SLICE7_F4f 1237
#define SLICE_0_MODEf 1238
#define SLICE_1_MODEf 1239
#define SLICE_2_MODEf 1240
#define SLICE_3_MODEf 1241
#define SLICE_4_MODEf 1242
#define SLICE_5_MODEf 1243
#define SLICE_6_MODEf 1244
#define SLICE_7_MODEf 1245
#define SNAPf 1246
#define SNAP_OTHER_DECODE_ENABLEf 1247
#define SOBMHf 1248
#define SOFTRESETERRORf 1249
#define SOFTRESETINTMASKf 1250
#define SOFTRESETPBMf 1251
#define SOFT_RSTf 1252
#define SOURCE_DESTINATION_SELECTf 1253
#define SPEEDf 1254
#define SPEED_SELECTf 1255
#define SPQCTf 1256
#define SP_TREE_PORT0f 1257
#define SP_TREE_PORT1f 1258
#define SP_TREE_PORT10f 1259
#define SP_TREE_PORT11f 1260
#define SP_TREE_PORT12f 1261
#define SP_TREE_PORT13f 1262
#define SP_TREE_PORT14f 1263
#define SP_TREE_PORT15f 1264
#define SP_TREE_PORT16f 1265
#define SP_TREE_PORT17f 1266
#define SP_TREE_PORT18f 1267
#define SP_TREE_PORT19f 1268
#define SP_TREE_PORT2f 1269
#define SP_TREE_PORT20f 1270
#define SP_TREE_PORT21f 1271
#define SP_TREE_PORT22f 1272
#define SP_TREE_PORT23f 1273
#define SP_TREE_PORT24f 1274
#define SP_TREE_PORT25f 1275
#define SP_TREE_PORT26f 1276
#define SP_TREE_PORT27f 1277
#define SP_TREE_PORT28f 1278
#define SP_TREE_PORT29f 1279
#define SP_TREE_PORT3f 1280
#define SP_TREE_PORT30f 1281
#define SP_TREE_PORT31f 1282
#define SP_TREE_PORT32f 1283
#define SP_TREE_PORT33f 1284
#define SP_TREE_PORT34f 1285
#define SP_TREE_PORT35f 1286
#define SP_TREE_PORT36f 1287
#define SP_TREE_PORT37f 1288
#define SP_TREE_PORT38f 1289
#define SP_TREE_PORT39f 1290
#define SP_TREE_PORT4f 1291
#define SP_TREE_PORT40f 1292
#define SP_TREE_PORT41f 1293
#define SP_TREE_PORT42f 1294
#define SP_TREE_PORT43f 1295
#define SP_TREE_PORT44f 1296
#define SP_TREE_PORT45f 1297
#define SP_TREE_PORT46f 1298
#define SP_TREE_PORT47f 1299
#define SP_TREE_PORT48f 1300
#define SP_TREE_PORT49f 1301
#define SP_TREE_PORT5f 1302
#define SP_TREE_PORT50f 1303
#define SP_TREE_PORT51f 1304
#define SP_TREE_PORT52f 1305
#define SP_TREE_PORT53f 1306
#define SP_TREE_PORT6f 1307
#define SP_TREE_PORT7f 1308
#define SP_TREE_PORT8f 1309
#define SP_TREE_PORT9f 1310
#define SRCROUTE_TOCPUf 1311
#define SRC_CDONEf 1312
#define SRC_CERRf 1313
#define SRC_DISCARDf 1314
#define SRC_HIGIGf 1315
#define SRC_MODIDf 1316
#define SRC_MODID_BLOCK_MIRROR_COPYf 1317
#define SRC_MODID_BLOCK_MIRROR_ONLY_PKTf 1318
#define SRC_PORTf 1319
#define SRC_PORT_NUMf 1320
#define SRC_PORT_TGIDf 1321
#define SRC_RDYf 1322
#define SRC_ROUTEf 1323
#define SRC_SALf 1324
#define SRSTf 1325
#define STACK_MODEf 1326
#define STAD0f 1327
#define STAD1f 1328
#define STAD2f 1329
#define STAGE_NUMBERf 1330
#define STARTf 1331
#define START_ADDRESSf 1332
#define START_IPV4_IDf 1333
#define STATICMOVE_TOCPUf 1334
#define STATIC_BITf 1335
#define STATS_DMA_ACTIVEf 1336
#define STATS_DMA_ERRORf 1337
#define STATS_DMA_ITER_DONEf 1338
#define STATS_DMA_OPN_COMPLETEf 1339
#define STAT_DMA_DONEf 1340
#define STGf 1341
#define STNMOVE_ON_L2SRC_DISCf 1342
#define STOP_LS_ON_CHANGEf 1343
#define STRAP_OPTIONSf 1344
#define SUBNET_BASED_VID_ENABLEf 1345
#define SUB_TUNNEL_TYPEf 1346
#define SW_BITf 1347
#define SYS_MAC_COUNTf 1348
#define SYS_MAC_LIMITf 1349
#define Tf 1350
#define TABLE_DMA_COMPLETEf 1351
#define TAGf 1352
#define TAGEDf 1353
#define TCFIDf 1354
#define TCKf 1355
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 1356
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 1357
#define TCP_FLAGS_SYN_FIN_ENABLEf 1358
#define TCP_FLAGS_SYN_FRAG_ENABLEf 1359
#define TCP_HDR_OFFSET_EQ1_ENABLEf 1360
#define TCP_HDR_PARTIAL_ENABLEf 1361
#define TCP_SPORT_EQ_DPORT_ENABLEf 1362
#define TDIf 1363
#define TDOf 1364
#define TEST_BACKf 1365
#define TEST_PAUSEf 1366
#define TGIDf 1367
#define TGID_PORTf 1368
#define TGIP4f 1369
#define TGIP6f 1370
#define TGIPMC4f 1371
#define TGIPMC6f 1372
#define THD_SELf 1373
#define THRESHOLDf 1374
#define TIMEOUTf 1375
#define TIMEOUT_VALf 1376
#define TIME_STAMP_UPD_DISf 1377
#define TIME_TICKf 1378
#define TIME_VALf 1379
#define TIPD4f 1380
#define TIPD6f 1381
#define TIPMCD4f 1382
#define TIPMCD6f 1383
#define TL2MCDf 1384
#define TMDSf 1385
#define TMIRRf 1386
#define TMSf 1387
#define TOTALDYNCELLRESETLIMITf 1388
#define TOTALDYNCELLSETLIMITf 1389
#define TOTALDYNCELLUSEDf 1390
#define TPAUSEf 1391
#define TPIDf 1392
#define TPKTDf 1393
#define TRSTf 1394
#define TRUNKS128f 1395
#define TRUNK_BITMAPf 1396
#define TRUNK_BITMAP_HIf 1397
#define TRUNK_BITMAP_LOf 1398
#define TRUST_DSCP_V4f 1399
#define TRUST_DSCP_V6f 1400
#define TSIPLf 1401
#define TSTGDf 1402
#define TTLf 1403
#define TTNLf 1404
#define TTNLEf 1405
#define TTTLDf 1406
#define TUNNEL_ERR_TOCPUf 1407
#define TUNNEL_INDEXf 1408
#define TUNNEL_TYPEf 1409
#define TVLANf 1410
#define TVLANDf 1411
#define TVXLTMDf 1412
#define TXCOSNUMf 1413
#define TXEN0f 1414
#define TXEPORTNUMf 1415
#define TXFIFO_ERRf 1416
#define TXIPORTNUMf 1417
#define TXPKTCOUNTf 1418
#define TXPKTCOUNT_SELf 1419
#define TX_DMA_ABORT_NEEDS_CLEANUPf 1420
#define TX_PAUf 1421
#define UC_TRUNK_HASH_USE_SRC_PORTf 1422
#define UDF1_ADD_IPV4_OPTIONS0f 1423
#define UDF1_ADD_IPV4_OPTIONS1f 1424
#define UDF1_ADD_IPV4_OPTIONS2f 1425
#define UDF1_ADD_IPV4_OPTIONS3f 1426
#define UDF1_OFFSET0f 1427
#define UDF1_OFFSET1f 1428
#define UDF1_OFFSET2f 1429
#define UDF1_OFFSET3f 1430
#define UDF2_ADD_IPV4_OPTIONS0f 1431
#define UDF2_ADD_IPV4_OPTIONS1f 1432
#define UDF2_ADD_IPV4_OPTIONS2f 1433
#define UDF2_ADD_IPV4_OPTIONS3f 1434
#define UDF2_OFFSET0f 1435
#define UDF2_OFFSET1f 1436
#define UDF2_OFFSET2f 1437
#define UDF2_OFFSET3f 1438
#define UDP_SPORT_EQ_DPORT_ENABLEf 1439
#define UHSM_CFGf 1440
#define UIPMC_TOCPUf 1441
#define UMC_TOCPUf 1442
#define UNKNOWN_OPCODE_BITMAPf 1443
#define UNKNOWN_OPCODE_ENABLEf 1444
#define UNRESOLVEDL3SRC_TOCPUf 1445
#define UNTAG_ALL_RCV_ENf 1446
#define UNTAG_ENf 1447
#define UPLINK_PORT_BLOCK_MASKf 1448
#define UPPER_BOUNDSf 1449
#define USE_LEARN_VIDf 1450
#define USE_OUTER_HDR_DSCPf 1451
#define USE_OUTER_HDR_TTLf 1452
#define USE_TCP_UDP_PORTSf 1453
#define USE_TUNNEL_DSCPf 1454
#define UT_BITMAPf 1455
#define UT_BITMAP_HIf 1456
#define UT_BITMAP_LOf 1457
#define UT_PORT_BITMAPf 1458
#define UT_PORT_BITMAP_HIf 1459
#define UT_PORT_BITMAP_LOf 1460
#define UUCAST_TOCPUf 1461
#define UVLAN_TOCPUf 1462
#define V4L3DSTMISS_TOCPUf 1463
#define V4L3ERR_TOCPUf 1464
#define V4L3_ENABLEf 1465
#define V6L3DSTMISS_TOCPUf 1466
#define V6L3ERR_TOCPUf 1467
#define V6L3_ENABLEf 1468
#define VALIDf 1469
#define VALUEf 1470
#define VC_LABELf 1471
#define VIDf 1472
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 1473
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 1474
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 1475
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 1476
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 1477
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 1478
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 1479
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 1480
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf 1481
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf 1482
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf 1483
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf 1484
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf 1485
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf 1486
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf 1487
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf 1488
#define VLANDRf 1489
#define VLAN_IDf 1490
#define VLAN_MATCHf 1491
#define VLAN_PADf 1492
#define VLAN_PRECEDENCEf 1493
#define VLPADf 1494
#define VXLT_MISSf 1495
#define WEIGHTf 1496
#define WR_BRST_ENf 1497
#define WR_DATAf 1498
#define WR_DATA_OR_REPL_DEL_BMf 1499
#define XGPLL_CONTROL_PWRDN_INDEXf 1500
#define XQPARITYERRORf 1501
#define XQPARITYERRORINTMASKf 1502
#define XQPARITYERRORPBMf 1503
#define XQPARITYERRORPBM_HIf 1504
#define XQPARITYERRORPKTPTRf 1505
#define XQPARITYERRORPTRf 1506
#define YEARf 1507
#define YP_CHANGE_DSCPf 1508
#define YP_COPY_TO_CPUf 1509
#define YP_DROPf 1510
#define YP_DROP_PRECEDENCEf 1511
#define YP_DSCPf 1512
#define NUM_SOC_FIELD 1513

/* Some basic definitions */
#define SOC_BLOCK_BP                    20
#define SOC_MEMOFS_BP                   16
#define SOC_REGIDX_BP                   12

/* Maximum values across all chips */
#define SOC_NUM_SUPPORTED_CHIPS         1
#define SOC_MAX_NUM_COS                 8

/* defaults until maximized below */
#define SOC_MAX_NUM_BLKS                0	/* max 12 */
#define SOC_MAX_NUM_PORTS               0	/* max 54 */
#define SOC_MAX_MEM_BYTES               0	/* max 47 */

#ifdef	BCM_56218_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	47 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               47
#endif
#endif	/* BCM_56218_A0 */

#define SOC_MAX_REG_FIELD_BITS          32
#define SOC_MAX_MEM_FIELD_BITS          176
#if	SOC_MAX_REG_FIELD_BITS > SOC_MAX_MEM_FIELD_BITS
#define SOC_MAX_FIELD_BITS              SOC_MAX_REG_FIELD_BITS
#else
#define SOC_MAX_FIELD_BITS              SOC_MAX_MEM_FIELD_BITS
#endif
#define SOC_MAX_MEM_WORDS               BYTES2WORDS(SOC_MAX_MEM_BYTES)
#define SOC_MAX_REG_FIELD_WORDS         BITS2WORDS(SOC_MAX_REG_FIELD_BITS)
#define SOC_MAX_MEM_FIELD_WORDS         BITS2WORDS(SOC_MAX_MEM_FIELD_BITS)
#define SOC_MAX_FIELD_WORDS             BITS2WORDS(SOC_MAX_FIELD_BITS)

#endif	/* !_SOC_ALLENUM_H */
