Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:11:37 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.810        0.000                      0                  503        0.159        0.000                      0                  503        3.000        0.000                       0                   223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.810        0.000                      0                  503        0.159        0.000                      0                  503        3.000        0.000                       0                   223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 3.032ns (49.153%)  route 3.136ns (50.847%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm2/clk
    SLICE_X29Y57         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.828     2.257    fsm2/fsm2_out[0]
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.152     2.409 f  fsm2/v_write_data[31]_INST_0_i_15/O
                         net (fo=3, routed)           0.623     3.033    fsm1/out_reg[3]_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I0_O)        0.374     3.407 f  fsm1/v_write_data[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.452     3.859    fsm1/v_write_data[31]_INST_0_i_7_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I1_O)        0.328     4.187 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=150, routed)         0.740     4.927    fsm0/v_write_data[31]_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I3_O)        0.124     5.051 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.492     5.543    fsm0/out[3]_i_2__0_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.123 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.123    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.237    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.351    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.465    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.579    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.693 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.693    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.807    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.141 r  fsm0/out_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     7.141    fsm0/out_reg[31]_i_2__0_n_6
    SLICE_X27Y58         FDRE                                         r  fsm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    fsm0/clk
    SLICE_X27Y58         FDRE                                         r  fsm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 3.011ns (48.980%)  route 3.136ns (51.020%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm2/clk
    SLICE_X29Y57         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.828     2.257    fsm2/fsm2_out[0]
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.152     2.409 f  fsm2/v_write_data[31]_INST_0_i_15/O
                         net (fo=3, routed)           0.623     3.033    fsm1/out_reg[3]_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I0_O)        0.374     3.407 f  fsm1/v_write_data[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.452     3.859    fsm1/v_write_data[31]_INST_0_i_7_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I1_O)        0.328     4.187 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=150, routed)         0.740     4.927    fsm0/v_write_data[31]_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I3_O)        0.124     5.051 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.492     5.543    fsm0/out[3]_i_2__0_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.123 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.123    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.237    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.351    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.465    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.579    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.693 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.693    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.807    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.120 r  fsm0/out_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     7.120    fsm0/out_reg[31]_i_2__0_n_4
    SLICE_X27Y58         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    fsm0/clk
    SLICE_X27Y58         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 fsm1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 2.854ns (46.637%)  route 3.266ns (53.363%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y61         FDRE                                         r  fsm1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[14]/Q
                         net (fo=2, routed)           0.641     2.070    fsm1/fsm1_out[14]
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.124     2.194 f  fsm1/v_write_data[31]_INST_0_i_20/O
                         net (fo=4, routed)           0.676     2.870    fsm1/v_write_data[31]_INST_0_i_20_n_0
    SLICE_X29Y61         LUT5 (Prop_lut5_I4_O)        0.150     3.020 f  fsm1/v_write_data[31]_INST_0_i_9/O
                         net (fo=6, routed)           0.929     3.949    fsm1/v_write_data[31]_INST_0_i_9_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.326     4.275 r  fsm1/out[31]_i_8/O
                         net (fo=33, routed)          0.609     4.885    fsm1/out[31]_i_8_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.009 r  fsm1/out[3]_i_6/O
                         net (fo=1, routed)           0.410     5.419    fsm1/out[3]_i_6_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.075 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.075    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.189    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.303    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.417    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  fsm1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    fsm1/out_reg[27]_i_1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.093 r  fsm1/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.093    fsm1/out_reg[31]_i_2_n_6
    SLICE_X28Y65         FDRE                                         r  fsm1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y65         FDRE                                         r  fsm1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y65         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 fsm1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.833ns (46.454%)  route 3.266ns (53.546%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y61         FDRE                                         r  fsm1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[14]/Q
                         net (fo=2, routed)           0.641     2.070    fsm1/fsm1_out[14]
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.124     2.194 f  fsm1/v_write_data[31]_INST_0_i_20/O
                         net (fo=4, routed)           0.676     2.870    fsm1/v_write_data[31]_INST_0_i_20_n_0
    SLICE_X29Y61         LUT5 (Prop_lut5_I4_O)        0.150     3.020 f  fsm1/v_write_data[31]_INST_0_i_9/O
                         net (fo=6, routed)           0.929     3.949    fsm1/v_write_data[31]_INST_0_i_9_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I3_O)        0.326     4.275 r  fsm1/out[31]_i_8/O
                         net (fo=33, routed)          0.609     4.885    fsm1/out[31]_i_8_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.009 r  fsm1/out[3]_i_6/O
                         net (fo=1, routed)           0.410     5.419    fsm1/out[3]_i_6_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.075 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.075    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.189    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.303    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.417    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  fsm1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    fsm1/out_reg[27]_i_1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.072 r  fsm1/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.072    fsm1/out_reg[31]_i_2_n_4
    SLICE_X28Y65         FDRE                                         r  fsm1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y65         FDRE                                         r  fsm1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y65         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 2.937ns (48.358%)  route 3.136ns (51.642%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm2/clk
    SLICE_X29Y57         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.828     2.257    fsm2/fsm2_out[0]
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.152     2.409 f  fsm2/v_write_data[31]_INST_0_i_15/O
                         net (fo=3, routed)           0.623     3.033    fsm1/out_reg[3]_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I0_O)        0.374     3.407 f  fsm1/v_write_data[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.452     3.859    fsm1/v_write_data[31]_INST_0_i_7_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I1_O)        0.328     4.187 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=150, routed)         0.740     4.927    fsm0/v_write_data[31]_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I3_O)        0.124     5.051 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.492     5.543    fsm0/out[3]_i_2__0_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.123 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.123    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.237    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.351    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.465    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.579    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.693 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.693    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.807    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.046 r  fsm0/out_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     7.046    fsm0/out_reg[31]_i_2__0_n_5
    SLICE_X27Y58         FDRE                                         r  fsm0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    fsm0/clk
    SLICE_X27Y58         FDRE                                         r  fsm0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 2.921ns (48.222%)  route 3.136ns (51.778%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm2/clk
    SLICE_X29Y57         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.828     2.257    fsm2/fsm2_out[0]
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.152     2.409 f  fsm2/v_write_data[31]_INST_0_i_15/O
                         net (fo=3, routed)           0.623     3.033    fsm1/out_reg[3]_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I0_O)        0.374     3.407 f  fsm1/v_write_data[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.452     3.859    fsm1/v_write_data[31]_INST_0_i_7_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I1_O)        0.328     4.187 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=150, routed)         0.740     4.927    fsm0/v_write_data[31]_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I3_O)        0.124     5.051 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.492     5.543    fsm0/out[3]_i_2__0_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.123 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.123    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.237    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.351    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.465    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.579    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.693 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.693    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.807    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.030 r  fsm0/out_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     7.030    fsm0/out_reg[31]_i_2__0_n_7
    SLICE_X27Y58         FDRE                                         r  fsm0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    fsm0/clk
    SLICE_X27Y58         FDRE                                         r  fsm0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.918ns (48.196%)  route 3.136ns (51.804%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm2/clk
    SLICE_X29Y57         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.828     2.257    fsm2/fsm2_out[0]
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.152     2.409 f  fsm2/v_write_data[31]_INST_0_i_15/O
                         net (fo=3, routed)           0.623     3.033    fsm1/out_reg[3]_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I0_O)        0.374     3.407 f  fsm1/v_write_data[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.452     3.859    fsm1/v_write_data[31]_INST_0_i_7_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I1_O)        0.328     4.187 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=150, routed)         0.740     4.927    fsm0/v_write_data[31]_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I3_O)        0.124     5.051 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.492     5.543    fsm0/out[3]_i_2__0_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.123 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.123    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.237    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.351    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.465    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.579    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.693 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.693    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.027 r  fsm0/out_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.027    fsm0/out_reg[27]_i_1__0_n_6
    SLICE_X27Y57         FDRE                                         r  fsm0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    fsm0/clk
    SLICE_X27Y57         FDRE                                         r  fsm0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y57         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.434ns (26.247%)  route 4.029ns (73.753%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm2/clk
    SLICE_X29Y57         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.828     2.257    fsm2/fsm2_out[0]
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.152     2.409 r  fsm2/v_write_data[31]_INST_0_i_15/O
                         net (fo=3, routed)           0.623     3.033    fsm1/out_reg[3]_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I0_O)        0.374     3.407 r  fsm1/v_write_data[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.452     3.859    fsm1/v_write_data[31]_INST_0_i_7_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I1_O)        0.328     4.187 r  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=150, routed)         1.197     5.384    fsm0/v_write_data[31]_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.508 r  fsm0/done_buf[1]_i_1/O
                         net (fo=53, routed)          0.928     6.436    mult0/SR[0]
    SLICE_X36Y53         FDRE                                         r  mult0/out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    mult0/clk
    SLICE_X36Y53         FDRE                                         r  mult0/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.434ns (26.247%)  route 4.029ns (73.753%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm2/clk
    SLICE_X29Y57         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.828     2.257    fsm2/fsm2_out[0]
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.152     2.409 r  fsm2/v_write_data[31]_INST_0_i_15/O
                         net (fo=3, routed)           0.623     3.033    fsm1/out_reg[3]_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I0_O)        0.374     3.407 r  fsm1/v_write_data[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.452     3.859    fsm1/v_write_data[31]_INST_0_i_7_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I1_O)        0.328     4.187 r  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=150, routed)         1.197     5.384    fsm0/v_write_data[31]_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.508 r  fsm0/done_buf[1]_i_1/O
                         net (fo=53, routed)          0.928     6.436    mult0/SR[0]
    SLICE_X36Y53         FDRE                                         r  mult0/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    mult0/clk
    SLICE_X36Y53         FDRE                                         r  mult0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.434ns (26.247%)  route 4.029ns (73.753%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.973     0.973    fsm2/clk
    SLICE_X29Y57         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.828     2.257    fsm2/fsm2_out[0]
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.152     2.409 r  fsm2/v_write_data[31]_INST_0_i_15/O
                         net (fo=3, routed)           0.623     3.033    fsm1/out_reg[3]_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I0_O)        0.374     3.407 r  fsm1/v_write_data[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.452     3.859    fsm1/v_write_data[31]_INST_0_i_7_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I1_O)        0.328     4.187 r  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=150, routed)         1.197     5.384    fsm0/v_write_data[31]_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.508 r  fsm0/done_buf[1]_i_1/O
                         net (fo=53, routed)          0.928     6.436    mult0/SR[0]
    SLICE_X36Y53         FDRE                                         r  mult0/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=223, unset)          0.924     7.924    mult0/clk
    SLICE_X36Y53         FDRE                                         r  mult0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y53         FDRE                                         r  mult0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[13]/Q
                         net (fo=1, routed)           0.110     0.661    vWrite00/out_reg[31]_1[13]
    SLICE_X33Y54         FDRE                                         r  vWrite00/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    vWrite00/clk
    SLICE_X33Y54         FDRE                                         r  vWrite00/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.070     0.502    vWrite00/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X31Y50         FDRE                                         r  mult0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.112     0.663    mult0/done_buf_reg[0]__0
    SLICE_X31Y51         FDRE                                         r  mult0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    mult0/clk
    SLICE_X31Y51         FDRE                                         r  mult0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y53         FDRE                                         r  mult0/out_tmp_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[15]__0/Q
                         net (fo=1, routed)           0.055     0.593    mult0/out_tmp_reg[15]__0_n_0
    SLICE_X33Y53         FDRE                                         r  mult0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    mult0/clk
    SLICE_X33Y53         FDRE                                         r  mult0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y53         FDRE                                         r  mult0/out_tmp_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[12]__0/Q
                         net (fo=1, routed)           0.054     0.593    mult0/out_tmp_reg[12]__0_n_0
    SLICE_X33Y53         FDRE                                         r  mult0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    mult0/clk
    SLICE_X33Y53         FDRE                                         r  mult0/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mult0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y52         FDRE                                         r  mult0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[7]/Q
                         net (fo=1, routed)           0.116     0.667    vWrite00/out_reg[31]_1[7]
    SLICE_X32Y52         FDRE                                         r  vWrite00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    vWrite00/clk
    SLICE_X32Y52         FDRE                                         r  vWrite00/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.063     0.495    vWrite00/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y51         FDRE                                         r  mult0/out_tmp_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[5]__0/Q
                         net (fo=1, routed)           0.103     0.654    mult0/out_tmp_reg[5]__0_n_0
    SLICE_X33Y52         FDRE                                         r  mult0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    mult0/clk
    SLICE_X33Y52         FDRE                                         r  mult0/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.047     0.479    mult0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mult0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y52         FDRE                                         r  mult0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[4]/Q
                         net (fo=1, routed)           0.116     0.667    vWrite00/out_reg[31]_1[4]
    SLICE_X32Y52         FDRE                                         r  vWrite00/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    vWrite00/clk
    SLICE_X32Y52         FDRE                                         r  vWrite00/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.059     0.491    vWrite00/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mult0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X31Y51         FDRE                                         r  mult0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[2]/Q
                         net (fo=1, routed)           0.112     0.663    vWrite00/out_reg[31]_1[2]
    SLICE_X30Y51         FDRE                                         r  vWrite00/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    vWrite00/clk
    SLICE_X30Y51         FDRE                                         r  vWrite00/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.052     0.484    vWrite00/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mult0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X30Y52         FDRE                                         r  mult0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult0/out_reg[10]/Q
                         net (fo=1, routed)           0.112     0.686    vWrite00/out_reg[31]_1[10]
    SLICE_X31Y53         FDRE                                         r  vWrite00/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    vWrite00/clk
    SLICE_X31Y53         FDRE                                         r  vWrite00/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.070     0.502    vWrite00/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y51         FDRE                                         r  mult0/out_tmp_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[6]__0/Q
                         net (fo=1, routed)           0.145     0.696    mult0/out_tmp_reg[6]__0_n_0
    SLICE_X33Y51         FDRE                                         r  mult0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=223, unset)          0.432     0.432    mult0/clk
    SLICE_X33Y51         FDRE                                         r  mult0/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult0/out_tmp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y50  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y50  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y56  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y54  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y54  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y55  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y55  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y55  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y50  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y50  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y56  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y50  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y50  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y56  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[18]/C



