
*** Running vivado
    with args -log top_DelayTest.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_DelayTest.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_DelayTest.tcl -notrace
Command: synth_design -top top_DelayTest -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-86] Your Synthesis license expires in 14 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 409.707 ; gain = 104.469
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port trigger is neither a static name nor a globally static expression [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:776]
WARNING: [Synth 8-1565] actual for formal port analog is neither a static name nor a globally static expression [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:799]
WARNING: [Synth 8-1565] actual for formal port d0 is neither a static name nor a globally static expression [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:800]
WARNING: [Synth 8-1565] actual for formal port d1 is neither a static name nor a globally static expression [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:801]
WARNING: [Synth 8-1565] actual for formal port d2 is neither a static name nor a globally static expression [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:802]
WARNING: [Synth 8-1565] actual for formal port d3 is neither a static name nor a globally static expression [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:803]
WARNING: [Synth 8-2519] partially associated formal dout cannot have actual OPEN [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:418]
WARNING: [Synth 8-2519] partially associated formal dout cannot have actual OPEN [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:433]
INFO: [Synth 8-638] synthesizing module 'TOP_DelayTest' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:96]
INFO: [Synth 8-3491] module 'ftdi245_cdc' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:39' bound to instance 'Inst_ftdi245_cdc' of component 'ftdi245_cdc' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
INFO: [Synth 8-638] synthesizing module 'ftdi245_cdc' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:166]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:220]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:222]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:227]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:229]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:234]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:240]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:250]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:251]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:257]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:260]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:269]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:274]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:280]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:282]
INFO: [Synth 8-3491] module 'ftdi245' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245.vhd:40' bound to instance 'Inst_ftdi245' of component 'ftdi245' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'spi93lc56_16bit' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/spi93lc56_16bit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'spi93lc56_16bit' (1#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/spi93lc56_16bit.vhd:51]
INFO: [Synth 8-3491] module 'FTDI_FIFOs' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/realtime/FTDI_FIFOs_stub.vhdl:5' bound to instance 'ADDRESS_FIFO' of component 'FTDI_FIFOs' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:383]
INFO: [Synth 8-638] synthesizing module 'FTDI_FIFOs' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/realtime/FTDI_FIFOs_stub.vhdl:21]
INFO: [Synth 8-3491] module 'FTDI_FIFOs' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/realtime/FTDI_FIFOs_stub.vhdl:5' bound to instance 'DATAWRITE_FIFO' of component 'FTDI_FIFOs' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:408]
INFO: [Synth 8-3491] module 'FTDI_FIFOs' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/realtime/FTDI_FIFOs_stub.vhdl:5' bound to instance 'DATA_READ_FIFO' of component 'FTDI_FIFOs' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:423]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:489]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_async_rst' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177' bound to instance 'xpm_cdc_async_rst_inst' of component 'xpm_cdc_async_rst' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:755]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (5#1377) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
WARNING: [Synth 8-614] signal 'fifo_reset3b' is read in the process but is not in the sensitivity list [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:770]
WARNING: [Synth 8-6014] Unused sequential element rreg_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:670]
WARNING: [Synth 8-3848] Net REG_UNIQUE_WR in module/entity ftdi245_cdc does not have driver. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'ftdi245_cdc' (6#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:166]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO0_BUFF' to cell 'IOBUF' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:637]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO2_BUFF' to cell 'IOBUF' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:650]
INFO: [Synth 8-3491] module 'main_clk_gen' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/realtime/main_clk_gen_stub.vhdl:5' bound to instance 'mcg' of component 'main_clk_gen' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:663]
INFO: [Synth 8-638] synthesizing module 'main_clk_gen' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/realtime/main_clk_gen_stub.vhdl:15]
INFO: [Synth 8-3491] module 'clk_125MHZ' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/realtime/clk_125MHZ_stub.vhdl:5' bound to instance 'clk125' of component 'CLK_125MHZ' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:672]
INFO: [Synth 8-638] synthesizing module 'clk_125MHZ' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/realtime/clk_125MHZ_stub.vhdl:13]
INFO: [Synth 8-3491] module 'scidk_internal_i2c_manager' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/scidk_internal_i2c_manager.vhd:17' bound to instance 'Inst_scidk_internal_i2c_manager' of component 'scidk_internal_i2c_manager' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:679]
INFO: [Synth 8-638] synthesizing module 'scidk_internal_i2c_manager' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/scidk_internal_i2c_manager.vhd:27]
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master_scidk_config' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/i2c_master_scidk_config.vhd:6' bound to instance 'iic_master' of component 'i2c_master_scidk_config' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/scidk_internal_i2c_manager.vhd:65]
INFO: [Synth 8-638] synthesizing module 'i2c_master_scidk_config' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/i2c_master_scidk_config.vhd:24]
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master_scidk_config' (7#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/i2c_master_scidk_config.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element resetn_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/scidk_internal_i2c_manager.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'scidk_internal_i2c_manager' (8#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/scidk_internal_i2c_manager.vhd:27]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter noise_filter bound to: 0 - type: integer 
	Parameter data_delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'TRIGGER_LEADING' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:22' bound to instance 'U2' of component 'TRIGGER_LEADING' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:703]
INFO: [Synth 8-638] synthesizing module 'TRIGGER_LEADING' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:41]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter noise_filter bound to: 0 - type: integer 
	Parameter data_delay bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:55]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'TRIGGER_LEADING' (9#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:41]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter noise_filter bound to: 0 - type: integer 
	Parameter data_delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'TRIGGER_LEADING' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:22' bound to instance 'U3' of component 'TRIGGER_LEADING' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:720]
	Parameter maxDelay bound to: 1024 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SYNC_DELAY' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:23' bound to instance 'U11' of component 'SYNC_DELAY' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:743]
INFO: [Synth 8-638] synthesizing module 'SYNC_DELAY' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:111]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (10#1377) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (11#1377) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SYNC_DELAY' (12#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U12' of component 'SW_GATE_AND_DELAY' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:755]
INFO: [Synth 8-638] synthesizing module 'SW_GATE_AND_DELAY' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
WARNING: [Synth 8-614] signal 'intReset' is read in the process but is not in the sensitivity list [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:49]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:85]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SW_GATE_AND_DELAY' (13#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter CHANNEL_COUNT bound to: 2 - type: integer 
	Parameter CLK_FREQ bound to: 650000000 - type: integer 
INFO: [Synth 8-3491] module 'MCRateMeter' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:33' bound to instance 'U19' of component 'MCRateMeter' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:771]
INFO: [Synth 8-638] synthesizing module 'MCRateMeter' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:48]
	Parameter CHANNEL_COUNT bound to: 2 - type: integer 
	Parameter CLK_FREQ bound to: 650000000 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (14#1377) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single' (15#1377) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized0' (15#1377) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized0' (15#1377) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'MCRateMeter' (16#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:48]
	Parameter A_SIZE bound to: 16 - type: integer 
	Parameter SIGN bound to: UNSIGNED - type: string 
	Parameter AN_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'polinvert' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/polinvert.vhd:14' bound to instance 'U20' of component 'polinvert' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:784]
INFO: [Synth 8-638] synthesizing module 'polinvert' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/polinvert.vhd:24]
	Parameter A_SIZE bound to: 16 - type: integer 
	Parameter AN_SIZE bound to: 12 - type: integer 
	Parameter SIGN bound to: UNSIGNED - type: string 
INFO: [Synth 8-256] done synthesizing module 'polinvert' (17#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/polinvert.vhd:24]
	Parameter channels bound to: 2 - type: integer 
	Parameter memLength bound to: 1024 - type: integer 
	Parameter wordWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'XLX_OSCILLOSCOPE_SYNC' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:23' bound to instance 'U22' of component 'xlx_oscilloscope_sync' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:793]
INFO: [Synth 8-638] synthesizing module 'XLX_OSCILLOSCOPE_SYNC' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:53]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter memLength bound to: 1024 - type: integer 
	Parameter channels bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:78]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:95]
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 20 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:120]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 20 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 20 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 20 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 20 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 20 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 20 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 20 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 20 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (17#1377) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized0' (17#1377) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 20 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:120]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3936] Found unconnected internal register 'oCONFIG_ARM_reg' and it is trimmed from '32' to '1' bits. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'XLX_OSCILLOSCOPE_SYNC' (18#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd:53]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U23' of component 'SW_GATE_AND_DELAY' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:821]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net led_0 in module/entity TOP_DelayTest does not have driver. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:64]
WARNING: [Synth 8-3848] Net led_1 in module/entity TOP_DelayTest does not have driver. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:65]
WARNING: [Synth 8-3848] Net BUS_Flash_0_READ_DATA in module/entity TOP_DelayTest does not have driver. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:261]
WARNING: [Synth 8-3848] Net BUS_Flash_0_VLD in module/entity TOP_DelayTest does not have driver. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:266]
WARNING: [Synth 8-3848] Net REG_FLASH_CNTR_RD in module/entity TOP_DelayTest does not have driver. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:268]
WARNING: [Synth 8-3848] Net REG_FLASH_ADDRESS_RD in module/entity TOP_DelayTest does not have driver. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:273]
WARNING: [Synth 8-3848] Net BUS_Test_0_READ_DATA in module/entity TOP_DelayTest does not have driver. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'TOP_DelayTest' (19#1377) [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:96]
WARNING: [Synth 8-3917] design TOP_DelayTest has port OE_ADC_A driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port SHND_ADC_A driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port OE_ADC_B driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port SHND_ADC_B driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port lemo_dir_a driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port lemo_dir_b driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port lemo_oe driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design XLX_OSCILLOSCOPE_SYNC has unconnected port CONFIG_PRETRIGGER[31]
WARNING: [Synth 8-3331] design polinvert has unconnected port a[15]
WARNING: [Synth 8-3331] design polinvert has unconnected port a[14]
WARNING: [Synth 8-3331] design polinvert has unconnected port a[13]
WARNING: [Synth 8-3331] design polinvert has unconnected port a[12]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[15]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[14]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[13]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[12]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[11]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[8]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[7]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[6]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[5]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[4]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[3]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[2]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[1]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[31]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[30]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[29]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[28]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[27]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[26]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[25]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[24]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[23]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[22]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[21]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[20]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[19]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[18]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[17]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[16]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[15]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[14]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[13]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[12]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[11]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[10]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[9]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[8]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[7]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[6]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[5]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[4]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[3]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[2]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[1]
WARNING: [Synth 8-3331] design ftdi245_cdc has unconnected port REG_UNIQUE_WR[0]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port led_0[0]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port led_1[0]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_A_IN[1]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_A_IN[0]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_B_IN[13]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_B_IN[12]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_B_IN[11]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_B_IN[10]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_B_IN[9]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_B_IN[8]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_B_IN[7]
WARNING: [Synth 8-3331] design TOP_DelayTest has unconnected port ADC_B_IN[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 488.836 ; gain = 183.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[31] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[30] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[29] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[28] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[27] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[26] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[25] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[24] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[23] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[22] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[21] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[20] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[19] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[18] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[17] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[16] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[15] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[14] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[13] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[12] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[11] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[10] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[9] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[8] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[7] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[6] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[5] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[4] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[3] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_IO_RD[2] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[31] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[30] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[29] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[28] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[27] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[26] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[25] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[24] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[23] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[22] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[21] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[20] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[19] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[18] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[17] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[16] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[15] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[14] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[13] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[12] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[11] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[10] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[9] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[8] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[7] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[6] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[5] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[4] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[3] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[2] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[1] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_READ_DATA[0] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:BUS_Flash_0_VLD[0] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[31] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[30] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[29] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[28] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[27] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[26] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[25] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[24] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[23] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[22] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[21] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[20] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[19] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[18] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[17] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[16] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[15] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[14] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[13] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[12] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[11] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[10] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[9] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[8] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[7] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[6] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[5] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[4] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[3] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[2] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[1] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_CNTR_RD[0] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_ADDRESS_RD[31] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_ADDRESS_RD[30] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_ADDRESS_RD[29] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_ADDRESS_RD[28] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
WARNING: [Synth 8-3295] tying undriven pin Inst_ftdi245_cdc:REG_FLASH_ADDRESS_RD[27] to constant 0 [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/top_DelayTest.vhd:491]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 488.836 ; gain = 183.598
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp3/clk_125MHZ_in_context.xdc] for cell 'clk125'
Finished Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp3/clk_125MHZ_in_context.xdc] for cell 'clk125'
Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp4/FTDI_FIFOs_in_context.xdc] for cell 'Inst_ftdi245_cdc/ADDRESS_FIFO'
Finished Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp4/FTDI_FIFOs_in_context.xdc] for cell 'Inst_ftdi245_cdc/ADDRESS_FIFO'
Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp4/FTDI_FIFOs_in_context.xdc] for cell 'Inst_ftdi245_cdc/DATAWRITE_FIFO'
Finished Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp4/FTDI_FIFOs_in_context.xdc] for cell 'Inst_ftdi245_cdc/DATAWRITE_FIFO'
Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp4/FTDI_FIFOs_in_context.xdc] for cell 'Inst_ftdi245_cdc/DATA_READ_FIFO'
Finished Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp4/FTDI_FIFOs_in_context.xdc] for cell 'Inst_ftdi245_cdc/DATA_READ_FIFO'
Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp5/main_clk_gen_in_context.xdc] for cell 'mcg'
Finished Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/.Xil/Vivado-24952-PHYS-NC3124-D02/dcp5/main_clk_gen_in_context.xdc] for cell 'mcg'
Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/constrs_1/imports/HDL/SCIDK_constraints.xdc]
WARNING: [Vivado 12-508] No pins matched 'mcg/inst/mmcm_adv_inst/CLKOUT0'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/constrs_1/imports/HDL/SCIDK_constraints.xdc:161]
Finished Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/constrs_1/imports/HDL/SCIDK_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/constrs_1/imports/HDL/SCIDK_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_DelayTest_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/constrs_1/imports/HDL/SCIDK_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_DelayTest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_DelayTest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/dont_touch.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Inst_ftdi245_cdc/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Inst_ftdi245_cdc/xpm_cdc_async_rst_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_DelayTest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_DelayTest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'Vivado 12-3272' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'XPM_CDC_SINGLE: TCL 1000' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U19/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_DelayTest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_DelayTest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U11/USE_RAM.xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U11/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U12/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U12/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U23/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U23/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U22/GENCH[0].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U22/GENCH[0].xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U22/GENCH[1].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U22/GENCH[1].xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_DelayTest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_DelayTest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 819.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 819.762 ; gain = 514.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 819.762 ; gain = 514.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Inst_ftdi245_cdc/ADDRESS_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inst_ftdi245_cdc/DATAWRITE_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inst_ftdi245_cdc/DATA_READ_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inst_ftdi245_cdc/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U11/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U12/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U22/\GENCH[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U22/\GENCH[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U23/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk125. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcg. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 819.762 ; gain = 514.523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'EEPROM_SM_reg' in module 'spi93lc56_16bit'
INFO: [Synth 8-5545] ROM "edge" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waittime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iECLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dummytime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_n" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_n" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_n" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_n" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "A_n" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "loop_counter_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "F" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "g" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "DNA_READ" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SM_SEC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DNA_COUNTER" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DNA_SHIFT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iCAPCLOCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restart_validation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VERIFICATION_KEY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iINFO_SN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iINFO_OPTIONS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "startupsm_eeprom" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startup_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "DNA_READ" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SM_SEC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DNA_COUNTER" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DNA_SHIFT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iCAPCLOCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restart_validation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VERIFICATION_KEY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iINFO_SN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iINFO_OPTIONS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "startupsm_eeprom" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startup_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "EEPROM_READ_COMPLETED" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'SM_SEC_reg' in module 'security'
INFO: [Synth 8-5545] ROM "timeout_cntr2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'INT_thrs_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:498]
INFO: [Synth 8-4471] merging register 'INT_inhib_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:501]
INFO: [Synth 8-4471] merging register 'INT_trigpol_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:504]
INFO: [Synth 8-4471] merging register 'INT_inhibtop_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:507]
INFO: [Synth 8-4471] merging register 'INT_top_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:510]
INFO: [Synth 8-4471] merging register 'INT_delay_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:513]
INFO: [Synth 8-4471] merging register 'INT_gate_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:516]
INFO: [Synth 8-4471] merging register 'INT_Oscilloscope_0_READ_STATUS_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:519]
INFO: [Synth 8-4471] merging register 'INT_Oscilloscope_0_READ_POSITION_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:520]
INFO: [Synth 8-4471] merging register 'INT_OFFSET_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:534]
INFO: [Synth 8-4471] merging register 'INT_FLASH_ADDRESS_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:538]
WARNING: [Synth 8-6014] Unused sequential element INT_thrs_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:498]
WARNING: [Synth 8-6014] Unused sequential element INT_inhib_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:501]
WARNING: [Synth 8-6014] Unused sequential element INT_trigpol_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:504]
WARNING: [Synth 8-6014] Unused sequential element INT_inhibtop_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:507]
WARNING: [Synth 8-6014] Unused sequential element INT_top_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:510]
WARNING: [Synth 8-6014] Unused sequential element INT_delay_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element INT_gate_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:516]
WARNING: [Synth 8-6014] Unused sequential element INT_Oscilloscope_0_READ_STATUS_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element INT_Oscilloscope_0_READ_POSITION_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:520]
WARNING: [Synth 8-6014] Unused sequential element INT_OFFSET_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element INT_FLASH_ADDRESS_RD_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/ftdi245_cdc.vhd:538]
INFO: [Synth 8-5544] ROM "rd_fifo_wr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "st_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_fifo_wr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "st_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_scidk_config'
INFO: [Synth 8-5546] ROM "scl_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stretch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sda_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loffset_reg' and it is trimmed from '16' to '12' bits. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/scidk_internal_i2c_manager.vhd:97]
INFO: [Synth 8-5545] ROM "EXTSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startup_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element startup_counter_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/scidk_internal_i2c_manager.vhd:89]
INFO: [Synth 8-5545] ROM "trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5545] ROM "sec_pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sec_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0] was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].TOTAL_RCOUNTERS_reg[0] was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[1].RUNTIME_COUNTERS_reg[1] was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[1].TOTAL_RCOUNTERS_reg[1] was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
INFO: [Synth 8-5545] ROM "RunningPostTrigger" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "READ_STATUS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D0high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D1high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D2high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D3high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ceDEC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stTrig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RunningPostTrigger" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "READ_STATUS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D0high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D1high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D2high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D3high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ceDEC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stTrig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5545] ROM "pw_led_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "power_led_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "power_led_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                              000 |                              000
                  sstart |                              001 |                              001
                 sstart1 |                              010 |                              010
                  swrite |                              011 |                              011
                    send |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EEPROM_SM_reg' using encoding 'sequential' in module 'spi93lc56_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             1010
                 iSTATE3 |                              100 |                             1011
                 iSTATE4 |                              101 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_SEC_reg' using encoding 'sequential' in module 'security'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0000 |                             0000
                   start |                             0001 |                             0001
                 command |                             0010 |                             0010
                slv_ack1 |                             0011 |                             0011
                      wr |                             0100 |                             0100
                slv_ack2 |                             0101 |                             0110
                      rd |                             0110 |                             0101
                mstr_ack |                             0111 |                             0111
                    stop |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master_scidk_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 819.762 ; gain = 514.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |ftdi245__GCB0      |           1|     34187|
|2     |ftdi245__GCB1      |           1|      7398|
|3     |ftdi245_cdc__GC0   |           1|      3283|
|4     |TOP_DelayTest__GC0 |           1|     11096|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 21    
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              352 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 55    
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 21    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 71    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 74    
	                1 Bit    Registers := 255   
+---RAMs : 
	              20K Bit         RAMs := 2     
	             1024 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	  11 Input    512 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 2     
	   4 Input    352 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	  14 Input    128 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 59    
	   5 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	  14 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 3     
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 10    
	  11 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   5 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 30    
	   6 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 19    
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 137   
	   5 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP_DelayTest 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spi93lc56_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
Module MD5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	  11 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  11 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
Module security 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              352 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    352 Bit        Muxes := 2     
	   4 Input    352 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	  14 Input    128 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 7     
	  14 Input     32 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 11    
Module ftdi245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  11 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 10    
	  11 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	  11 Input      8 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 23    
	   8 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  11 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 53    
	   6 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 21    
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module ftdi245_cdc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 5     
Module i2c_master_scidk_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
Module scidk_internal_i2c_manager 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_cdc_single__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MCRateMeter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module polinvert 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module XLX_OSCILLOSCOPE_SYNC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 22    
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "waittime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "edge" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iECLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dummytime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_n" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_n" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_n" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_n" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startup_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startupsm_eeprom" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "SM_SEC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DNA_COUNTER" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "timeout_cntr2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element iic_master/data_rx_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/i2c_master_scidk_config.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element iic_master/data_rd_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/i2c_master_scidk_config.vhd:87]
INFO: [Synth 8-5546] ROM "iic_master/stretch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iic_master/data_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iic_master/scl_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "startup_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EXTSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element startup_counter_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/scidk_internal_i2c_manager.vhd:89]
INFO: [Synth 8-5545] ROM "trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5545] ROM "sec_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sec_pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[1].TOTAL_RCOUNTERS_reg[1] was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].TOTAL_RCOUNTERS_reg[0] was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[1].RUNTIME_COUNTERS_reg[1] was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0] was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ceDEC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stTrig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RunningPostTrigger" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "READ_STATUS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D0high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D1high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D2high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D3high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5545] ROM "pw_led_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "power_led_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "power_led_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design TOP_DelayTest has port OE_ADC_A driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port SHND_ADC_A driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port OE_ADC_B driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port SHND_ADC_B driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port lemo_dir_a driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port lemo_dir_b driven by constant 0
WARNING: [Synth 8-3917] design TOP_DelayTest has port lemo_oe driven by constant 0
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[158]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[222]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[254]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[190]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[142]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[206]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[238]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[174]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[150]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[214]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[246]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[182]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[134]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[198]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[230]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[166]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[154]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[218]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[250]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[186]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[138]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[202]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[234]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[170]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[146]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[210]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[242]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[178]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[130]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[194]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[226]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[162]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[156]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[220]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[252]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[188]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[140]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[204]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[236]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[172]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[148]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[212]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[244]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[180]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[132]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[196]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[228]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[164]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[152]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[216]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[248]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[184]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[136]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[200]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[232]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[168]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[144]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[208]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[240]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[176]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[128]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[192]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[224]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[160]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[157]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[221]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[253]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[189]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[141]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[205]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[237]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[173]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[149]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[213]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[245]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[181]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[133]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[197]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[229]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[165]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[153]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[217]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[249]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[185]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[137]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[201]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[233]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[169]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[145]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[209]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[241]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[177]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[129]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[139]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[193]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[225]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[139]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[161]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[155]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[219]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[251]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[131]'
INFO: [Synth 8-3886] merging instance 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[187]' (FDE) to 'Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5_input_reg[139]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/\md5_input_reg[191] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/\md5_input_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5i/\g_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_ftdi245_cdc/Inst_ftdi245/i_0/SEC_SYS/md5i/\state_reg[4] )
WARNING: [Synth 8-3332] Sequential element (state_reg[4]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[31]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[30]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[29]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[28]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[27]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[26]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[25]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[24]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[23]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[22]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[21]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[20]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[19]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[18]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[17]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[16]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[15]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[14]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[13]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[12]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[11]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[10]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[9]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (g_reg[0]) is unused and will be removed from module MD5.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[351]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[350]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[349]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[348]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[347]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[346]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[345]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[344]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[343]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[342]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[341]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[340]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[339]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[338]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[337]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[336]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[335]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[334]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[333]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[332]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[331]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[330]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[329]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[328]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[327]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[326]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[325]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[324]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[323]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[322]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[321]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[320]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[319]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[318]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[317]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[316]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[315]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[314]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[313]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[312]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[311]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[310]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[309]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[308]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[307]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[306]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[305]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[304]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[303]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[302]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[301]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[300]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[299]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[298]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[297]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[296]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[295]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[294]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[293]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[292]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[291]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[290]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[289]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[288]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[287]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[286]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[285]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[284]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[283]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[282]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[281]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[280]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[279]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[278]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[277]) is unused and will be removed from module security.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_ftdi245_cdc/i_0/\INT_FLASH_CNTR_WR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_ftdi245_cdc/i_0/\INT_IO_RD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_ftdi245_cdc/i_0/\INT_pol_RD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U22/GENCH[1].TriggerData_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\U23/iGATE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U23/iGATE_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U2/MemOutput_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\U12/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U22/D3high_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U19/iRUN_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U12/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\Inst_scidk_internal_i2c_manager/IIC_devaddress_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Inst_scidk_internal_i2c_manager/IIC_rw_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Inst_scidk_internal_i2c_manager/IIC_devaddress_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U22/GENCH[1].TriggerDataOld_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U2/MemOutput_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U19/oiRUN_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\Inst_scidk_internal_i2c_manager/iic_master/addr_rw_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Inst_scidk_internal_i2c_manager/iic_master/addr_rw_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U22/tMemD3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U2/MemOutput_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U22/GENCH[0].TriggerData_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U22/GENCH[0].TriggerDataOld_reg[0][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 819.762 ; gain = 514.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|MD5         | S[0]       | 64x5          | LUT            | 
|MD5         | K[0]       | 64x32         | LUT            | 
|MD5         | S[0]       | 64x5          | LUT            | 
|MD5         | K[0]       | 64x32         | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 20(NO_CHANGE)    | W |   | 1 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 20(NO_CHANGE)    | W |   | 1 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |ftdi245__GCB0      |           1|      8122|
|2     |ftdi245__GCB1      |           1|      3233|
|3     |ftdi245_cdc__GC0   |           1|      2700|
|4     |TOP_DelayTest__GC0 |           1|      3961|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk125/clk_out1' to pin 'clk125/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcg/clk_out2' to pin 'mcg/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcg/sample_clk' to pin 'mcg/bbstub_sample_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'xpm_cdc_async_rst_inst/src_arst' to pin 'in00_inferred__0/i_0/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 921.508 ; gain = 616.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:29 . Memory (MB): peak = 929.781 ; gain = 624.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 20(NO_CHANGE)    | W |   | 1 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 20(NO_CHANGE)    | W |   | 1 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |ftdi245__GCB0      |           1|      8122|
|2     |ftdi245__GCB1      |           1|      3233|
|3     |ftdi245_cdc__GC0   |           1|      2700|
|4     |TOP_DelayTest__GC0 |           1|      3961|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U22/GENCH[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U22/GENCH[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 934.605 ; gain = 629.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:02:43 . Memory (MB): peak = 934.605 ; gain = 629.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:35 ; elapsed = 00:02:43 . Memory (MB): peak = 934.605 ; gain = 629.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 934.605 ; gain = 629.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 934.605 ; gain = 629.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:02:44 . Memory (MB): peak = 934.605 ; gain = 629.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:02:44 . Memory (MB): peak = 934.605 ; gain = 629.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TOP_DelayTest | U2/DELAYED_DATA_reg[11] | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+--------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |FTDI_FIFOs    |         3|
|2     |main_clk_gen  |         1|
|3     |clk_125MHZ    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |FTDI_FIFOs_bbox_2   |     1|
|2     |FTDI_FIFOs_bbox_3   |     1|
|3     |FTDI_FIFOs_bbox_4   |     1|
|4     |clk_125MHZ_bbox_6   |     1|
|5     |main_clk_gen_bbox_5 |     1|
|6     |BUFG                |     2|
|7     |CARRY4              |   357|
|8     |DNA_PORT            |     1|
|9     |LUT1                |   666|
|10    |LUT2                |   598|
|11    |LUT3                |   449|
|12    |LUT4                |   631|
|13    |LUT5                |  1000|
|14    |LUT6                |  1333|
|15    |MUXF7               |    46|
|16    |RAMB18E1_1          |     3|
|17    |RAMB36E1            |     2|
|18    |SRL16E              |    12|
|19    |FDCE                |   920|
|20    |FDPE                |   146|
|21    |FDRE                |  2986|
|22    |FDSE                |    72|
|23    |IBUF                |    17|
|24    |IOBUF               |    11|
|25    |OBUF                |    25|
|26    |OBUFT               |     3|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------------+------+
|      |Instance                                     |Module                                          |Cells |
+------+---------------------------------------------+------------------------------------------------+------+
|1     |top                                          |                                                |  9395|
|2     |  Inst_ftdi245_cdc                           |ftdi245_cdc                                     |  6671|
|3     |    Inst_ftdi245                             |ftdi245                                         |  5237|
|4     |      SEC_SYS                                |security                                        |  3716|
|5     |        Inst_spi93lc56_16bit                 |spi93lc56_16bit                                 |   629|
|6     |        md5i                                 |MD5                                             |  1648|
|7     |    xpm_cdc_async_rst_inst                   |xpm_cdc_async_rst                               |     5|
|8     |  Inst_scidk_internal_i2c_manager            |scidk_internal_i2c_manager                      |   176|
|9     |    iic_master                               |i2c_master_scidk_config                         |    90|
|10    |  U11                                        |SYNC_DELAY                                      |   108|
|11    |    \USE_RAM.xpm_memory_sdpram_inst          |xpm_memory_sdpram                               |     1|
|12    |      xpm_memory_base_inst                   |xpm_memory_base                                 |     1|
|13    |  U12                                        |SW_GATE_AND_DELAY__xdcDup__1                    |   141|
|14    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__3                            |     1|
|15    |      xpm_memory_base_inst                   |xpm_memory_base__3                              |     1|
|16    |  U19                                        |MCRateMeter                                     |   927|
|17    |    \CPS_GENERATE[0].SYNC_WORD_CPS           |xpm_cdc_array_single__xdcDup__1                 |   160|
|18    |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__34                              |     5|
|19    |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__35                              |     5|
|20    |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__36                              |     5|
|21    |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__37                              |     5|
|22    |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__38                              |     5|
|23    |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__39                              |     5|
|24    |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__40                              |     5|
|25    |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__41                              |     5|
|26    |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__42                              |     5|
|27    |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__43                              |     5|
|28    |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__44                              |     5|
|29    |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__45                              |     5|
|30    |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__46                              |     5|
|31    |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__47                              |     5|
|32    |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__48                              |     5|
|33    |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__49                              |     5|
|34    |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__50                              |     5|
|35    |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__51                              |     5|
|36    |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__52                              |     5|
|37    |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__53                              |     5|
|38    |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__54                              |     5|
|39    |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__55                              |     5|
|40    |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__56                              |     5|
|41    |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__57                              |     5|
|42    |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__58                              |     5|
|43    |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__59                              |     5|
|44    |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__60                              |     5|
|45    |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__61                              |     5|
|46    |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__62                              |     5|
|47    |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__63                              |     5|
|48    |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__64                              |     5|
|49    |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single                                  |     5|
|50    |    \CPS_GENERATE[0].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized0__xdcDup__1 |    96|
|51    |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__34              |     3|
|52    |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__35              |     3|
|53    |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__36              |     3|
|54    |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__37              |     3|
|55    |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__38              |     3|
|56    |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__39              |     3|
|57    |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__40              |     3|
|58    |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__41              |     3|
|59    |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__42              |     3|
|60    |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__43              |     3|
|61    |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__44              |     3|
|62    |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__45              |     3|
|63    |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__46              |     3|
|64    |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__47              |     3|
|65    |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__48              |     3|
|66    |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__49              |     3|
|67    |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__50              |     3|
|68    |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__51              |     3|
|69    |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__52              |     3|
|70    |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__53              |     3|
|71    |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__54              |     3|
|72    |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__55              |     3|
|73    |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__56              |     3|
|74    |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__57              |     3|
|75    |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__58              |     3|
|76    |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__59              |     3|
|77    |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__60              |     3|
|78    |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__61              |     3|
|79    |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__62              |     3|
|80    |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__63              |     3|
|81    |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__64              |     3|
|82    |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0                  |     3|
|83    |    \CPS_GENERATE[1].SYNC_WORD_CPS           |xpm_cdc_array_single                            |   160|
|84    |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__2                               |     5|
|85    |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__3                               |     5|
|86    |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__4                               |     5|
|87    |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__5                               |     5|
|88    |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__6                               |     5|
|89    |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__7                               |     5|
|90    |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__8                               |     5|
|91    |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__9                               |     5|
|92    |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__10                              |     5|
|93    |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__11                              |     5|
|94    |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__12                              |     5|
|95    |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__13                              |     5|
|96    |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__14                              |     5|
|97    |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__15                              |     5|
|98    |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__16                              |     5|
|99    |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__17                              |     5|
|100   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__18                              |     5|
|101   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__19                              |     5|
|102   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__20                              |     5|
|103   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__21                              |     5|
|104   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__22                              |     5|
|105   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__23                              |     5|
|106   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__24                              |     5|
|107   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__25                              |     5|
|108   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__26                              |     5|
|109   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__27                              |     5|
|110   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__28                              |     5|
|111   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__29                              |     5|
|112   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__30                              |     5|
|113   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__31                              |     5|
|114   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__32                              |     5|
|115   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__33                              |     5|
|116   |    \CPS_GENERATE[1].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized0            |    96|
|117   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__2               |     3|
|118   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__3               |     3|
|119   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__4               |     3|
|120   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__5               |     3|
|121   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__6               |     3|
|122   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__7               |     3|
|123   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__8               |     3|
|124   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__9               |     3|
|125   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__10              |     3|
|126   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized0__11              |     3|
|127   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__12              |     3|
|128   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__13              |     3|
|129   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__14              |     3|
|130   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__15              |     3|
|131   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__16              |     3|
|132   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__17              |     3|
|133   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__18              |     3|
|134   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__19              |     3|
|135   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__20              |     3|
|136   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__21              |     3|
|137   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__22              |     3|
|138   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__23              |     3|
|139   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__24              |     3|
|140   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__25              |     3|
|141   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__26              |     3|
|142   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__27              |     3|
|143   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__28              |     3|
|144   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__29              |     3|
|145   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__30              |     3|
|146   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__31              |     3|
|147   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__32              |     3|
|148   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__33              |     3|
|149   |  U2                                         |TRIGGER_LEADING                                 |   188|
|150   |  U20                                        |polinvert                                       |    12|
|151   |  U22                                        |XLX_OSCILLOSCOPE_SYNC                           |   740|
|152   |    \GENCH[0].xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__1            |     2|
|153   |      xpm_memory_base_inst                   |xpm_memory_base__parameterized0__1              |     2|
|154   |    \GENCH[1].xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0               |     2|
|155   |      xpm_memory_base_inst                   |xpm_memory_base__parameterized0                 |     2|
|156   |  U23                                        |SW_GATE_AND_DELAY                               |   127|
|157   |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__2                            |     1|
|158   |      xpm_memory_base_inst                   |xpm_memory_base__2                              |     1|
|159   |  U3                                         |TRIGGER_LEADING_0                               |   164|
+------+---------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:37 ; elapsed = 00:02:45 . Memory (MB): peak = 934.605 ; gain = 629.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 771 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:02:32 . Memory (MB): peak = 934.605 ; gain = 298.441
Synthesis Optimization Complete : Time (s): cpu = 00:02:37 ; elapsed = 00:02:45 . Memory (MB): peak = 934.605 ; gain = 629.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/FIFO_mode'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/RTX_read_machine[0]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/RTX_read_machine[1]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/RTX_read_machine[2]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/RTX_read_machine[3]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/address_fifo_full'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[0]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[10]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[11]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[12]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[13]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[14]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[15]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[16]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[17]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[18]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[19]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[1]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[20]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[21]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[22]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[23]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[2]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[3]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[4]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[5]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[6]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[7]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[8]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/burst_paylan[9]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[0]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[10]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[11]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[12]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[13]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[14]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[15]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[16]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[17]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[18]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[19]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[1]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[20]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[21]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[22]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[23]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[24]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[25]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[26]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[27]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[28]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[29]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[2]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[30]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[31]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[3]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[4]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[5]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[6]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[7]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[8]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd[9]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[0]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[10]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[11]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[12]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[13]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[14]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[15]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[16]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[17]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[18]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[19]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[1]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[20]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[21]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[22]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[23]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[24]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[25]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[26]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[27]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[28]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[29]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[2]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[30]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[31]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[3]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[4]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[5]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[6]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[7]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[8]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/data_rd_e[9]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/direction'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/fifo_address_full'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/footer'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/input_fifo_empty'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/int_DATA_RD[0]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Inst_ftdi245_cdc/Inst_ftdi245/int_DATA_RD[10]'; it is marked with attributes prohibiting Vivado debug.
INFO: [Common 17-14] Message 'Chipscope 16-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
529 Infos, 476 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:58 . Memory (MB): peak = 934.605 ; gain = 629.367
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/DelayTest/output/DelayTest/DelayTest.runs/synth_1/top_DelayTest.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_DelayTest_utilization_synth.rpt -pb top_DelayTest_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 934.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 18 18:26:17 2022...
