{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569431591543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569431591545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 14:13:11 2019 " "Processing started: Wed Sep 25 14:13:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569431591545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569431591545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569431591545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569431591730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569431591730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_timer_de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_timer_de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_timer_de2_115-top_a3_2019_2 " "Found design unit 1: top_timer_de2_115-top_a3_2019_2" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/top_timer_de2_115.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602969 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_timer_de2_115 " "Found entity 1: top_timer_de2_115" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/top_timer_de2_115.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569431602969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd-arch " "Found design unit 1: bcd2ssd-arch" {  } { { "bcd2ssd.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/bcd2ssd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602970 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd " "Found entity 1: bcd2ssd" {  } { { "bcd2ssd.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/bcd2ssd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569431602970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-bcd_two_digits " "Found design unit 1: timer-bcd_two_digits" {  } { { "timer.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602970 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569431602970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50mhz_10khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_50mhz_10khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_50mhz_10khz-SYN " "Found design unit 1: pll_50mhz_10khz-SYN" {  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/pll_50mhz_10khz.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602971 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_50mhz_10khz " "Found entity 1: pll_50mhz_10khz" {  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/pll_50mhz_10khz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569431602971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer2-rtl " "Found design unit 1: timer2-rtl" {  } { { "timer2.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/timer2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602972 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer2 " "Found entity 1: timer2" {  } { { "timer2.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/timer2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569431602972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569431602972 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_map " "Current module quartus_map ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Analysis & Synthesis" 0 -1 1569431613264 ""}
