searchState.loadedDescShard("imxrt_ral", 0, "This package provides a register access layer (RAL) for …\n123 - ACMP1\n123 - ACMP1\n124 - ACMP2\n124 - ACMP2\n125 - ACMP3\n125 - ACMP3\n126 - ACMP4\n126 - ACMP4\n67 - ADC1\n67 - ADC1\n68 - ADC2\n68 - ADC2\n121 - ADC_ETC_ERROR_IRQ\n121 - ADC_ETC_ERROR_IRQ\n118 - ADC_ETC_IRQ0\n118 - ADC_ETC_IRQ0\n119 - ADC_ETC_IRQ1\n119 - ADC_ETC_IRQ1\n120 - ADC_ETC_IRQ2\n120 - ADC_ETC_IRQ2\n55 - BEE\n55 - BEE\n36 - CAN1\n36 - CAN1\n37 - CAN2\n37 - CAN2\n154 - CAN3\n154 - CAN3\n95 - CCM_1\n95 - CCM_1\n96 - CCM_2\n96 - CCM_2\n43 - CSI\n43 - CSI\n49 - CSU\n49 - CSU\n69 - DCDC\n69 - DCDC\n50 - DCP\n50 - DCP\n51 - DCP_VMI\n51 - DCP_VMI\n0 - DMA0_DMA16\n0 - DMA0_DMA16\n10 - DMA10_DMA26\n10 - DMA10_DMA26\n11 - DMA11_DMA27\n11 - DMA11_DMA27\n12 - DMA12_DMA28\n12 - DMA12_DMA28\n13 - DMA13_DMA29\n13 - DMA13_DMA29\n14 - DMA14_DMA30\n14 - DMA14_DMA30\n15 - DMA15_DMA31\n15 - DMA15_DMA31\n1 - DMA1_DMA17\n1 - DMA1_DMA17\n2 - DMA2_DMA18\n2 - DMA2_DMA18\n3 - DMA3_DMA19\n3 - DMA3_DMA19\n4 - DMA4_DMA20\n4 - DMA4_DMA20\n5 - DMA5_DMA21\n5 - DMA5_DMA21\n6 - DMA6_DMA22\n6 - DMA6_DMA22\n7 - DMA7_DMA23\n7 - DMA7_DMA23\n8 - DMA8_DMA24\n8 - DMA8_DMA24\n9 - DMA9_DMA25\n9 - DMA9_DMA25\n16 - DMA_ERROR\n16 - DMA_ERROR\n129 - ENC1\n129 - ENC1\n130 - ENC2\n130 - ENC2\n131 - ENC3\n131 - ENC3\n132 - ENC4\n132 - ENC4\n114 - ENET\n114 - ENET\n152 - ENET2\n152 - ENET2\n153 - ENET2_1588_TIMER\n153 - ENET2_1588_TIMER\n115 - ENET_1588_TIMER\n115 - ENET_1588_TIMER\n94 - EWM\n94 - EWM\n90 - FLEXIO1\n90 - FLEXIO1\n91 - FLEXIO2\n91 - FLEXIO2\n156 - FLEXIO3\n156 - FLEXIO3\n38 - FLEXRAM\n38 - FLEXRAM\n108 - FLEXSPI\n108 - FLEXSPI\n107 - FLEXSPI2\n107 - FLEXSPI2\n97 - GPC\n97 - GPC\n80 - GPIO1_COMBINED_0_15\n80 - GPIO1_COMBINED_0_15\n81 - GPIO1_COMBINED_16_31\n81 - GPIO1_COMBINED_16_31\n72 - GPIO1_INT0\n72 - GPIO1_INT0\n73 - GPIO1_INT1\n73 - GPIO1_INT1\n74 - GPIO1_INT2\n74 - GPIO1_INT2\n75 - GPIO1_INT3\n75 - GPIO1_INT3\n76 - GPIO1_INT4\n76 - GPIO1_INT4\n77 - GPIO1_INT5\n77 - GPIO1_INT5\n78 - GPIO1_INT6\n78 - GPIO1_INT6\n79 - GPIO1_INT7\n79 - GPIO1_INT7\n82 - GPIO2_COMBINED_0_15\n82 - GPIO2_COMBINED_0_15\n83 - GPIO2_COMBINED_16_31\n83 - GPIO2_COMBINED_16_31\n84 - GPIO3_COMBINED_0_15\n84 - GPIO3_COMBINED_0_15\n85 - GPIO3_COMBINED_16_31\n85 - GPIO3_COMBINED_16_31\n86 - GPIO4_COMBINED_0_15\n86 - GPIO4_COMBINED_0_15\n87 - GPIO4_COMBINED_16_31\n87 - GPIO4_COMBINED_16_31\n88 - GPIO5_COMBINED_0_15\n88 - GPIO5_COMBINED_0_15\n89 - GPIO5_COMBINED_16_31\n89 - GPIO5_COMBINED_16_31\n157 - GPIO6_7_8_9\n157 - GPIO6_7_8_9\n41 - GPR (aka “GPC”) interrupt request\n41 - GPR (aka “GPC”) interrupt request\n100 - GPT1\n100 - GPT1\n101 - GPT2\n101 - GPT2\nAn owned peripheral of type <code>T</code>, instance <code>N</code>.\nInstances for all of this device’s peripherals.\n39 - KPP\n39 - KPP\n42 - LCDIF\n42 - LCDIF\n28 - LPI2C1\n28 - LPI2C1\n29 - LPI2C2\n29 - LPI2C2\n30 - LPI2C3\n30 - LPI2C3\n31 - LPI2C4\n31 - LPI2C4\n32 - LPSPI1\n32 - LPSPI1\n33 - LPSPI2\n33 - LPSPI2\n34 - LPSPI3\n34 - LPSPI3\n35 - LPSPI4\n35 - LPSPI4\n20 - LPUART1\n20 - LPUART1\n21 - LPUART2\n21 - LPUART2\n22 - LPUART3\n22 - LPUART3\n23 - LPUART4\n23 - LPUART4\n24 - LPUART5\n24 - LPUART5\n25 - LPUART6\n25 - LPUART6\n26 - LPUART7\n26 - LPUART7\n27 - LPUART8\n27 - LPUART8\nNumber available in the NVIC for configuring priority\n122 - PIT\n122 - PIT\n61 - PMU_EVENT\n61 - PMU_EVENT\n102 - PWM1_0\n102 - PWM1_0\n103 - PWM1_1\n103 - PWM1_1\n104 - PWM1_2\n104 - PWM1_2\n105 - PWM1_3\n105 - PWM1_3\n106 - PWM1_FAULT\n106 - PWM1_FAULT\n137 - PWM2_0\n137 - PWM2_0\n138 - PWM2_1\n138 - PWM2_1\n139 - PWM2_2\n139 - PWM2_2\n140 - PWM2_3\n140 - PWM2_3\n141 - PWM2_FAULT\n141 - PWM2_FAULT\n142 - PWM3_0\n142 - PWM3_0\n143 - PWM3_1\n143 - PWM3_1\n144 - PWM3_2\n144 - PWM3_2\n145 - PWM3_3\n145 - PWM3_3\n146 - PWM3_FAULT\n146 - PWM3_FAULT\n147 - PWM4_0\n147 - PWM4_0\n148 - PWM4_1\n148 - PWM4_1\n149 - PWM4_2\n149 - PWM4_2\n150 - PWM4_3\n150 - PWM4_3\n151 - PWM4_FAULT\n151 - PWM4_FAULT\n44 - PXP\n44 - PXP\nA read-only register of type T.\n93 - RTWDOG\n93 - RTWDOG\nA read-write register of type T.\n56 - SAI1\n56 - SAI1\n57 - SAI2\n57 - SAI2\n58 - SAI3_RX\n58 - SAI3_RX\n59 - SAI3_TX\n59 - SAI3_TX\n109 - SEMC\n109 - SEMC\n46 - SNVS_HP_WRAPPER\n46 - SNVS_HP_WRAPPER\n47 - SNVS_HP_WRAPPER_TZ\n47 - SNVS_HP_WRAPPER_TZ\n48 - SNVS_LP_WRAPPER\n48 - SNVS_LP_WRAPPER\nThe instance number for a peripheral singleton.\n60 - SPDIF\n60 - SPDIF\n98 - SRC\n98 - SRC\n63 - TEMP_LOW_HIGH\n63 - TEMP_LOW_HIGH\n64 - TEMP_PANIC\n64 - TEMP_PANIC\n133 - TMR1\n133 - TMR1\n134 - TMR2\n134 - TMR2\n135 - TMR3\n135 - TMR3\n136 - TMR4\n136 - TMR4\n53 - TRNG\n53 - TRNG\n40 - TSC_DIG\n40 - TSC_DIG\n113 - USB_OTG1\n113 - USB_OTG1\n112 - USB_OTG2\n112 - USB_OTG2\n65 - USB_PHY1\n65 - USB_PHY1\n66 - USB_PHY2\n66 - USB_PHY2\n110 - USDHC1\n110 - USDHC1\n111 - USDHC2\n111 - USDHC2\nVouches for an <code>Instance&lt;T, N&gt;</code>’s validity.\n92 - WDOG1\n92 - WDOG1\n45 - WDOG2\n45 - WDOG2\nA write-only register of type T.\n116 - XBAR1_IRQ_0_1\n116 - XBAR1_IRQ_0_1\n117 - XBAR1_IRQ_2_3\n117 - XBAR1_IRQ_2_3\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire all peripheral instances.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nModify a RWRegister or UnsafeRWRegister.\nCreate an arbitrary <code>Instance</code> from a pointer to <code>T</code>.\nReads the value of the register.\nReads the value of the register.\nRead the value from a RORegister, RWRegister, …\nWrites a new value to the register.\nWrites a new value to the register.\nWrite to a RWRegister or UnsafeRWRegister.\nAnalog-to-Digital Converter\nAnalog-to-Digital Converter\nCalibration value register\nCalibration value register\nConfiguration register\nConfiguration register\nCompare value register\nCompare value register\nGeneral control register\nGeneral control register\nGeneral status register\nGeneral status register\nControl register for hardware triggers\nControl register for hardware triggers\nControl register for hardware triggers\nControl register for hardware triggers\nStatus register for HW triggers\nStatus register for HW triggers\nOffset correction value register\nOffset correction value register\nData result register for HW triggers\nData result register for HW triggers\nData result register for HW triggers\nData result register for HW triggers\nAnalog-to-Digital Converter\nReturns the argument unchanged.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nCalls <code>U::from(self)</code>.\nReturns the instance number <code>N</code> for a peripheral instance.\nCalibration Result Value\nHigh Speed Configuration\nInput Clock Select\nClock Divide Select\nLow-Power Configuration\nLong Sample Time Configuration\nDefines the sample time duration\nConversion Trigger Select\nHardware Average select\nConversion Mode Selection\nData Overwrite Enable\nVoltage Reference Selection\nNormal conversion selected.\nHigh speed conversion selected.\nIPG clock\nIPG clock divided by 2\nAsynchronous clock (ADACK)\nInput clock\nInput clock / 2\nInput clock / 4\nInput clock / 8\nADC hard block not in low power mode.\nADC hard block in low power mode.\nShort sample mode.\nLong sample mode.\nSample period (ADC clocks) = 2 if ADLSMP=0b Sample period …\nSample period (ADC clocks) = 4 if ADLSMP=0b Sample period …\nSample period (ADC clocks) = 6 if ADLSMP=0b Sample period …\nSample period (ADC clocks) = 8 if ADLSMP=0b Sample period …\nSoftware trigger selected\nHardware trigger selected\n4 samples averaged\n8 samples averaged\n16 samples averaged\n32 samples averaged\n8-bit conversion\n10-bit conversion\n12-bit conversion\nDisable the overwriting. Existing Data in Data result …\nEnable the overwriting.\nSelects VREFH/VREFL as reference voltage.\nCompare Value 1\nCompare Value 2\nCompare Function Enable\nCompare Function Greater Than Enable\nCompare Function Range Enable\nAsynchronous clock output enable\nContinuous Conversion Enable\nHardware average enable\nCalibration\nDMA Enable\nCompare function disabled\nCompare function enabled\nConfigures “Less Than Threshold, Outside Range Not …\nConfigures “Greater Than Or Equal To Threshold, Outside …\nRange function disabled. Only the compare value 1 of …\nRange function enabled. Both compare values of ADC_CV …\nAsynchronous clock output disabled; Asynchronous clock …\nAsynchronous clock and clock output enabled regardless of …\nOne conversion or one set of conversions if the hardware …\nContinuous conversions or sets of conversions if the …\nHardware average function disabled\nHardware average function enabled\nDMA disabled (default)\nDMA enabled\nConversion Active\nAsynchronous wakeup interrupt status\nCalibration Failed Flag\nConversion not in progress.\nConversion in progress.\nNo asynchronous interrupt.\nAsynchronous wake up interrupt occurred in stop mode.\nCalibration completed normally.\nCalibration failed. ADC accuracy specifications are not …\nInput Channel Select\nConversion Complete Interrupt Enable/Disable Control\nInput Channel Select\nConversion Complete Interrupt Enable/Disable Control\nExternal channel selection from ADC_ETC\nVREFSH = internal channel, for ADC self-test, hard …\nConversion Disabled. Hardware Triggers will not initiate …\nConversion complete interrupt disabled\nConversion complete interrupt enabled\nExternal channel selection from ADC_ETC\nVREFSH = internal channel, for ADC self-test, hard …\nConversion Disabled. Hardware Triggers will not initiate …\nConversion complete interrupt disabled\nConversion complete interrupt enabled\nConversion Complete Flag\nOffset value\nSign bit\nThe offset value is added with the raw result\nThe offset value is subtracted from the raw converted value\nData (result of an ADC conversion)\nData (result of an ADC conversion)\nADC_ETC\nADC_ETC Global Control Register\nADC_ETC Global Control Register\nETC DMA control Register\nETC DMA control Register\nETC DONE0 and DONE1 IRQ State Register\nETC DONE0 and DONE1 IRQ State Register\nETC DONE_2 and DONE_ERR IRQ State Register\nETC DONE_2 and DONE_ERR IRQ State Register\nADC_ETC\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG0 Counter Register\nETC_TRIG0 Counter Register\nETC_TRIG0 Control Register\nETC_TRIG0 Control Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG1 Counter Register\nETC_TRIG1 Counter Register\nETC_TRIG1 Control Register\nETC_TRIG1 Control Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG2 Counter Register\nETC_TRIG2 Counter Register\nETC_TRIG2 Control Register\nETC_TRIG2 Control Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG3 Counter Register\nETC_TRIG3 Counter Register\nETC_TRIG3 Control Register\nETC_TRIG3 Control Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG4 Counter Register\nETC_TRIG4 Counter Register\nETC_TRIG4 Control Register\nETC_TRIG4 Control Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG5 Counter Register\nETC_TRIG5 Counter Register\nETC_TRIG5 Control Register\nETC_TRIG5 Control Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG6 Counter Register\nETC_TRIG6 Counter Register\nETC_TRIG6 Control Register\nETC_TRIG6 Control Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 0/1 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 2/3 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 4/5 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG Chain 6/7 Register\nETC_TRIG7 Counter Register\nETC_TRIG7 Counter Register\nETC_TRIG7 Control Register\nETC_TRIG7 Control Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 1/0 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 3/2 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 5/4 Register\nETC_TRIG Result Data 7/6 Register\nETC_TRIG Result Data 7/6 Register\nReturns the argument unchanged.\nAcquire a vaild, but possibly aliased, instance.\nCalls <code>U::from(self)</code>.\nReturns the instance number <code>N</code> for a peripheral instance.\n1’b0: Trig DMA_REQ with latched signal, REQ will be …\nTSC0 TRIG enable register. 1’b1: enable external TSC0 …\nExternal TSC0 trigger priority, 7 is Highest, 0 is lowest .\nTSC1 TRIG enable register. 1’b1: enable external TSC1 …\nExternal TSC1 trigger priority, 7 is Highest, 0 is lowest .\nPre-divider for trig delay and interval .\nSoftware reset, high active. When write 1 ,all logical …\nTRIG enable register\n1’b1: TSC is bypassed to ADC2. 1’b0: TSC not bypassed. …\nWhen TRIG0 done enable DMA request\nWhen TRIG0 done DMA request detection\nWhen TRIG1 done enable DMA request\nWhen TRIG1 done DMA request detection\nWhen TRIG2 done enable DMA request\nWhen TRIG2 done DMA request detection\nWhen TRIG3 done enable DMA request\nWhen TRIG3 done DMA request detection\nWhen TRIG4 done enable DMA request\nWhen TRIG4 done DMA request detection\nWhen TRIG5 done enable DMA request\nWhen TRIG5 done DMA request detection\nWhen TRIG6 done enable DMA request\nWhen TRIG6 done DMA request detection\nWhen TRIG7 done enable DMA request\nWhen TRIG7 done DMA request detection\nTRIG0 done0 interrupt detection\nTRIG0 done1 interrupt detection\nTRIG1 done0 interrupt detection\nTRIG1 done1 interrupt detection\nTRIG2 done0 interrupt detection\nTRIG2 done1 interrupt detection\nTRIG3 done0 interrupt detection\nTRIG3 done1 interrupt detection\nTRIG4 done0 interrupt detection\nTRIG4 done1 interrupt detection\nTRIG5 done0 interrupt detection\nTRIG5 done1 interrupt detection\nTRIG6 done0 interrupt detection\nTRIG6 done1 interrupt detection\nTRIG7 done0 interrupt detection\nTRIG7 done1 interrupt detection\nTRIG0 done2 interrupt detection\nTRIG0 error interrupt detection\nTRIG1 done2 interrupt detection\nTRIG1 error interrupt detection\nTRIG2 done2 interrupt detection\nTRIG2 error interrupt detection\nTRIG3 done2 interrupt detection\nTRIG3 error interrupt detection\nTRIG4 done2 interrupt detection\nTRIG4 error interrupt detection\nTRIG5 done2 interrupt detection\nTRIG5 error interrupt detection\nTRIG6 done2 interrupt detection\nTRIG6 error interrupt detection\nTRIG7 done2 interrupt detection\nTRIG7 error interrupt detection\nCHAIN0 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN1 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN0 CSEL ADC channel selection\nCHAIN1 CSEL ADC channel selection\nCHAIN0 HWTS ADC hardware trigger selection. For more …\nCHAIN1 HWTS ADC hardware trigger selection. For more …\nCHAIN0 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN1 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN2 B2B\nCHAIN3 B2B\nCHAIN2 CSEL\nCHAIN3 CSEL\nCHAIN2 HWTS\nCHAIN3 HWTS\nCHAIN2 IE\nCHAIN3 IE\nCHAIN4 B2B\nCHAIN5 B2B\nCHAIN4 CSEL\nCHAIN5 CSEL\nCHAIN4 HWTS\nCHAIN5 HWTS\nCHAIN4 IE\nCHAIN5 IE\nCHAIN6 B2B\nCHAIN7 B2B\nCHAIN6 CSEL\nCHAIN7 CSEL\nCHAIN6 HWTS\nCHAIN7 HWTS\nCHAIN6 IE\nCHAIN7 IE\nTRIGGER initial delay counter\nTRIGGER sampling interval counter\nSoftware write 1 as the TRIGGER. This register is …\nTRIG mode control . 1’b0: Disable sync mode; 1’b1: …\nTRIG chain length to the ADC. 0: Trig length is 1; … 7: …\nTRIG mode register. 1’b0: hardware trigger. 1’b1: …\nExternal trigger priority, 7 is highest, 0 is lowest .\nResult DATA0\nResult DATA1\nResult DATA2\nResult DATA3\nResult DATA4\nResult DATA5\nResult DATA6\nResult DATA7\nCHAIN0 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN1 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN0 CSEL ADC channel selection\nCHAIN1 CSEL ADC channel selection\nCHAIN0 HWTS ADC hardware trigger selection\nCHAIN1 HWTS ADC hardware trigger selection\nCHAIN0 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN1 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN2 B2B\nCHAIN3 B2B\nCHAIN2 CSEL\nCHAIN3 CSEL\nCHAIN2 HWTS\nCHAIN3 HWTS\nCHAIN2 IE\nCHAIN3 IE\nCHAIN4 B2B\nCHAIN5 B2B\nCHAIN4 CSEL\nCHAIN5 CSEL\nCHAIN4 HWTS\nCHAIN5 HWTS\nCHAIN4 IE\nCHAIN5 IE\nCHAIN6 B2B\nCHAIN7 B2B\nCHAIN6 CSEL\nCHAIN7 CSEL\nCHAIN6 HWTS\nCHAIN7 HWTS\nCHAIN6 IE\nCHAIN7 IE\nTRIGGER initial delay counter\nTRIGGER sampling interval counter\nSoftware write 1 as the TRIGGER. This register is …\nTRIG mode control . 1’b0: Disable sync mode; 1’b1: …\nTRIG chain length to the ADC. 0: Trig length is 1; … 7: …\nTRIG mode register. 1’b0: hardware trigger. 1’b1: …\nExternal trigger priority, 7 is highest, 0 is lowest .\nResult DATA0\nResult DATA1\nResult DATA2\nResult DATA3\nResult DATA4\nResult DATA5\nResult DATA6\nResult DATA7\nCHAIN0 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN1 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN0 CSEL ADC channel selection\nCHAIN1 CSEL ADC channel selection\nCHAIN0 HWTS ADC hardware trigger selection\nCHAIN1 HWTS ADC hardware trigger selection\nCHAIN0 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN1 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN2 B2B\nCHAIN3 B2B\nCHAIN2 CSEL\nCHAIN3 CSEL\nCHAIN2 HWTS\nCHAIN3 HWTS\nCHAIN2 IE\nCHAIN3 IE\nCHAIN4 B2B\nCHAIN5 B2B\nCHAIN4 CSEL\nCHAIN5 CSEL\nCHAIN4 HWTS\nCHAIN5 HWTS\nCHAIN4 IE\nCHAIN5 IE\nCHAIN6 B2B\nCHAIN7 B2B\nCHAIN6 CSEL\nCHAIN7 CSEL\nCHAIN6 HWTS\nCHAIN7 HWTS\nCHAIN6 IE\nCHAIN7 IE\nTRIGGER initial delay counter\nTRIGGER sampling interval counter\nSoftware write 1 as the TRIGGER. This register is …\nTRIG mode control . 1’b0: Disable sync mode; 1’b1: …\nTRIG chain length to the ADC. 0: Trig length is 1; … 7: …\nTRIG mode register. 1’b0: hardware trigger. 1’b1: …\nExternal trigger priority, 7 is highest, 0 is lowest .\nResult DATA0\nResult DATA1\nResult DATA2\nResult DATA3\nResult DATA4\nResult DATA5\nResult DATA6\nResult DATA7\nCHAIN0 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN1 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN0 CSEL ADC channel selection\nCHAIN1 CSEL ADC channel selection\nCHAIN0 HWTS ADC hardware trigger selection\nCHAIN1 HWTS ADC hardware trigger selection\nCHAIN0 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN1 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN2 B2B\nCHAIN3 B2B\nCHAIN2 CSEL\nCHAIN3 CSEL\nCHAIN2 HWTS\nCHAIN3 HWTS\nCHAIN2 IE\nCHAIN3 IE\nCHAIN4 B2B\nCHAIN5 B2B\nCHAIN4 CSEL\nCHAIN5 CSEL\nCHAIN4 HWTS\nCHAIN5 HWTS\nCHAIN4 IE\nCHAIN5 IE\nCHAIN6 B2B\nCHAIN7 B2B\nCHAIN6 CSEL\nCHAIN7 CSEL\nCHAIN6 HWTS\nCHAIN7 HWTS\nCHAIN6 IE\nCHAIN7 IE\nTRIGGER initial delay counter\nTRIGGER sampling interval counter\nSoftware write 1 as the TRIGGER. This register is …\nTRIG mode control . 1’b0: Disable sync mode; 1’b1: …\nTRIG chain length to the ADC. 0: Trig length is 1; … 7: …\nTRIG mode register. 1’b0: hardware trigger. 1’b1: …\nExternal trigger priority, 7 is highest, 0 is lowest .\nResult DATA0\nResult DATA1\nResult DATA2\nResult DATA3\nResult DATA4\nResult DATA5\nResult DATA6\nResult DATA7\nCHAIN0 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN1 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN0 CSEL ADC channel selection\nCHAIN1 CSEL ADC channel selection\nCHAIN0 HWTS ADC hardware trigger selection\nCHAIN1 HWTS ADC hardware trigger selection\nCHAIN0 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN1 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN2 B2B\nCHAIN3 B2B\nCHAIN2 CSEL\nCHAIN3 CSEL\nCHAIN2 HWTS\nCHAIN3 HWTS\nCHAIN2 IE\nCHAIN3 IE\nCHAIN4 B2B\nCHAIN5 B2B\nCHAIN4 CSEL\nCHAIN5 CSEL\nCHAIN4 HWTS\nCHAIN5 HWTS\nCHAIN4 IE\nCHAIN5 IE\nCHAIN6 B2B\nCHAIN7 B2B\nCHAIN6 CSEL\nCHAIN7 CSEL\nCHAIN6 HWTS\nCHAIN7 HWTS\nCHAIN6 IE\nCHAIN7 IE\nTRIGGER initial delay counter\nTRIGGER sampling interval counter\nSoftware write 1 as the TRIGGER. This register is …\nTRIG mode control . 1’b0: Disable sync mode; 1’b1: …\nTRIG chain length to the ADC. 0: Trig length is 1; … 7: …\nTRIG mode register. 1’b0: hardware trigger. 1’b1: …\nExternal trigger priority, 7 is highest, 0 is lowest .\nResult DATA0\nResult DATA1\nResult DATA2\nResult DATA3\nResult DATA4\nResult DATA5\nResult DATA6\nResult DATA7\nCHAIN0 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN1 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN0 CSEL ADC channel selection\nCHAIN1 CSEL ADC channel selection\nCHAIN0 HWTS ADC hardware trigger selection\nCHAIN1 HWTS ADC hardware trigger selection\nCHAIN0 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN1 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN2 B2B\nCHAIN3 B2B\nCHAIN2 CSEL\nCHAIN3 CSEL\nCHAIN2 HWTS\nCHAIN3 HWTS\nCHAIN2 IE\nCHAIN3 IE\nCHAIN4 B2B\nCHAIN5 B2B\nCHAIN4 CSEL\nCHAIN5 CSEL\nCHAIN4 HWTS\nCHAIN5 HWTS\nCHAIN4 IE\nCHAIN5 IE\nCHAIN6 B2B\nCHAIN7 B2B\nCHAIN6 CSEL\nCHAIN7 CSEL\nCHAIN6 HWTS\nCHAIN7 HWTS\nCHAIN6 IE\nCHAIN7 IE\nTRIGGER initial delay counter\nTRIGGER sampling interval counter\nSoftware write 1 as the TRIGGER\nTRIG mode control . 1’b0: Disable sync mode; 1’b1: …\nTRIG chain length to the ADC. 0: Trig length is 1; … 7: …\nTRIG mode register. 1’b0: hardware trigger. 1’b1: …\nExternal trigger priority, 7 is highest, 0 is lowest .\nResult DATA0\nResult DATA1\nResult DATA2\nResult DATA3\nResult DATA4\nResult DATA5\nResult DATA6\nResult DATA7\nCHAIN0 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN1 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN0 CSEL ADC channel selection\nCHAIN1 CSEL ADC channel selection\nCHAIN0 HWTS ADC hardware trigger selection\nCHAIN1 HWTS ADC hardware trigger selection\nCHAIN0 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN1 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN2 B2B\nCHAIN3 B2B\nCHAIN2 CSEL\nCHAIN3 CSEL\nCHAIN2 HWTS\nCHAIN3 HWTS\nCHAIN2 IE\nCHAIN3 IE\nCHAIN4 B2B\nCHAIN5 B2B\nCHAIN4 CSEL\nCHAIN5 CSEL\nCHAIN4 HWTS\nCHAIN5 HWTS\nCHAIN4 IE\nCHAIN5 IE\nCHAIN6 B2B\nCHAIN7 B2B\nCHAIN6 CSEL\nCHAIN7 CSEL\nCHAIN6 HWTS\nCHAIN7 HWTS\nCHAIN6 IE\nCHAIN7 IE\nTRIGGER initial delay counter\nTRIGGER sampling interval counter\nSoftware write 1 as the TRIGGER. This register is …\nTRIG mode control . 1’b0: Disable sync mode; 1’b1: …\nTRIG chain length to the ADC. 0: Trig length is 1; … 7: …\nTRIG mode register. 1’b0: hardware trigger. 1’b1: …\nExternal trigger priority, 7 is highest, 0 is lowest .\nResult DATA0\nResult DATA1\nResult DATA2\nResult DATA3\nResult DATA4\nResult DATA5\nResult DATA6\nResult DATA7\nCHAIN0 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN1 B2B 1’b0: Disable B2B, wait until interval is …\nCHAIN0 CSEL ADC channel selection\nCHAIN1 CSEL ADC channel selection\nCHAIN0 HWTS ADC hardware trigger selection\nCHAIN1 HWTS ADC hardware trigger selection\nCHAIN0 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN1 IE 2’b00: No interrupt when finished 2’b01: …\nCHAIN2 B2B\nCHAIN3 B2B\nCHAIN2 CSEL\nCHAIN3 CSEL\nCHAIN2 HWTS\nCHAIN3 HWTS\nCHAIN2 IE\nCHAIN3 IE\nCHAIN4 B2B\nCHAIN5 B2B\nCHAIN4 CSEL\nCHAIN5 CSEL\nCHAIN4 HWTS\nCHAIN5 HWTS\nCHAIN4 IE\nCHAIN5 IE\nCHAIN6 B2B\nCHAIN7 B2B\nCHAIN6 CSEL\nCHAIN7 CSEL\nCHAIN6 HWTS\nCHAIN7 HWTS\nCHAIN6 IE\nCHAIN7 IE\nTRIGGER initial delay counter\nTRIGGER sampling interval counter\nSoftware write 1 as the TRIGGER. This register is …\nTRIG mode control . 1’b0: Disable sync mode; 1’b1: …\nTRIG chain length to the ADC. 0: Trig length is 1; … 7: …\nTRIG mode register. 1’b0: hardware trigger. 1’b1: …\nExternal trigger priority, 7 is highest, 0 is lowest .\nResult DATA0\nResult DATA1\nResult DATA2\nResult DATA3\nResult DATA4\nResult DATA5\nResult DATA6\nResult DATA7\nAIPSTZ Control Registers\nAIPSTZ Control Registers\nAIPSTZ Control Registers\nAIPSTZ Control Registers\nMaster Priviledge Registers\nMaster Priviledge Registers\nOff-Platform Peripheral Access Control Registers\nOff-Platform Peripheral Access Control Registers\nOff-Platform Peripheral Access Control Registers\nOff-Platform Peripheral Access Control Registers\nOff-Platform Peripheral Access Control Registers\nOff-Platform Peripheral Access Control Registers\nOff-Platform Peripheral Access Control Registers\nOff-Platform Peripheral Access Control Registers\nOff-Platform Peripheral Access Control Registers\nOff-Platform Peripheral Access Control Registers\nAIPSTZ Control Registers\nReturns the argument unchanged.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nCalls <code>U::from(self)</code>.\nReturns the instance number <code>N</code> for a peripheral instance.\nMaster 0 Priviledge, Buffer, Read, Write Control\nMaster 1 Priviledge, Buffer, Read, Write Control\nMaster 2 Priviledge, Buffer, Read, Write Control\nMaster 3 Priviledge, Buffer, Read, Write Control.\nMaster 5 Priviledge, Buffer, Read, Write Control.\nAccesses from this master are forced to user-mode …\nAccesses from this master are not forced to user-mode. The …\nAccesses from this master are forced to user-mode …\nAccesses from this master are not forced to user-mode. The …\nAccesses from this master are forced to user-mode …\nAccesses from this master are not forced to user-mode. The …\nAccesses from this master are forced to user-mode …\nAccesses from this master are not forced to user-mode. The …\nAccesses from this master are forced to user-mode …\nAccesses from this master are not forced to user-mode. The …\nOff-platform Peripheral Access Control 0\nOff-platform Peripheral Access Control 1\nOff-platform Peripheral Access Control 2\nOff-platform Peripheral Access Control 3\nOff-platform Peripheral Access Control 4\nOff-platform Peripheral Access Control 5\nOff-platform Peripheral Access Control 6\nOff-platform Peripheral Access Control 7\nOff-platform Peripheral Access Control 10\nOff-platform Peripheral Access Control 11\nOff-platform Peripheral Access Control 12\nOff-platform Peripheral Access Control 13\nOff-platform Peripheral Access Control 14\nOff-platform Peripheral Access Control 15\nOff-platform Peripheral Access Control 8\nOff-platform Peripheral Access Control 9\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nOff-platform Peripheral Access Control 16\nOff-platform Peripheral Access Control 17\nOff-platform Peripheral Access Control 18\nOff-platform Peripheral Access Control 19\nOff-platform Peripheral Access Control 20\nOff-platform Peripheral Access Control 21\nOff-platform Peripheral Access Control 22\nOff-platform Peripheral Access Control 23\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nOff-platform Peripheral Access Control 24\nOff-platform Peripheral Access Control 25\nOff-platform Peripheral Access Control 26\nOff-platform Peripheral Access Control 27\nOff-platform Peripheral Access Control 28\nOff-platform Peripheral Access Control 29\nOff-platform Peripheral Access Control 30\nOff-platform Peripheral Access Control 31\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nOff-platform Peripheral Access Control 32\nOff-platform Peripheral Access Control 33\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAccesses from an untrusted master are allowed.\nAccesses from an untrusted master are not allowed. If an …\nAND/OR/INVERT module\nAND/OR/INVERT module\nBoolean Function Term 0 and 1 Configuration Register for …\nBoolean Function Term 0 and 1 Configuration Register for …\nBoolean Function Term 0 and 1 Configuration Register for …\nBoolean Function Term 0 and 1 Configuration Register for …\nBoolean Function Term 0 and 1 Configuration Register for …\nBoolean Function Term 0 and 1 Configuration Register for …\nBoolean Function Term 0 and 1 Configuration Register for …\nBoolean Function Term 0 and 1 Configuration Register for …\nBoolean Function Term 2 and 3 Configuration Register for …\nBoolean Function Term 2 and 3 Configuration Register for …\nBoolean Function Term 2 and 3 Configuration Register for …\nBoolean Function Term 2 and 3 Configuration Register for …\nBoolean Function Term 2 and 3 Configuration Register for …\nBoolean Function Term 2 and 3 Configuration Register for …\nBoolean Function Term 2 and 3 Configuration Register for …\nBoolean Function Term 2 and 3 Configuration Register for …\nAND/OR/INVERT module\nReturns the argument unchanged.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nCalls <code>U::from(self)</code>.\nReturns the instance number <code>N</code> for a peripheral instance.\nProduct term 0, A input configuration\nProduct term 0, B input configuration\nProduct term 0, C input configuration\nProduct term 0, D input configuration\nProduct term 1, A input configuration\nProduct term 1, B input configuration\nProduct term 1, C input configuration\nProduct term 1, D input configuration\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nProduct term 0, A input configuration\nProduct term 0, B input configuration\nProduct term 0, C input configuration\nProduct term 0, D input configuration\nProduct term 1, A input configuration\nProduct term 1, B input configuration\nProduct term 1, C input configuration\nProduct term 1, D input configuration\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nProduct term 0, A input configuration\nProduct term 0, B input configuration\nProduct term 0, C input configuration\nProduct term 0, D input configuration\nProduct term 1, A input configuration\nProduct term 1, B input configuration\nProduct term 1, C input configuration\nProduct term 1, D input configuration\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nProduct term 0, A input configuration\nProduct term 0, B input configuration\nProduct term 0, C input configuration\nProduct term 0, D input configuration\nProduct term 1, A input configuration\nProduct term 1, B input configuration\nProduct term 1, C input configuration\nProduct term 1, D input configuration\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nProduct term 2, A input configuration\nProduct term 2, B input configuration\nProduct term 2, C input configuration\nProduct term 2, D input configuration\nProduct term 3, A input configuration\nProduct term 3, B input configuration\nProduct term 3, C input configuration\nProduct term 3, D input configuration\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nProduct term 2, A input configuration\nProduct term 2, B input configuration\nProduct term 2, C input configuration\nProduct term 2, D input configuration\nProduct term 3, A input configuration\nProduct term 3, B input configuration\nProduct term 3, C input configuration\nProduct term 3, D input configuration\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nProduct term 2, A input configuration\nProduct term 2, B input configuration\nProduct term 2, C input configuration\nProduct term 2, D input configuration\nProduct term 3, A input configuration\nProduct term 3, B input configuration\nProduct term 3, C input configuration\nProduct term 3, D input configuration\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nProduct term 2, A input configuration\nProduct term 2, B input configuration\nProduct term 2, C input configuration\nProduct term 2, D input configuration\nProduct term 3, A input configuration\nProduct term 3, B input configuration\nProduct term 3, C input configuration\nProduct term 3, D input configuration\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nForce the A input in this product term to a logical zero\nPass the A input in this product term\nComplement the A input in this product term\nForce the A input in this product term to a logical one\nForce the B input in this product term to a logical zero\nPass the B input in this product term\nComplement the B input in this product term\nForce the B input in this product term to a logical one\nForce the C input in this product term to a logical zero\nPass the C input in this product term\nComplement the C input in this product term\nForce the C input in this product term to a logical one\nForce the D input in this product term to a logical zero\nPass the D input in this product term\nComplement the D input in this product term\nForce the D input in this product term to a logical one\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nBus Encryption Engine\nBEE Control Register\nBEE Control Register\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nno description available\nBus Encryption Engine\nno description available\nno description available\nReturns the argument unchanged.\nAcquire a vaild, but possibly aliased, instance.\nCalls <code>U::from(self)</code>.\nReturns the instance number <code>N</code> for a peripheral instance.\nSigned offset for BEE region 0\nLock bits for addr_offset0\nSigned offset for BEE region 1\nLock bits for addr_offset1\nAES 128 key from software\nAES 128 key from software\nAES 128 key from software\nAES 128 key from software\nEnable access permission control When AC_PROT_EN is …\nLock bit for ac_prot\nBEE enable bit\nLock bit for bee_enable\nAES mode of region0\nLock bit for region0 ctrl_aes_mode\nAES mode of region1\nLock bit for region1 ctrl_aes_mode\nClock enable input, low inactive\nLock bit for ctrl_clk_en\nSoft reset input, low active\nLock bit for ctrl_sftrst\nAES key region select\nLock bit for key_region_sel\nAES-128 key is ready\nLock bit for key_valid\nEndian swap control for the 16 bytes input and output data …\nLock bit for little_endian\nLock bit for region0 AES key\nLock bit for region1 address boundary\nLock bit for region1 AES key\nSecurity level of the allowed access for memory region0\nLock bits for security_level_r0\nSecurity level of the allowed access for memory region1\nLock bits for security_level_r1\nDisable BEE\nEnable BEE\nECB\nCTR\nECB\nCTR\nLoad AES key for region0\nLoad AES key for region1\nThe input and output data of the AES core is swapped as …\nThe input and output data of AES core is not swapped.\nNonce0 from software for CTR, for region0. …\nNonce0 from software for CTR, for region0. …\nNonce0 from software for CTR, for region0. …\nNonce0 from software for CTR, for region0. …\nNonce1 from software for CTR, for region1. …\nNonce1 from software for CTR, for region1. …\nNonce1 from software for CTR, for region1. …\nNonce1 from software for CTR, for region1. …\nAddress lower limit of region1\nAddress upper limit of region1\n1’b1: BEE is idle; 1’b0: BEE is active\nbit 7: Protected region-3 access violation bit 6: …\nFLEXCAN\nFLEXCAN\nCRC Register\nCRC Register\nControl 1 Register\nControl 1 Register\nControl 2 Register\nControl 2 Register\nDebug 1 register\nDebug 1 register\nDebug 2 register\nDebug 2 register\nError Counter Register\nError Counter Register\nError and Status 1 Register\nError and Status 1 Register\nError and Status 2 Register\nError and Status 2 Register\nGlitch Filter Width Registers\nGlitch Filter Width Registers\nInterrupt Flags 1 Register\nInterrupt Flags 1 Register\nInterrupt Flags 2 Register\nInterrupt Flags 2 Register\nInterrupt Masks 1 Register\nInterrupt Masks 1 Register\nInterrupt Masks 2 Register\nInterrupt Masks 2 Register\nModule Configuration Register\nModule Configuration Register\nRx Buffer 14 Mask Register\nRx Buffer 14 Mask Register\nRx Buffer 15 Mask Register\nRx Buffer 15 Mask Register\nRx FIFO Global Mask Register\nRx FIFO Global Mask Register\nRx FIFO Information Register\nRx FIFO Information Register\nRx Individual Mask Registers\nRx Individual Mask Registers\nRx Mailboxes Global Mask Register\nRx Mailboxes Global Mask Register\nFLEXCAN\nFree Running Timer Register\nFree Running Timer Register\nReturns the argument unchanged.\nAcquire a vaild, but possibly aliased, instance.\nAcquire a vaild, but possibly aliased, instance.\nCalls <code>U::from(self)</code>.\nReturns the instance number <code>N</code> for a peripheral instance.\nCAN\nCAN Bit Timing Register\nCAN Bit Timing Register\nCRC Register\nCRC Register\nMessage Buffer 0 CS Register\nMessage Buffer 0 CS Register\nMessage Buffer 1 CS Register\nMessage Buffer 1 CS Register\nMessage Buffer 10 CS Register\nMessage Buffer 10 CS Register\nMessage Buffer 11 CS Register\nMessage Buffer 11 CS Register\nMessage Buffer 12 CS Register\nMessage Buffer 12 CS Register\nMessage Buffer 13 CS Register\nMessage Buffer 13 CS Register\nMessage Buffer 14 CS Register\nMessage Buffer 14 CS Register\nMessage Buffer 15 CS Register\nMessage Buffer 15 CS Register\nMessage Buffer 16 CS Register\nMessage Buffer 16 CS Register\nMessage Buffer 17 CS Register\nMessage Buffer 17 CS Register\nMessage Buffer 18 CS Register\nMessage Buffer 18 CS Register\nMessage Buffer 19 CS Register\nMessage Buffer 19 CS Register\nMessage Buffer 2 CS Register\nMessage Buffer 2 CS Register\nMessage Buffer 20 CS Register\nMessage Buffer 20 CS Register\nMessage Buffer 21 CS Register\nMessage Buffer 21 CS Register\nMessage Buffer 22 CS Register\nMessage Buffer 22 CS Register\nMessage Buffer 23 CS Register\nMessage Buffer 23 CS Register\nMessage Buffer 24 CS Register\nMessage Buffer 24 CS Register\nMessage Buffer 25 CS Register\nMessage Buffer 25 CS Register\nMessage Buffer 26 CS Register\nMessage Buffer 26 CS Register\nMessage Buffer 27 CS Register\nMessage Buffer 27 CS Register\nMessage Buffer 28 CS Register\nMessage Buffer 28 CS Register\nMessage Buffer 29 CS Register\nMessage Buffer 29 CS Register\nMessage Buffer 3 CS Register\nMessage Buffer 3 CS Register\nMessage Buffer 30 CS Register\nMessage Buffer 30 CS Register\nMessage Buffer 31 CS Register\nMessage Buffer 31 CS Register\nMessage Buffer 32 CS Register\nMessage Buffer 32 CS Register\nMessage Buffer 33 CS Register\nMessage Buffer 33 CS Register\nMessage Buffer 34 CS Register\nMessage Buffer 34 CS Register\nMessage Buffer 35 CS Register\nMessage Buffer 35 CS Register\nMessage Buffer 36 CS Register\nMessage Buffer 36 CS Register\nMessage Buffer 37 CS Register\nMessage Buffer 37 CS Register\nMessage Buffer 38 CS Register\nMessage Buffer 38 CS Register\nMessage Buffer 39 CS Register\nMessage Buffer 39 CS Register\nMessage Buffer 4 CS Register\nMessage Buffer 4 CS Register\nMessage Buffer 40 CS Register\nMessage Buffer 40 CS Register\nMessage Buffer 41 CS Register\nMessage Buffer 41 CS Register\nMessage Buffer 42 CS Register\nMessage Buffer 42 CS Register\nMessage Buffer 43 CS Register\nMessage Buffer 43 CS Register\nMessage Buffer 44 CS Register\nMessage Buffer 44 CS Register\nMessage Buffer 45 CS Register\nMessage Buffer 45 CS Register\nMessage Buffer 46 CS Register\nMessage Buffer 46 CS Register\nMessage Buffer 47 CS Register\nMessage Buffer 47 CS Register\nMessage Buffer 48 CS Register\nMessage Buffer 48 CS Register\nMessage Buffer 49 CS Register\nMessage Buffer 49 CS Register\nMessage Buffer 5 CS Register\nMessage Buffer 5 CS Register\nMessage Buffer 50 CS Register\nMessage Buffer 50 CS Register\nMessage Buffer 51 CS Register\nMessage Buffer 51 CS Register\nMessage Buffer 52 CS Register\nMessage Buffer 52 CS Register\nMessage Buffer 53 CS Register\nMessage Buffer 53 CS Register\nMessage Buffer 54 CS Register\nMessage Buffer 54 CS Register\nMessage Buffer 55 CS Register\nMessage Buffer 55 CS Register\nMessage Buffer 56 CS Register\nMessage Buffer 56 CS Register\nMessage Buffer 57 CS Register\nMessage Buffer 57 CS Register\nMessage Buffer 58 CS Register\nMessage Buffer 58 CS Register\nMessage Buffer 59 CS Register\nMessage Buffer 59 CS Register\nMessage Buffer 6 CS Register\nMessage Buffer 6 CS Register\nMessage Buffer 60 CS Register\nMessage Buffer 60 CS Register\nMessage Buffer 61 CS Register\nMessage Buffer 61 CS Register\nMessage Buffer 62 CS Register\nMessage Buffer 62 CS Register\nMessage Buffer 63 CS Register\nMessage Buffer 63 CS Register\nMessage Buffer 7 CS Register\nMessage Buffer 7 CS Register\nMessage Buffer 8 CS Register\nMessage Buffer 8 CS Register\nMessage Buffer 9 CS Register\nMessage Buffer 9 CS Register\nControl 1 register\nControl 1 register\nControl 2 register\nControl 2 register\nError Counter\nError Counter\nEnhanced Data Phase CAN bit Timing\nEnhanced Data Phase CAN bit Timing\nEnhanced Nominal CAN Bit Timing\nEnhanced Nominal CAN Bit Timing\nEnhanced CAN Bit Timing Prescalers\nEnhanced CAN Bit Timing Prescalers\nEnhanced Rx FIFO Control Register\nEnhanced Rx FIFO Control Register\nEnhanced Rx FIFO Filter Element\nEnhanced Rx FIFO Filter Element\nEnhanced Rx FIFO Interrupt Enable register\nEnhanced Rx FIFO Interrupt Enable register\nEnhanced Rx FIFO Status Register\nEnhanced Rx FIFO Status Register\nError and Status 1 register\nError and Status 1 register\nError and Status 2 register\nError and Status 2 register\nEnhanced Transceiver Delay Compensation\nEnhanced Transceiver Delay Compensation\nCAN FD Bit Timing Register\nCAN FD Bit Timing Register\nCAN FD CRC Register\nCAN FD CRC Register\nCAN FD Control Register\nCAN FD Control Register\nHigh Resolution Time Stamp\nHigh Resolution Time Stamp\nMessage Buffer 0 ID Register\nMessage Buffer 0 ID Register\nMessage Buffer 1 ID Register\nMessage Buffer 1 ID Register\nMessage Buffer 10 ID Register\nMessage Buffer 10 ID Register\nMessage Buffer 11 ID Register\nMessage Buffer 11 ID Register\nMessage Buffer 12 ID Register\nMessage Buffer 12 ID Register\nMessage Buffer 13 ID Register\nMessage Buffer 13 ID Register\nMessage Buffer 14 ID Register\nMessage Buffer 14 ID Register\nMessage Buffer 15 ID Register\nMessage Buffer 15 ID Register\nMessage Buffer 16 ID Register\nMessage Buffer 16 ID Register\nMessage Buffer 17 ID Register\nMessage Buffer 17 ID Register\nMessage Buffer 18 ID Register\nMessage Buffer 18 ID Register\nMessage Buffer 19 ID Register\nMessage Buffer 19 ID Register\nMessage Buffer 2 ID Register\nMessage Buffer 2 ID Register\nMessage Buffer 20 ID Register\nMessage Buffer 20 ID Register\nMessage Buffer 21 ID Register\nMessage Buffer 21 ID Register\nMessage Buffer 22 ID Register\nMessage Buffer 22 ID Register\nMessage Buffer 23 ID Register\nMessage Buffer 23 ID Register\nMessage Buffer 24 ID Register\nMessage Buffer 24 ID Register\nMessage Buffer 25 ID Register\nMessage Buffer 25 ID Register\nMessage Buffer 26 ID Register\nMessage Buffer 26 ID Register\nMessage Buffer 27 ID Register\nMessage Buffer 27 ID Register\nMessage Buffer 28 ID Register\nMessage Buffer 28 ID Register\nMessage Buffer 29 ID Register\nMessage Buffer 29 ID Register\nMessage Buffer 3 ID Register\nMessage Buffer 3 ID Register\nMessage Buffer 30 ID Register\nMessage Buffer 30 ID Register\nMessage Buffer 31 ID Register\nMessage Buffer 31 ID Register\nMessage Buffer 32 ID Register\nMessage Buffer 32 ID Register\nMessage Buffer 33 ID Register\nMessage Buffer 33 ID Register\nMessage Buffer 34 ID Register\nMessage Buffer 34 ID Register\nMessage Buffer 35 ID Register\nMessage Buffer 35 ID Register\nMessage Buffer 36 ID Register\nMessage Buffer 36 ID Register\nMessage Buffer 37 ID Register\nMessage Buffer 37 ID Register\nMessage Buffer 38 ID Register\nMessage Buffer 38 ID Register\nMessage Buffer 39 ID Register\nMessage Buffer 39 ID Register\nMessage Buffer 4 ID Register\nMessage Buffer 4 ID Register\nMessage Buffer 40 ID Register\nMessage Buffer 40 ID Register\nMessage Buffer 41 ID Register\nMessage Buffer 41 ID Register\nMessage Buffer 42 ID Register\nMessage Buffer 42 ID Register\nMessage Buffer 43 ID Register\nMessage Buffer 43 ID Register\nMessage Buffer 44 ID Register\nMessage Buffer 44 ID Register\nMessage Buffer 45 ID Register\nMessage Buffer 45 ID Register\nMessage Buffer 46 ID Register\nMessage Buffer 46 ID Register\nMessage Buffer 47 ID Register\nMessage Buffer 47 ID Register\nMessage Buffer 48 ID Register\nMessage Buffer 48 ID Register\nMessage Buffer 49 ID Register\nMessage Buffer 49 ID Register\nMessage Buffer 5 ID Register\nMessage Buffer 5 ID Register\nMessage Buffer 50 ID Register\nMessage Buffer 50 ID Register\nMessage Buffer 51 ID Register\nMessage Buffer 51 ID Register\nMessage Buffer 52 ID Register\nMessage Buffer 52 ID Register\nMessage Buffer 53 ID Register\nMessage Buffer 53 ID Register\nMessage Buffer 54 ID Register\nMessage Buffer 54 ID Register\nMessage Buffer 55 ID Register\nMessage Buffer 55 ID Register\nMessage Buffer 56 ID Register\nMessage Buffer 56 ID Register\nMessage Buffer 57 ID Register\nMessage Buffer 57 ID Register\nMessage Buffer 58 ID Register\nMessage Buffer 58 ID Register\nMessage Buffer 59 ID Register\nMessage Buffer 59 ID Register\nMessage Buffer 6 ID Register\nMessage Buffer 6 ID Register\nMessage Buffer 60 ID Register\nMessage Buffer 60 ID Register\nMessage Buffer 61 ID Register\nMessage Buffer 61 ID Register\nMessage Buffer 62 ID Register\nMessage Buffer 62 ID Register\nMessage Buffer 63 ID Register\nMessage Buffer 63 ID Register\nMessage Buffer 7 ID Register\nMessage Buffer 7 ID Register\nMessage Buffer 8 ID Register\nMessage Buffer 8 ID Register\nMessage Buffer 9 ID Register\nMessage Buffer 9 ID Register\nInterrupt Flags 1 register\nInterrupt Flags 1 register\nInterrupt Flags 2 register\nInterrupt Flags 2 register\nInterrupt Masks 1 register\nInterrupt Masks 1 register\nInterrupt Masks 2 register\nInterrupt Masks 2 register\nMessage Buffer 0 WORD_16B Register\nMessage Buffer 0 WORD_16B Register\nMessage Buffer 0 WORD_16B Register\nMessage Buffer 0 WORD_16B Register\nMessage Buffer 0 WORD_32B Register\nMessage Buffer 0 WORD_32B Register\nMessage Buffer 0 WORD_32B Register\nMessage Buffer 0 WORD_32B Register\nMessage Buffer 0 WORD_64B Register\nMessage Buffer 0 WORD_64B Register\nMessage Buffer 0 WORD_64B Register\nMessage Buffer 0 WORD_64B Register\nMessage Buffer 0 WORD_64B Register\nMessage Buffer 0 WORD_64B Register\nMessage Buffer 0 WORD_64B Register\nMessage Buffer 0 WORD_64B Register\nMessage Buffer 10 WORD_16B Register\nMessage Buffer 10 WORD_16B Register\nMessage Buffer 10 WORD_16B Register\nMessage Buffer 10 WORD_16B Register\nMessage Buffer 10 WORD_32B Register\nMessage Buffer 10 WORD_32B Register\nMessage Buffer 10 WORD_32B Register\nMessage Buffer 10 WORD_32B Register\nMessage Buffer 10 WORD_32B Register\nMessage Buffer 10 WORD_32B Register\nMessage Buffer 10 WORD_32B Register\nMessage Buffer 10 WORD_32B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_64B Register\nMessage Buffer 10 WORD_8B Register\nMessage Buffer 10 WORD_8B Register\nMessage Buffer 10 WORD_8B Register\nMessage Buffer 10 WORD_8B Register\nMessage Buffer 11 CS Register\nMessage Buffer 11 CS Register\nMessage Buffer 11 ID Register\nMessage Buffer 11 ID Register\nMessage Buffer 11 WORD_16B Register\nMessage Buffer 11 WORD_16B Register\nMessage Buffer 11 WORD_16B Register\nMessage Buffer 11 WORD_16B Register\nMessage Buffer 11 CS Register\nMessage Buffer 11 CS Register\nMessage Buffer 11 ID Register\nMessage Buffer 11 ID Register\nMessage Buffer 11 WORD_32B Register\nMessage Buffer 11 WORD_32B Register\nMessage Buffer 11 WORD_32B Register\nMessage Buffer 11 WORD_32B Register\nMessage Buffer 11 WORD_32B Register\nMessage Buffer 11 WORD_32B Register\nMessage Buffer 11 WORD_32B Register\nMessage Buffer 11 WORD_32B Register\nMessage Buffer 11 CS Register\nMessage Buffer 11 CS Register\nMessage Buffer 11 ID Register\nMessage Buffer 11 ID Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_64B Register\nMessage Buffer 11 WORD_8B Register\nMessage Buffer 11 WORD_8B Register\nMessage Buffer 11 WORD_8B Register\nMessage Buffer 11 WORD_8B Register\nMessage Buffer 12 WORD_16B Register\nMessage Buffer 12 WORD_16B Register\nMessage Buffer 12 WORD_16B Register\nMessage Buffer 12 WORD_16B Register\nMessage Buffer 12 WORD_32B Register\nMessage Buffer 12 WORD_32B Register\nMessage Buffer 12 WORD_32B Register\nMessage Buffer 12 WORD_32B Register\nMessage Buffer 12 WORD_32B Register\nMessage Buffer 12 WORD_32B Register\nMessage Buffer 12 WORD_32B Register\nMessage Buffer 12 WORD_32B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_64B Register\nMessage Buffer 12 WORD_8B Register\nMessage Buffer 12 WORD_8B Register\nMessage Buffer 12 WORD_8B Register\nMessage Buffer 12 WORD_8B Register\nMessage Buffer 13 CS Register\nMessage Buffer 13 CS Register\nMessage Buffer 13 ID Register\nMessage Buffer 13 ID Register\nMessage Buffer 13 WORD_16B Register\nMessage Buffer 13 WORD_16B Register\nMessage Buffer 13 WORD_16B Register\nMessage Buffer 13 WORD_16B Register\nMessage Buffer 13 CS Register\nMessage Buffer 13 CS Register\nMessage Buffer 13 ID Register\nMessage Buffer 13 ID Register\nMessage Buffer 13 WORD_32B Register\nMessage Buffer 13 WORD_32B Register\nMessage Buffer 13 WORD_32B Register\nMessage Buffer 13 WORD_32B Register\nMessage Buffer 13 WORD_32B Register\nMessage Buffer 13 WORD_32B Register\nMessage Buffer 13 WORD_32B Register\nMessage Buffer 13 WORD_32B Register\nMessage Buffer 13 CS Register\nMessage Buffer 13 CS Register\nMessage Buffer 13 ID Register\nMessage Buffer 13 ID Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_64B Register\nMessage Buffer 13 WORD_8B Register\nMessage Buffer 13 WORD_8B Register\nMessage Buffer 13 WORD_8B Register\nMessage Buffer 13 WORD_8B Register\nMessage Buffer 14 WORD_16B Register\nMessage Buffer 14 WORD_16B Register\nMessage Buffer 14 WORD_16B Register\nMessage Buffer 14 WORD_16B Register\nMessage Buffer 14 WORD_32B Register\nMessage Buffer 14 WORD_32B Register\nMessage Buffer 14 WORD_32B Register\nMessage Buffer 14 WORD_32B Register\nMessage Buffer 14 WORD_32B Register\nMessage Buffer 14 WORD_32B Register\nMessage Buffer 14 WORD_32B Register\nMessage Buffer 14 WORD_32B Register\nMessage Buffer 14 WORD_8B Register\nMessage Buffer 14 WORD_8B Register\nMessage Buffer 14 WORD_8B Register\nMessage Buffer 14 WORD_8B Register\nMessage Buffer 15 CS Register\nMessage Buffer 15 CS Register\nMessage Buffer 15 ID Register\nMessage Buffer 15 ID Register\nMessage Buffer 15 WORD_16B Register\nMessage Buffer 15 WORD_16B Register\nMessage Buffer 15 WORD_16B Register\nMessage Buffer 15 WORD_16B Register\nMessage Buffer 15 CS Register\nMessage Buffer 15 CS Register\nMessage Buffer 15 ID Register\nMessage Buffer 15 ID Register\nMessage Buffer 15 WORD_32B Register\nMessage Buffer 15 WORD_32B Register\nMessage Buffer 15 WORD_32B Register\nMessage Buffer 15 WORD_32B Register\nMessage Buffer 15 WORD_32B Register\nMessage Buffer 15 WORD_32B Register\nMessage Buffer 15 WORD_32B Register\nMessage Buffer 15 WORD_32B Register\nMessage Buffer 16 WORD_16B Register\nMessage Buffer 16 WORD_16B Register\nMessage Buffer 16 WORD_16B Register\nMessage Buffer 16 WORD_16B Register\nMessage Buffer 16 WORD_32B Register\nMessage Buffer 16 WORD_32B Register\nMessage Buffer 16 WORD_32B Register\nMessage Buffer 16 WORD_32B Register\nMessage Buffer 16 WORD_32B Register\nMessage Buffer 16 WORD_32B Register\nMessage Buffer 16 WORD_32B Register\nMessage Buffer 16 WORD_32B Register\nMessage Buffer 17 CS Register\nMessage Buffer 17 CS Register\nMessage Buffer 17 ID Register\nMessage Buffer 17 ID Register\nMessage Buffer 17 WORD_32B Register\nMessage Buffer 17 WORD_32B Register\nMessage Buffer 17 WORD_32B Register\nMessage Buffer 17 WORD_32B Register\nMessage Buffer 17 WORD_32B Register\nMessage Buffer 17 WORD_32B Register\nMessage Buffer 17 WORD_32B Register\nMessage Buffer 17 WORD_32B Register\nMessage Buffer 1 WORD_32B Register\nMessage Buffer 1 WORD_32B Register\nMessage Buffer 1 WORD_32B Register\nMessage Buffer 1 WORD_32B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 1 WORD_64B Register\nMessage Buffer 2 WORD_64B Register\nMessage Buffer 2 WORD_64B Register\nMessage Buffer 2 WORD_64B Register\nMessage Buffer 2 WORD_64B Register\nMessage Buffer 63 WORD_8B Register\nMessage Buffer 63 WORD_8B Register\nMessage Buffer 63 WORD_8B Register\nMessage Buffer 63 WORD_8B Register\nModule Configuration Register\nModule Configuration Register\nRx 14 Mask register\nRx 14 Mask register\nRx 15 Mask register\nRx 15 Mask register\nLegacy Rx FIFO Global Mask register\nLegacy Rx FIFO Global Mask register\nLegacy Rx FIFO Information Register\nLegacy Rx FIFO Information Register\nRx Individual Mask Registers\nRx Individual Mask Registers\nRx Mailboxes Global Mask Register\nRx Mailboxes Global Mask Register\nCAN\nFree Running Timer\nFree Running Timer\nReturns the argument unchanged.\nAcquire a vaild, but possibly aliased, instance.\nCalls <code>U::from(self)</code>.\nReturns the instance number <code>N</code> for a peripheral instance.\nBit Timing Format Enable\nExtended Prescaler Division Factor\nExtended Propagation Segment\nExtended Phase Segment 1\nExtended Phase Segment 2\nExtended Resync Jump Width\nExtended bit time definitions disabled.\nExtended bit time definitions enabled.\nCRC Mailbox\nTransmitted CRC value\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBit Rate Switch. This bit defines whether the bit rate is …\nMessage Buffer Code. This 4-bit field can be accessed …\nLength of the data to be stored/transmitted.\nExtended Data Length. This bit distinguishes between CAN …\nError State Indicator. This bit indicates if the …\nID Extended. One/zero for extended/standard format frame.\nRemote Transmission Request. One/zero for remote/data …\nSubstitute Remote Request. Contains a fixed recessive bit.\nFree-Running Counter Time stamp. This 16-bit field is a …\nBus Off Interrupt Mask\nBus Off Recovery\nCAN Engine Clock Source\nError Interrupt Mask\nLowest Buffer Transmitted First\nListen-Only Mode\nLoop Back Mode\nPrescaler Division Factor\nPropagation Segment\nPhase Segment 1\nPhase Segment 2\nResync Jump Width\nRx Warning Interrupt Mask\nCAN Bit Sampling\nTimer Sync\nTx Warning Interrupt Mask\nBus Off interrupt disabled.\nBus Off interrupt enabled.\nAutomatic recovering from Bus Off state enabled.\nAutomatic recovering from Bus Off state disabled.\nThe CAN engine clock source is the oscillator clock. Under …\nThe CAN engine clock source is the peripheral clock.\nError interrupt disabled.\nError interrupt enabled.\nBuffer with highest priority is transmitted first.\nLowest number buffer is transmitted first.\nListen-Only mode is deactivated.\nFlexCAN module operates in Listen-Only mode.\nLoop Back disabled.\nLoop Back enabled.\nRx Warning Interrupt disabled.\nRx Warning Interrupt enabled.\nJust one sample is used to determine the bit value.\nThree samples are used to determine the value of the …\nTimer Sync feature disabled\nTimer Sync feature enabled\nTx Warning Interrupt disabled.\nTx Warning Interrupt enabled.\nBus Off Done Interrupt Mask\nBit Timing Expansion enable\nEntire Frame Arbitration Field Comparison Enable For Rx …\nEdge Filter Disable\nError Interrupt Mask for errors detected in the Data Phase …\nISO CAN FD Enable\nMessage Buffer Time Stamp Base\nMailboxes Reception Priority\nProtocol Exception Enable\nNumber Of Legacy Rx FIFO Filters\nRemote Request Storing\nTx Arbitration Start Delay\nTimer Source\nTime Stamp Capture Point\nBus Off Done interrupt disabled.\nBus Off Done interrupt enabled.\nCAN Bit timing expansion is disabled.\nCAN bit timing expansion is enabled.\nRx Mailbox filter’s IDE bit is always compared and RTR …\nEnables the comparison of both Rx Mailbox filter’s IDE …\nEdge Filter is enabled\nEdge Filter is disabled\nERRINT_FAST Error interrupt disabled.\nERRINT_FAST Error interrupt enabled.\nFlexCAN operates using the non-ISO CAN FD protocol.\nFlexCAN operates using the ISO CAN FD protocol (ISO …\nMessage Buffer Time Stamp base is CAN_TIMER\nMessage Buffer Time Stamp base is lower 16-bits of high …\nMessage Buffer Time Stamp base is upper 16-bits of high …\nMatching starts from Legacy Rx FIFO or Enhanced Rx FIFO …\nMatching starts from Mailboxes and continues on Legacy Rx …\nProtocol Exception is disabled.\nProtocol Exception is enabled.\nRemote Response Frame is generated.\nRemote Request Frame is stored.\nThe Free Running Timer is clocked by the CAN bit clock, …\nThe Free Running Timer is clocked by an external time …\nThe high resolution time stamp capture is disabled\nThe high resolution time stamp is captured in the end of …\nThe high resolution time stamp is captured in the start of …\nThe high resolution time stamp is captured in the start of …\nReceive Error Counter\nReceive Error Counter for fast bits\nTransmit Error Counter\nTransmit Error Counter for fast bits\nData Phase Resynchronization Jump Width\nData Phase Segment 1\nData Phase Time Segment 2\nNominal Resynchronization Jump Width\nNominal Time Segment 1\nNominal Time Segment 2\nExtended Data Phase Prescaler Division Factor\nExtended Nominal Prescaler Division Factor\nDMA Last Word\nEnhanced Rx FIFO enable\nEnhanced Rx FIFO Watermark\nNumber of Extended ID Filter Elements\nNumber of Enhanced Rx FIFO Filter Elements\nEnhanced Rx FIFO is disabled\nEnhanced Rx FIFO is enabled\nFilter Element Bits\nEnhanced Rx FIFO Data Available Interrupt Enable\nEnhanced Rx FIFO Overflow Interrupt Enable\nEnhanced Rx FIFO Underflow Interrupt Enable\nEnhanced Rx FIFO Watermark Indication Interrupt Enable\nEnhanced Rx FIFO Data Available Interrupt is disabled\nEnhanced Rx FIFO Data Available Interrupt is enabled\nEnhanced Rx FIFO Overflow is disabled\nEnhanced Rx FIFO Overflow is enabled\nEnhanced Rx FIFO Underflow interrupt is disabled\nEnhanced Rx FIFO Underflow interrupt is enabled\nEnhanced Rx FIFO Watermark Interrupt is disabled\nEnhanced Rx FIFO Watermark Interrupt is enabled\nEnhanced Rx FIFO Clear\nEnhanced Rx FIFO Data Available\nEnhanced Rx FIFO empty\nEnhanced Rx FIFO Elements\nEnhanced Rx FIFO full\nEnhanced Rx FIFO Overflow\nEnhanced Rx FIFO Underflow\nEnhanced Rx FIFO Watermark Indication\nNo effect\nClear Enhanced Rx FIFO content\nNo such occurrence\nThere is at least one message stored in Enhanced Rx FIFO\nEnhanced Rx FIFO is not empty\nEnhanced Rx FIFO is empty\nEnhanced Rx FIFO is not full\nEnhanced Rx FIFO is full\nNo such occurrence\nEnhanced Rx FIFO overflow\nNo such occurrence\nEnhanced Rx FIFO underflow\nNo such occurrence\nThe number of messages in FIFO is greater than the …\nAcknowledge Error\nBit0 Error\nBit0 Error in the Data Phase of CAN FD frames with the BRS …\nBit1 Error\nBit1 Error in the Data Phase of CAN FD frames with the BRS …\nBus Off Done Interrupt\nBus Off Interrupt\nCyclic Redundancy Check Error\nCyclic Redundancy Check Error in the CRC field of CAN FD …\nError Interrupt\nError Interrupt for errors detected in the Data Phase of …\nError Overrun bit\nFault Confinement State\nForm Error\nForm Error in the Data Phase of CAN FD frames with the BRS …\nIDLE\nRx Warning Interrupt Flag\nFlexCAN In Reception\nRx Error Warning\nStuffing Error\nStuffing Error in the Data Phase of CAN FD frames with the …\nCAN Synchronization Status\nTx Warning Interrupt Flag\nFlexCAN In Transmission\nTX Error Warning\nWake-Up Interrupt\nNo such occurrence.\nAn ACK error occurred since last read of this register.\nNo such occurrence.\nAt least one bit sent as dominant is received as recessive.\nNo such occurrence.\nAt least one bit sent as dominant is received as recessive.\nNo such occurrence.\nAt least one bit sent as recessive is received as dominant.\nNo such occurrence.\nAt least one bit sent as recessive is received as dominant.\nNo such occurrence.\nFlexCAN module has completed Bus Off process.\nNo such occurrence.\nFlexCAN module entered Bus Off state.\nNo such occurrence.\nA CRC error occurred since last read of this register.\nNo such occurrence.\nA CRC error occurred since last read of this register.\nNo such occurrence.\nIndicates setting of any Error Bit in the Error and Status …\nNo such occurrence.\nIndicates setting of any Error Bit detected in the Data …\nOverrun has not occurred.\nOverrun has occurred.\nError Active\nError Passive\nBus Off\nNo such occurrence.\nA Form Error occurred since last read of this register.\nNo such occurrence.\nA Form Error occurred since last read of this register.\nNo such occurrence.\nCAN bus is now IDLE.\nNo such occurrence.\nThe Rx error counter transitioned from less than 96 to …\nFlexCAN is not receiving a message.\nFlexCAN is receiving a message.\nNo such occurrence.\nRXERRCNT is greater than or equal to 96.\nNo such occurrence.\nA Stuffing Error occurred since last read of this register.\nNo such occurrence.\nA Stuffing Error occurred since last read of this register.\nFlexCAN is not synchronized to the CAN bus.\nFlexCAN is synchronized to the CAN bus.\nNo such occurrence.\nThe Tx error counter transitioned from less than 96 to …\nFlexCAN is not transmitting a message.\nFlexCAN is transmitting a message.\nNo such occurrence.\nTXERRCNT is greater than or equal to 96.\nNo such occurrence.\nIndicates a recessive to dominant transition was received …\nInactive Mailbox\nLowest Priority Tx Mailbox\nValid Priority Status\nIf CAN_ESR2[VPS] is asserted, the CAN_ESR2[LPTM] is not an …\nIf CAN_ESR2[VPS] is asserted, there is at least one …\nContents of IMB and LPTM are invalid.\nContents of IMB and LPTM are valid.\nEnhanced Transceiver Delay Compensation Offset\nEnhanced Transceiver Delay Compensation Value\nTransceiver Delay Measurement Disable\nTDC measurement is enabled\nTDC measurement is disabled\nFast Prescaler Division Factor\nFast Propagation Segment\nFast Phase Segment 1\nFast Phase Segment 2\nFast Resync Jump Width\nCRC Mailbox Number for FD_TXCRC\nExtended Transmitted CRC value\nBit Rate Switch Enable\nMessage Buffer Data Size for Region 0\nMessage Buffer Data Size for Region 1\nTransceiver Delay Compensation Enable\nTransceiver Delay Compensation Fail\nTransceiver Delay Compensation Offset\nTransceiver Delay Compensation Value\nTransmit a frame in nominal rate. The BRS bit in the Tx MB …\nTransmit a frame with bit rate switching if the BRS bit in …\nSelects 8 bytes per Message Buffer.\nSelects 16 bytes per Message Buffer.\nSelects 32 bytes per Message Buffer.\nSelects 64 bytes per Message Buffer.\nSelects 8 bytes per Message Buffer.\nSelects 16 bytes per Message Buffer.\nSelects 32 bytes per Message Buffer.\nSelects 64 bytes per Message Buffer.\nTDC is disabled\nTDC is enabled\nMeasured loop delay is in range.\nMeasured loop delay is out of range.\nHigh Resolution Time Stamp\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nContains extended (LOW word) identifier of message buffer.\nLocal priority. This 3-bit fieldis only used when LPRIO_EN …\nContains standard/extended (HIGH word) identifier of …\nBuffer MB0 Interrupt Or Clear Legacy FIFO bit\nBuffer MBi Interrupt\nBuffer MB i Interrupt Or “reserved”\nBuffer MB5 Interrupt Or “Frames available in Legacy Rx …\nBuffer MB6 Interrupt Or “Legacy Rx FIFO Warning”\nBuffer MB7 Interrupt Or “Legacy Rx FIFO Overflow”\nThe corresponding buffer has no occurrence of successfully …\nThe corresponding buffer has successfully completed …\nNo occurrence of MB5 completing transmission/reception …\nMB5 completed transmission/reception when CAN_MCR[RFEN]=0, …\nNo occurrence of MB6 completing transmission/reception …")