
Alarm Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000604  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000734  0800073c  0001073c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000734  08000734  0001073c  2**0
                  CONTENTS
  4 .ARM          00000000  08000734  08000734  0001073c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000734  0800073c  0001073c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000734  08000734  00010734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000738  08000738  00010738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001073c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000000  0800073c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  0800073c  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001073c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000005d9  00000000  00000000  00010765  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000220  00000000  00000000  00010d3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000098  00000000  00000000  00010f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000080  00000000  00000000  00010ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001e49  00000000  00000000  00011078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000906  00000000  00000000  00012ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00008645  00000000  00000000  000137c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0001be0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001cc  00000000  00000000  0001be5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	0800071c 	.word	0x0800071c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	0800071c 	.word	0x0800071c

08000170 <binary_to_bcd>:

RTC_time_t current_time;


uint8_t binary_to_bcd(uint8_t value)
{
 8000170:	b480      	push	{r7}
 8000172:	b085      	sub	sp, #20
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
	//Ones is bit 0:3, tens is bit 4:6
	uint8_t tens, ones,bcd;
	//If only 1s bcd value is the same as binary
	bcd = value;
 800017a:	79fb      	ldrb	r3, [r7, #7]
 800017c:	73fb      	strb	r3, [r7, #15]
	if(value >= 10)
 800017e:	79fb      	ldrb	r3, [r7, #7]
 8000180:	2b09      	cmp	r3, #9
 8000182:	d918      	bls.n	80001b6 <binary_to_bcd+0x46>
	{
		tens = value/10;
 8000184:	79fb      	ldrb	r3, [r7, #7]
 8000186:	4a0f      	ldr	r2, [pc, #60]	; (80001c4 <binary_to_bcd+0x54>)
 8000188:	fba2 2303 	umull	r2, r3, r2, r3
 800018c:	08db      	lsrs	r3, r3, #3
 800018e:	73bb      	strb	r3, [r7, #14]
		ones = value %10;
 8000190:	79fa      	ldrb	r2, [r7, #7]
 8000192:	4b0c      	ldr	r3, [pc, #48]	; (80001c4 <binary_to_bcd+0x54>)
 8000194:	fba3 1302 	umull	r1, r3, r3, r2
 8000198:	08d9      	lsrs	r1, r3, #3
 800019a:	460b      	mov	r3, r1
 800019c:	009b      	lsls	r3, r3, #2
 800019e:	440b      	add	r3, r1
 80001a0:	005b      	lsls	r3, r3, #1
 80001a2:	1ad3      	subs	r3, r2, r3
 80001a4:	737b      	strb	r3, [r7, #13]
		bcd = (uint8_t)((tens<<4)|ones );
 80001a6:	7bbb      	ldrb	r3, [r7, #14]
 80001a8:	011b      	lsls	r3, r3, #4
 80001aa:	b25a      	sxtb	r2, r3
 80001ac:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80001b0:	4313      	orrs	r3, r2
 80001b2:	b25b      	sxtb	r3, r3
 80001b4:	73fb      	strb	r3, [r7, #15]
	}
	return bcd;
 80001b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80001b8:	4618      	mov	r0, r3
 80001ba:	3714      	adds	r7, #20
 80001bc:	46bd      	mov	sp, r7
 80001be:	bc80      	pop	{r7}
 80001c0:	4770      	bx	lr
 80001c2:	bf00      	nop
 80001c4:	cccccccd 	.word	0xcccccccd

080001c8 <I2C_RXTX_Start>:
}



uint8_t  I2C_RXTX_Start(uint8_t * pTXBuffer, uint32_t Len, uint8_t sr,uint8_t RXTX,uint8_t value,uint8_t reg_addr)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	60b9      	str	r1, [r7, #8]
 80001d2:	4611      	mov	r1, r2
 80001d4:	461a      	mov	r2, r3
 80001d6:	460b      	mov	r3, r1
 80001d8:	71fb      	strb	r3, [r7, #7]
 80001da:	4613      	mov	r3, r2
 80001dc:	71bb      	strb	r3, [r7, #6]
	//Check if the state isnt busy recieving or transmitting
	if( (I2C_state != I2C_BUSY_IN_TX) && (I2C_state != I2C_BUSY_IN_RX))
 80001de:	4b22      	ldr	r3, [pc, #136]	; (8000268 <I2C_RXTX_Start+0xa0>)
 80001e0:	781b      	ldrb	r3, [r3, #0]
 80001e2:	2b02      	cmp	r3, #2
 80001e4:	d039      	beq.n	800025a <I2C_RXTX_Start+0x92>
 80001e6:	4b20      	ldr	r3, [pc, #128]	; (8000268 <I2C_RXTX_Start+0xa0>)
 80001e8:	781b      	ldrb	r3, [r3, #0]
 80001ea:	2b01      	cmp	r3, #1
 80001ec:	d035      	beq.n	800025a <I2C_RXTX_Start+0x92>
	{
		tx[0]=reg_addr;
 80001ee:	4a1f      	ldr	r2, [pc, #124]	; (800026c <I2C_RXTX_Start+0xa4>)
 80001f0:	7f3b      	ldrb	r3, [r7, #28]
 80001f2:	7013      	strb	r3, [r2, #0]
			tx[1] = value;
 80001f4:	4a1d      	ldr	r2, [pc, #116]	; (800026c <I2C_RXTX_Start+0xa4>)
 80001f6:	7e3b      	ldrb	r3, [r7, #24]
 80001f8:	7053      	strb	r3, [r2, #1]
		//Set the I2C state and other global vars
		I2C_state = RXTX;
 80001fa:	4a1b      	ldr	r2, [pc, #108]	; (8000268 <I2C_RXTX_Start+0xa0>)
 80001fc:	79bb      	ldrb	r3, [r7, #6]
 80001fe:	7013      	strb	r3, [r2, #0]
		pBuffer = pTXBuffer;
 8000200:	4a1b      	ldr	r2, [pc, #108]	; (8000270 <I2C_RXTX_Start+0xa8>)
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	6013      	str	r3, [r2, #0]
		len = Len;
 8000206:	4a1b      	ldr	r2, [pc, #108]	; (8000274 <I2C_RXTX_Start+0xac>)
 8000208:	68bb      	ldr	r3, [r7, #8]
 800020a:	6013      	str	r3, [r2, #0]
		repeatedStart = sr;
 800020c:	4a1a      	ldr	r2, [pc, #104]	; (8000278 <I2C_RXTX_Start+0xb0>)
 800020e:	79fb      	ldrb	r3, [r7, #7]
 8000210:	7013      	strb	r3, [r2, #0]

		if(I2C_state == I2C_BUSY_IN_RX)
 8000212:	4b15      	ldr	r3, [pc, #84]	; (8000268 <I2C_RXTX_Start+0xa0>)
 8000214:	781b      	ldrb	r3, [r3, #0]
 8000216:	2b01      	cmp	r3, #1
 8000218:	d105      	bne.n	8000226 <I2C_RXTX_Start+0x5e>
		{
			//Addtionally acking should be enabled if recieving
			I2C1->CR1 |= (1<< 10);
 800021a:	4b18      	ldr	r3, [pc, #96]	; (800027c <I2C_RXTX_Start+0xb4>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	4a17      	ldr	r2, [pc, #92]	; (800027c <I2C_RXTX_Start+0xb4>)
 8000220:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000224:	6013      	str	r3, [r2, #0]
		}


		//Generate START Condition
		I2C1->CR1 |= (1<< 8);
 8000226:	4b15      	ldr	r3, [pc, #84]	; (800027c <I2C_RXTX_Start+0xb4>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	4a14      	ldr	r2, [pc, #80]	; (800027c <I2C_RXTX_Start+0xb4>)
 800022c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000230:	6013      	str	r3, [r2, #0]

		//Implement the code to enable ITBUFEN Control Bit
		I2C1->CR2 |= ( 1 << 10);
 8000232:	4b12      	ldr	r3, [pc, #72]	; (800027c <I2C_RXTX_Start+0xb4>)
 8000234:	685b      	ldr	r3, [r3, #4]
 8000236:	4a11      	ldr	r2, [pc, #68]	; (800027c <I2C_RXTX_Start+0xb4>)
 8000238:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800023c:	6053      	str	r3, [r2, #4]

		//Implement the code to enable ITEVFEN Control Bit
		I2C1->CR2 |= ( 1 << 9);
 800023e:	4b0f      	ldr	r3, [pc, #60]	; (800027c <I2C_RXTX_Start+0xb4>)
 8000240:	685b      	ldr	r3, [r3, #4]
 8000242:	4a0e      	ldr	r2, [pc, #56]	; (800027c <I2C_RXTX_Start+0xb4>)
 8000244:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000248:	6053      	str	r3, [r2, #4]

		//Implement the code to enable ITERREN Control Bit
		I2C1->CR2 |= ( 1 << 8);
 800024a:	4b0c      	ldr	r3, [pc, #48]	; (800027c <I2C_RXTX_Start+0xb4>)
 800024c:	685b      	ldr	r3, [r3, #4]
 800024e:	4a0b      	ldr	r2, [pc, #44]	; (800027c <I2C_RXTX_Start+0xb4>)
 8000250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000254:	6053      	str	r3, [r2, #4]

		return I2C_READY;
 8000256:	2300      	movs	r3, #0
 8000258:	e001      	b.n	800025e <I2C_RXTX_Start+0x96>


	}
	return I2C_state;
 800025a:	4b03      	ldr	r3, [pc, #12]	; (8000268 <I2C_RXTX_Start+0xa0>)
 800025c:	781b      	ldrb	r3, [r3, #0]
}
 800025e:	4618      	mov	r0, r3
 8000260:	3714      	adds	r7, #20
 8000262:	46bd      	mov	sp, r7
 8000264:	bc80      	pop	{r7}
 8000266:	4770      	bx	lr
 8000268:	20000025 	.word	0x20000025
 800026c:	20000028 	.word	0x20000028
 8000270:	2000001c 	.word	0x2000001c
 8000274:	20000020 	.word	0x20000020
 8000278:	20000024 	.word	0x20000024
 800027c:	40005400 	.word	0x40005400

08000280 <ds1307_write>:

static void ds1307_write(uint8_t value,uint8_t reg_addr)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af02      	add	r7, sp, #8
 8000286:	4603      	mov	r3, r0
 8000288:	460a      	mov	r2, r1
 800028a:	71fb      	strb	r3, [r7, #7]
 800028c:	4613      	mov	r3, r2
 800028e:	71bb      	strb	r3, [r7, #6]
	//Sends two bytes of data to enable the clock


	while(I2C_RXTX_Start(tx, 2, 0,I2C_BUSY_IN_TX,value,reg_addr) != I2C_READY);
 8000290:	bf00      	nop
 8000292:	79bb      	ldrb	r3, [r7, #6]
 8000294:	9301      	str	r3, [sp, #4]
 8000296:	79fb      	ldrb	r3, [r7, #7]
 8000298:	9300      	str	r3, [sp, #0]
 800029a:	2302      	movs	r3, #2
 800029c:	2200      	movs	r2, #0
 800029e:	2102      	movs	r1, #2
 80002a0:	4805      	ldr	r0, [pc, #20]	; (80002b8 <ds1307_write+0x38>)
 80002a2:	f7ff ff91 	bl	80001c8 <I2C_RXTX_Start>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d1f2      	bne.n	8000292 <ds1307_write+0x12>
}
 80002ac:	bf00      	nop
 80002ae:	bf00      	nop
 80002b0:	3708      	adds	r7, #8
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	20000028 	.word	0x20000028

080002bc <ds1307_set_current_time>:




void ds1307_set_current_time(RTC_time_t *rtc_time)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hrs;
	seconds = binary_to_bcd(rtc_time->seconds);
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	4618      	mov	r0, r3
 80002ca:	f7ff ff51 	bl	8000170 <binary_to_bcd>
 80002ce:	4603      	mov	r3, r0
 80002d0:	73bb      	strb	r3, [r7, #14]
	//Ensure bit 7 is cleared to not turn of clock
	seconds &= ~(1<<7);
 80002d2:	7bbb      	ldrb	r3, [r7, #14]
 80002d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80002d8:	73bb      	strb	r3, [r7, #14]
	ds1307_write(seconds,DS1307_ADDR_SEC);
 80002da:	7bbb      	ldrb	r3, [r7, #14]
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f7ff ffce 	bl	8000280 <ds1307_write>

	//send minutes
	ds1307_write(binary_to_bcd(rtc_time->minutes),DS1307_ADDR_MIN);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	785b      	ldrb	r3, [r3, #1]
 80002e8:	4618      	mov	r0, r3
 80002ea:	f7ff ff41 	bl	8000170 <binary_to_bcd>
 80002ee:	4603      	mov	r3, r0
 80002f0:	2101      	movs	r1, #1
 80002f2:	4618      	mov	r0, r3
 80002f4:	f7ff ffc4 	bl	8000280 <ds1307_write>

	//set hours
	hrs = binary_to_bcd(rtc_time->hours);
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	789b      	ldrb	r3, [r3, #2]
 80002fc:	4618      	mov	r0, r3
 80002fe:	f7ff ff37 	bl	8000170 <binary_to_bcd>
 8000302:	4603      	mov	r3, r0
 8000304:	73fb      	strb	r3, [r7, #15]
	//Ensure bit 7 is cleared to not turn of clock
	if(rtc_time->time_format == TIME_FORMAT_24HRS)
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	78db      	ldrb	r3, [r3, #3]
 800030a:	2b02      	cmp	r3, #2
 800030c:	d104      	bne.n	8000318 <ds1307_set_current_time+0x5c>
	{
		hrs &= ~(1 << 6);
 800030e:	7bfb      	ldrb	r3, [r7, #15]
 8000310:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000314:	73fb      	strb	r3, [r7, #15]
 8000316:	e011      	b.n	800033c <ds1307_set_current_time+0x80>
	}
	else
	{
		hrs |= (1 << 6);
 8000318:	7bfb      	ldrb	r3, [r7, #15]
 800031a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800031e:	73fb      	strb	r3, [r7, #15]
		hrs =(rtc_time->time_format ==TIME_FORMAT_12HRS_PM ) ? hrs | (1<<5) : hrs & ~(1<<5);
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	78db      	ldrb	r3, [r3, #3]
 8000324:	2b01      	cmp	r3, #1
 8000326:	d104      	bne.n	8000332 <ds1307_set_current_time+0x76>
 8000328:	7bfb      	ldrb	r3, [r7, #15]
 800032a:	f043 0320 	orr.w	r3, r3, #32
 800032e:	b2db      	uxtb	r3, r3
 8000330:	e003      	b.n	800033a <ds1307_set_current_time+0x7e>
 8000332:	7bfb      	ldrb	r3, [r7, #15]
 8000334:	f023 0320 	bic.w	r3, r3, #32
 8000338:	b2db      	uxtb	r3, r3
 800033a:	73fb      	strb	r3, [r7, #15]
	}
	ds1307_write(hrs,DS1307_ADDR_HRS);
 800033c:	7bfb      	ldrb	r3, [r7, #15]
 800033e:	2102      	movs	r1, #2
 8000340:	4618      	mov	r0, r3
 8000342:	f7ff ff9d 	bl	8000280 <ds1307_write>
}
 8000346:	bf00      	nop
 8000348:	3710      	adds	r7, #16
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
	...

08000350 <main>:
}

RTC_time_t current_time;

int main(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b086      	sub	sp, #24
 8000354:	af00      	add	r7, sp, #0


    /* Loop forever */
	uint32_t *RCC_APB2ENR = (uint32_t *)(0x40021018);
 8000356:	4b66      	ldr	r3, [pc, #408]	; (80004f0 <main+0x1a0>)
 8000358:	617b      	str	r3, [r7, #20]
	uint32_t *RCC_APB1ENR = (uint32_t *)(0x4002101C);
 800035a:	4b66      	ldr	r3, [pc, #408]	; (80004f4 <main+0x1a4>)
 800035c:	613b      	str	r3, [r7, #16]
	uint32_t *AFIO_EXTICR1 =  (uint32_t *)(0x40010008);
 800035e:	4b66      	ldr	r3, [pc, #408]	; (80004f8 <main+0x1a8>)
 8000360:	60fb      	str	r3, [r7, #12]
	uint32_t *EXTI_IMR =  (uint32_t *)(0x40010400);
 8000362:	4b66      	ldr	r3, [pc, #408]	; (80004fc <main+0x1ac>)
 8000364:	60bb      	str	r3, [r7, #8]
	uint32_t *EXTI_RTSR =  (uint32_t *)(0x40010408);
 8000366:	4b66      	ldr	r3, [pc, #408]	; (8000500 <main+0x1b0>)
 8000368:	607b      	str	r3, [r7, #4]

	//Enable clock on GPIOA, GPIOB, AFIO and I2C1
	*RCC_APB2ENR |= (1 << 2);
 800036a:	697b      	ldr	r3, [r7, #20]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	f043 0204 	orr.w	r2, r3, #4
 8000372:	697b      	ldr	r3, [r7, #20]
 8000374:	601a      	str	r2, [r3, #0]
	*RCC_APB2ENR |= (1 << 3);
 8000376:	697b      	ldr	r3, [r7, #20]
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	f043 0208 	orr.w	r2, r3, #8
 800037e:	697b      	ldr	r3, [r7, #20]
 8000380:	601a      	str	r2, [r3, #0]
	*RCC_APB2ENR |= (1 << 0);
 8000382:	697b      	ldr	r3, [r7, #20]
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	f043 0201 	orr.w	r2, r3, #1
 800038a:	697b      	ldr	r3, [r7, #20]
 800038c:	601a      	str	r2, [r3, #0]
	*RCC_APB1ENR |= (1<< 21);
 800038e:	693b      	ldr	r3, [r7, #16]
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000396:	693b      	ldr	r3, [r7, #16]
 8000398:	601a      	str	r2, [r3, #0]


	//Enable interupts for I2C for both event and error I2C and EXTI lines 0 and 1
	*((uint32_t*)NVIC_ISER0) |= 1<<6;
 800039a:	4b5a      	ldr	r3, [pc, #360]	; (8000504 <main+0x1b4>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	4a59      	ldr	r2, [pc, #356]	; (8000504 <main+0x1b4>)
 80003a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003a4:	6013      	str	r3, [r2, #0]
	*((uint32_t*)NVIC_ISER0) |= 1<<7;
 80003a6:	4b57      	ldr	r3, [pc, #348]	; (8000504 <main+0x1b4>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	4a56      	ldr	r2, [pc, #344]	; (8000504 <main+0x1b4>)
 80003ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003b0:	6013      	str	r3, [r2, #0]
	*((uint32_t*)NVIC_ISER0) |= 1<<31;
 80003b2:	4b54      	ldr	r3, [pc, #336]	; (8000504 <main+0x1b4>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a53      	ldr	r2, [pc, #332]	; (8000504 <main+0x1b4>)
 80003b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80003bc:	6013      	str	r3, [r2, #0]
	*((uint32_t*)NVIC_ISER1) |= 1<<0;
 80003be:	4b52      	ldr	r3, [pc, #328]	; (8000508 <main+0x1b8>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	4a51      	ldr	r2, [pc, #324]	; (8000508 <main+0x1b8>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6013      	str	r3, [r2, #0]

	//Set the GPIOA ports to work for LEDS
	uint32_t temp = 0;
 80003ca:	2300      	movs	r3, #0
 80003cc:	603b      	str	r3, [r7, #0]
	temp |= (1<< 0);
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	f043 0301 	orr.w	r3, r3, #1
 80003d4:	603b      	str	r3, [r7, #0]
	temp |= (1<< 4);
 80003d6:	683b      	ldr	r3, [r7, #0]
 80003d8:	f043 0310 	orr.w	r3, r3, #16
 80003dc:	603b      	str	r3, [r7, #0]
	temp |= (1<< 8);
 80003de:	683b      	ldr	r3, [r7, #0]
 80003e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003e4:	603b      	str	r3, [r7, #0]
	temp |= (1<< 12);
 80003e6:	683b      	ldr	r3, [r7, #0]
 80003e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80003ec:	603b      	str	r3, [r7, #0]
	temp |= (1<< 16);
 80003ee:	683b      	ldr	r3, [r7, #0]
 80003f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003f4:	603b      	str	r3, [r7, #0]
	temp |= (1<< 20);
 80003f6:	683b      	ldr	r3, [r7, #0]
 80003f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80003fc:	603b      	str	r3, [r7, #0]
	temp |= (1<< 24);
 80003fe:	683b      	ldr	r3, [r7, #0]
 8000400:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000404:	603b      	str	r3, [r7, #0]
	temp |= (1<< 28);
 8000406:	683b      	ldr	r3, [r7, #0]
 8000408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800040c:	603b      	str	r3, [r7, #0]
	GPIOA->CRL = temp;
 800040e:	4a3f      	ldr	r2, [pc, #252]	; (800050c <main+0x1bc>)
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	6013      	str	r3, [r2, #0]

	//Setup the pins for the buttons and the alarm LED

	//B0 for mode button and B1 for set button
	//Set the Configuration to Input Pullup
	GPIOB->CRL &= ~(0xF << 0);
 8000414:	4b3e      	ldr	r3, [pc, #248]	; (8000510 <main+0x1c0>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a3d      	ldr	r2, [pc, #244]	; (8000510 <main+0x1c0>)
 800041a:	f023 030f 	bic.w	r3, r3, #15
 800041e:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (0x8 << 0);
 8000420:	4b3b      	ldr	r3, [pc, #236]	; (8000510 <main+0x1c0>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a3a      	ldr	r2, [pc, #232]	; (8000510 <main+0x1c0>)
 8000426:	f043 0308 	orr.w	r3, r3, #8
 800042a:	6013      	str	r3, [r2, #0]
	//SEt PBODR to 1 to enable pull up
	//GPIOB->ODR |= (1<< 0);
	//Configure AFIO line so EXTI0 is on Port B
	*AFIO_EXTICR1 |= (1<< 0);
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	f043 0201 	orr.w	r2, r3, #1
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	601a      	str	r2, [r3, #0]

	//Configure the EXTI by demasking the line and setting the trigger on rising edge
	*EXTI_IMR |= (1<< 0);
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	f043 0201 	orr.w	r2, r3, #1
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	601a      	str	r2, [r3, #0]
	*EXTI_RTSR |= (1<< 0);
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	f043 0201 	orr.w	r2, r3, #1
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	601a      	str	r2, [r3, #0]




	//Configure the pins B8 and B9 for I2C -> both need to be AF and open drain value of 1101
	GPIOB->CRL &= ~(0xF << 24);
 8000450:	4b2f      	ldr	r3, [pc, #188]	; (8000510 <main+0x1c0>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a2e      	ldr	r2, [pc, #184]	; (8000510 <main+0x1c0>)
 8000456:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800045a:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (0xD << 24);
 800045c:	4b2c      	ldr	r3, [pc, #176]	; (8000510 <main+0x1c0>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a2b      	ldr	r2, [pc, #172]	; (8000510 <main+0x1c0>)
 8000462:	f043 6350 	orr.w	r3, r3, #218103808	; 0xd000000
 8000466:	6013      	str	r3, [r2, #0]
	GPIOB->CRL &= ~(0xF << 28);
 8000468:	4b29      	ldr	r3, [pc, #164]	; (8000510 <main+0x1c0>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a28      	ldr	r2, [pc, #160]	; (8000510 <main+0x1c0>)
 800046e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000472:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (0xD << 28);
 8000474:	4b26      	ldr	r3, [pc, #152]	; (8000510 <main+0x1c0>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4a25      	ldr	r2, [pc, #148]	; (8000510 <main+0x1c0>)
 800047a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
 800047e:	6013      	str	r3, [r2, #0]



	//Set the frequency of clock provided to cr2
	I2C1->CR2 |= ((HSI_SPEED/1000000));
 8000480:	4b24      	ldr	r3, [pc, #144]	; (8000514 <main+0x1c4>)
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	4a23      	ldr	r2, [pc, #140]	; (8000514 <main+0x1c4>)
 8000486:	f043 0308 	orr.w	r3, r3, #8
 800048a:	6053      	str	r3, [r2, #4]


	//Configure the device address will maybe do
	I2C1->OAR1 |= (0x61 << 1);
 800048c:	4b21      	ldr	r3, [pc, #132]	; (8000514 <main+0x1c4>)
 800048e:	689b      	ldr	r3, [r3, #8]
 8000490:	4a20      	ldr	r2, [pc, #128]	; (8000514 <main+0x1c4>)
 8000492:	f043 03c2 	orr.w	r3, r3, #194	; 0xc2
 8000496:	6093      	str	r3, [r2, #8]

	//The 14th bit of the OAR1 register must always be mainted by software as 1
	I2C1->OAR1 |= (1<<14);
 8000498:	4b1e      	ldr	r3, [pc, #120]	; (8000514 <main+0x1c4>)
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	4a1d      	ldr	r2, [pc, #116]	; (8000514 <main+0x1c4>)
 800049e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004a2:	6093      	str	r3, [r2, #8]

	//Set the CCR
	I2C1->CCR |= ((HSI_SPEED / (2*I2C_SCL_SPEED_SM)));
 80004a4:	4b1b      	ldr	r3, [pc, #108]	; (8000514 <main+0x1c4>)
 80004a6:	69db      	ldr	r3, [r3, #28]
 80004a8:	4a1a      	ldr	r2, [pc, #104]	; (8000514 <main+0x1c4>)
 80004aa:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 80004ae:	61d3      	str	r3, [r2, #28]

	//Set the trise value
	I2C1->TRISE =(((HSI_SPEED / 1000000) + 1) & 0x3F);
 80004b0:	4b18      	ldr	r3, [pc, #96]	; (8000514 <main+0x1c4>)
 80004b2:	2209      	movs	r2, #9
 80004b4:	621a      	str	r2, [r3, #32]

	//Enable the I2C
	I2C1->CR1 |= 1;
 80004b6:	4b17      	ldr	r3, [pc, #92]	; (8000514 <main+0x1c4>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	4a16      	ldr	r2, [pc, #88]	; (8000514 <main+0x1c4>)
 80004bc:	f043 0301 	orr.w	r3, r3, #1
 80004c0:	6013      	str	r3, [r2, #0]


	I2C_state= I2C_READY;
 80004c2:	4b15      	ldr	r3, [pc, #84]	; (8000518 <main+0x1c8>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	701a      	strb	r2, [r3, #0]

	//Make clock halt = 0 in DS peripheal
	ds1307_write(0x0, DS1307_ADDR_SEC);
 80004c8:	2100      	movs	r1, #0
 80004ca:	2000      	movs	r0, #0
 80004cc:	f7ff fed8 	bl	8000280 <ds1307_write>


	current_time.seconds = 34;
 80004d0:	4b12      	ldr	r3, [pc, #72]	; (800051c <main+0x1cc>)
 80004d2:	2222      	movs	r2, #34	; 0x22
 80004d4:	701a      	strb	r2, [r3, #0]
	current_time.hours = 8;
 80004d6:	4b11      	ldr	r3, [pc, #68]	; (800051c <main+0x1cc>)
 80004d8:	2208      	movs	r2, #8
 80004da:	709a      	strb	r2, [r3, #2]
	current_time.minutes = 42;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <main+0x1cc>)
 80004de:	222a      	movs	r2, #42	; 0x2a
 80004e0:	705a      	strb	r2, [r3, #1]
	current_time.time_format = TIME_FORMAT_12HRS_PM;
 80004e2:	4b0e      	ldr	r3, [pc, #56]	; (800051c <main+0x1cc>)
 80004e4:	2201      	movs	r2, #1
 80004e6:	70da      	strb	r2, [r3, #3]

	ds1307_set_current_time(&current_time);
 80004e8:	480c      	ldr	r0, [pc, #48]	; (800051c <main+0x1cc>)
 80004ea:	f7ff fee7 	bl	80002bc <ds1307_set_current_time>


	while(1);
 80004ee:	e7fe      	b.n	80004ee <main+0x19e>
 80004f0:	40021018 	.word	0x40021018
 80004f4:	4002101c 	.word	0x4002101c
 80004f8:	40010008 	.word	0x40010008
 80004fc:	40010400 	.word	0x40010400
 8000500:	40010408 	.word	0x40010408
 8000504:	e000e100 	.word	0xe000e100
 8000508:	e000e104 	.word	0xe000e104
 800050c:	40010800 	.word	0x40010800
 8000510:	40010c00 	.word	0x40010c00
 8000514:	40005400 	.word	0x40005400
 8000518:	20000025 	.word	0x20000025
 800051c:	2000002c 	.word	0x2000002c

08000520 <I2C1_EV_IRQHandler>:


}

void I2C1_EV_IRQHandler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
	//SB bit set
	if(I2C1->SR1 & 1)
 8000526:	4b4b      	ldr	r3, [pc, #300]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	f003 0301 	and.w	r3, r3, #1
 800052e:	2b00      	cmp	r3, #0
 8000530:	d00a      	beq.n	8000548 <I2C1_EV_IRQHandler+0x28>
	{
		//SB bit cleared by wirting slave address to DR

		//In case of TX
		 if(I2C_state == I2C_BUSY_IN_TX)
 8000532:	4b49      	ldr	r3, [pc, #292]	; (8000658 <I2C1_EV_IRQHandler+0x138>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	2b02      	cmp	r3, #2
 8000538:	d103      	bne.n	8000542 <I2C1_EV_IRQHandler+0x22>
		 {
			//As writing bit 0 must be cleared
			I2C1->DR = ((DS1307_DEVICE_ADDR << 1) & ~1);
 800053a:	4b46      	ldr	r3, [pc, #280]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800053c:	22d0      	movs	r2, #208	; 0xd0
 800053e:	611a      	str	r2, [r3, #16]
 8000540:	e002      	b.n	8000548 <I2C1_EV_IRQHandler+0x28>
		 }
		 else
		 {
			 I2C1->DR = ((DS1307_DEVICE_ADDR << 1)  | 1);
 8000542:	4b44      	ldr	r3, [pc, #272]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000544:	22d1      	movs	r2, #209	; 0xd1
 8000546:	611a      	str	r2, [r3, #16]

	}


	//ADDR flag set
	 if(I2C1->SR1& (1<< 1))
 8000548:	4b42      	ldr	r3, [pc, #264]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800054a:	695b      	ldr	r3, [r3, #20]
 800054c:	f003 0302 	and.w	r3, r3, #2
 8000550:	2b00      	cmp	r3, #0
 8000552:	d015      	beq.n	8000580 <I2C1_EV_IRQHandler+0x60>
	 {
		 //ADDR flag cleared by reading SR1 then SR2
		//Write first byte of data
		 uint32_t dummyread;
		 dummyread = I2C1->SR1;
 8000554:	4b3f      	ldr	r3, [pc, #252]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000556:	695b      	ldr	r3, [r3, #20]
 8000558:	607b      	str	r3, [r7, #4]
		 dummyread = I2C1->SR2;
 800055a:	4b3e      	ldr	r3, [pc, #248]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800055c:	699b      	ldr	r3, [r3, #24]
 800055e:	607b      	str	r3, [r7, #4]
		 (void)dummyread;


		 //In case of RX
		 if(I2C_state == I2C_BUSY_IN_RX)
 8000560:	4b3d      	ldr	r3, [pc, #244]	; (8000658 <I2C1_EV_IRQHandler+0x138>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b01      	cmp	r3, #1
 8000566:	d10b      	bne.n	8000580 <I2C1_EV_IRQHandler+0x60>
		 {
			 //ACKING MUST BE DISABLED HERE IN CASE
			 I2C1->CR1 &= ~(1<< 10);
 8000568:	4b3a      	ldr	r3, [pc, #232]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a39      	ldr	r2, [pc, #228]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800056e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000572:	6013      	str	r3, [r2, #0]
			 //Generate stop condition
			 I2C1->CR1 |= (1<< 9);
 8000574:	4b37      	ldr	r3, [pc, #220]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a36      	ldr	r2, [pc, #216]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800057a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800057e:	6013      	str	r3, [r2, #0]
		 }

	 }

	 //BTF set close communication
	 if(I2C1->SR1& (1<< 2))
 8000580:	4b34      	ldr	r3, [pc, #208]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000582:	695b      	ldr	r3, [r3, #20]
 8000584:	f003 0304 	and.w	r3, r3, #4
 8000588:	2b00      	cmp	r3, #0
 800058a:	d024      	beq.n	80005d6 <I2C1_EV_IRQHandler+0xb6>
	 {
		 //TXE should also be set
		 if(I2C1->SR1& (1<< 7))
 800058c:	4b31      	ldr	r3, [pc, #196]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800058e:	695b      	ldr	r3, [r3, #20]
 8000590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000594:	2b00      	cmp	r3, #0
 8000596:	d01e      	beq.n	80005d6 <I2C1_EV_IRQHandler+0xb6>
		 {
			 //Len should also equal 0
			 if(len == 0)
 8000598:	4b30      	ldr	r3, [pc, #192]	; (800065c <I2C1_EV_IRQHandler+0x13c>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d11a      	bne.n	80005d6 <I2C1_EV_IRQHandler+0xb6>
			 {
				 //Generate the stop conidtion
				 I2C1->CR1 |= (1<< 9);
 80005a0:	4b2c      	ldr	r3, [pc, #176]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a2b      	ldr	r2, [pc, #172]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005aa:	6013      	str	r3, [r2, #0]

				 //Disable the interupts
				 //Implement the code to enable ITBUFEN Control Bit
				I2C1->CR2 &= ~( 1 << 10);
 80005ac:	4b29      	ldr	r3, [pc, #164]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	4a28      	ldr	r2, [pc, #160]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80005b6:	6053      	str	r3, [r2, #4]

				//Implement the code to enable ITEVFEN Control Bit
				I2C1->CR2 &= ~( 1 << 9);
 80005b8:	4b26      	ldr	r3, [pc, #152]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005ba:	685b      	ldr	r3, [r3, #4]
 80005bc:	4a25      	ldr	r2, [pc, #148]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80005c2:	6053      	str	r3, [r2, #4]

				//Implement the code to enable ITERREN Control Bit
				I2C1->CR2 &= ~( 1 << 8);
 80005c4:	4b23      	ldr	r3, [pc, #140]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005c6:	685b      	ldr	r3, [r3, #4]
 80005c8:	4a22      	ldr	r2, [pc, #136]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80005ce:	6053      	str	r3, [r2, #4]

				I2C_state= I2C_READY;
 80005d0:	4b21      	ldr	r3, [pc, #132]	; (8000658 <I2C1_EV_IRQHandler+0x138>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	701a      	strb	r2, [r3, #0]
			 }
		 }
	 }

	//TXE set
	if(I2C1->SR1& (1<< 7))
 80005d6:	4b1f      	ldr	r3, [pc, #124]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d012      	beq.n	8000608 <I2C1_EV_IRQHandler+0xe8>
	{
		//write data into DR
		if(len > 0)
 80005e2:	4b1e      	ldr	r3, [pc, #120]	; (800065c <I2C1_EV_IRQHandler+0x13c>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d00e      	beq.n	8000608 <I2C1_EV_IRQHandler+0xe8>
		{
			//1. load the data in to DR
			I2C1->DR = *(pBuffer);
 80005ea:	4b1d      	ldr	r3, [pc, #116]	; (8000660 <I2C1_EV_IRQHandler+0x140>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	781a      	ldrb	r2, [r3, #0]
 80005f0:	4b18      	ldr	r3, [pc, #96]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 80005f2:	611a      	str	r2, [r3, #16]

			//2. decrement the TxLen
			len--;
 80005f4:	4b19      	ldr	r3, [pc, #100]	; (800065c <I2C1_EV_IRQHandler+0x13c>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	3b01      	subs	r3, #1
 80005fa:	4a18      	ldr	r2, [pc, #96]	; (800065c <I2C1_EV_IRQHandler+0x13c>)
 80005fc:	6013      	str	r3, [r2, #0]

			//3. Increment the buffer address
			pBuffer++;
 80005fe:	4b18      	ldr	r3, [pc, #96]	; (8000660 <I2C1_EV_IRQHandler+0x140>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	3301      	adds	r3, #1
 8000604:	4a16      	ldr	r2, [pc, #88]	; (8000660 <I2C1_EV_IRQHandler+0x140>)
 8000606:	6013      	str	r3, [r2, #0]

		}
	}

	//RXNE set
	if(I2C1->SR1& (1<< 6))
 8000608:	4b12      	ldr	r3, [pc, #72]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800060a:	695b      	ldr	r3, [r3, #20]
 800060c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000610:	2b00      	cmp	r3, #0
 8000612:	d019      	beq.n	8000648 <I2C1_EV_IRQHandler+0x128>
	{
		//End of event

		//Read the data from the data register to clear the RXNE flag
		loadedData = I2C1->DR;
 8000614:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000616:	691b      	ldr	r3, [r3, #16]
 8000618:	b2da      	uxtb	r2, r3
 800061a:	4b12      	ldr	r3, [pc, #72]	; (8000664 <I2C1_EV_IRQHandler+0x144>)
 800061c:	701a      	strb	r2, [r3, #0]
		//Implement the code to enable ITBUFEN Control Bit
						I2C1->CR2 &= ~( 1 << 10);
 800061e:	4b0d      	ldr	r3, [pc, #52]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	4a0c      	ldr	r2, [pc, #48]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000624:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000628:	6053      	str	r3, [r2, #4]

						//Implement the code to enable ITEVFEN Control Bit
						I2C1->CR2 &= ~( 1 << 9);
 800062a:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	4a09      	ldr	r2, [pc, #36]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000630:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000634:	6053      	str	r3, [r2, #4]

						//Implement the code to enable ITERREN Control Bit
						I2C1->CR2 &= ~( 1 << 8);
 8000636:	4b07      	ldr	r3, [pc, #28]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 8000638:	685b      	ldr	r3, [r3, #4]
 800063a:	4a06      	ldr	r2, [pc, #24]	; (8000654 <I2C1_EV_IRQHandler+0x134>)
 800063c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000640:	6053      	str	r3, [r2, #4]

						I2C_state= I2C_READY;
 8000642:	4b05      	ldr	r3, [pc, #20]	; (8000658 <I2C1_EV_IRQHandler+0x138>)
 8000644:	2200      	movs	r2, #0
 8000646:	701a      	strb	r2, [r3, #0]


	}


}
 8000648:	bf00      	nop
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	bc80      	pop	{r7}
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	40005400 	.word	0x40005400
 8000658:	20000025 	.word	0x20000025
 800065c:	20000020 	.word	0x20000020
 8000660:	2000001c 	.word	0x2000001c
 8000664:	2000002a 	.word	0x2000002a

08000668 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0

}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr

08000674 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0

}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	bc80      	pop	{r7}
 800067e:	4770      	bx	lr

08000680 <Reset_Handler>:
*/

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 8000680:	480d      	ldr	r0, [pc, #52]	; (80006b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000682:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000684:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000688:	480c      	ldr	r0, [pc, #48]	; (80006bc <LoopForever+0x6>)
  ldr r1, =_edata
 800068a:	490d      	ldr	r1, [pc, #52]	; (80006c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800068c:	4a0d      	ldr	r2, [pc, #52]	; (80006c4 <LoopForever+0xe>)
  movs r3, #0
 800068e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000690:	e002      	b.n	8000698 <LoopCopyDataInit>

08000692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000696:	3304      	adds	r3, #4

08000698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800069a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800069c:	d3f9      	bcc.n	8000692 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800069e:	4a0a      	ldr	r2, [pc, #40]	; (80006c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006a0:	4c0a      	ldr	r4, [pc, #40]	; (80006cc <LoopForever+0x16>)
  movs r3, #0
 80006a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006a4:	e001      	b.n	80006aa <LoopFillZerobss>

080006a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006a8:	3204      	adds	r2, #4

080006aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006ac:	d3fb      	bcc.n	80006a6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006ae:	f000 f811 	bl	80006d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006b2:	f7ff fe4d 	bl	8000350 <main>

080006b6 <LoopForever>:

LoopForever:
    b LoopForever
 80006b6:	e7fe      	b.n	80006b6 <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 80006b8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80006bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006c0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80006c4:	0800073c 	.word	0x0800073c
  ldr r2, =_sbss
 80006c8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80006cc:	20000030 	.word	0x20000030

080006d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006d0:	e7fe      	b.n	80006d0 <ADC1_2_IRQHandler>
	...

080006d4 <__libc_init_array>:
 80006d4:	b570      	push	{r4, r5, r6, lr}
 80006d6:	2600      	movs	r6, #0
 80006d8:	4d0c      	ldr	r5, [pc, #48]	; (800070c <__libc_init_array+0x38>)
 80006da:	4c0d      	ldr	r4, [pc, #52]	; (8000710 <__libc_init_array+0x3c>)
 80006dc:	1b64      	subs	r4, r4, r5
 80006de:	10a4      	asrs	r4, r4, #2
 80006e0:	42a6      	cmp	r6, r4
 80006e2:	d109      	bne.n	80006f8 <__libc_init_array+0x24>
 80006e4:	f000 f81a 	bl	800071c <_init>
 80006e8:	2600      	movs	r6, #0
 80006ea:	4d0a      	ldr	r5, [pc, #40]	; (8000714 <__libc_init_array+0x40>)
 80006ec:	4c0a      	ldr	r4, [pc, #40]	; (8000718 <__libc_init_array+0x44>)
 80006ee:	1b64      	subs	r4, r4, r5
 80006f0:	10a4      	asrs	r4, r4, #2
 80006f2:	42a6      	cmp	r6, r4
 80006f4:	d105      	bne.n	8000702 <__libc_init_array+0x2e>
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80006fc:	4798      	blx	r3
 80006fe:	3601      	adds	r6, #1
 8000700:	e7ee      	b.n	80006e0 <__libc_init_array+0xc>
 8000702:	f855 3b04 	ldr.w	r3, [r5], #4
 8000706:	4798      	blx	r3
 8000708:	3601      	adds	r6, #1
 800070a:	e7f2      	b.n	80006f2 <__libc_init_array+0x1e>
 800070c:	08000734 	.word	0x08000734
 8000710:	08000734 	.word	0x08000734
 8000714:	08000734 	.word	0x08000734
 8000718:	08000738 	.word	0x08000738

0800071c <_init>:
 800071c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800071e:	bf00      	nop
 8000720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000722:	bc08      	pop	{r3}
 8000724:	469e      	mov	lr, r3
 8000726:	4770      	bx	lr

08000728 <_fini>:
 8000728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800072a:	bf00      	nop
 800072c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800072e:	bc08      	pop	{r3}
 8000730:	469e      	mov	lr, r3
 8000732:	4770      	bx	lr
