#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00AD4058 .scope module, "wb_sdram_ctrl_tb" "wb_sdram_ctrl_tb" 2 2;
 .timescale -9 -10;
L_00BCB280 .functor NOT 1, v00BA2468_0, C4<0>, C4<0>, C4<0>;
v00BA23B8_0 .net/s *"_s2", 0 0, C4<0>; 1 drivers
v00BA2410_0 .var "clk100", 0 0;
v00BA2468_0 .var "clk50", 0 0;
v00BA24C0_0 .var/i "ii", 31 0;
v00BA2518_0 .net "m_ack", 0 0, L_00AE3788; 1 drivers
v00BA2570_0 .var "m_adr", 22 0;
v00BA25C8_0 .var "m_bte", 1 0;
v00BA2620_0 .var "m_cti", 2 0;
v00BA2678_0 .var "m_cyc", 0 0;
v00BA26D0_0 .net "m_dat_f", 31 0, L_00AA6AC0; 1 drivers
v00BA2728_0 .var "m_dat_t", 31 0;
L_00B983D8/d .functor BUFZ 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00B983D8 .delay (20,20,20) L_00B983D8/d;
v00BA2780_0 .net "m_err", 0 0, L_00B983D8; 1 drivers
v00BA27D8_0 .net "m_rty", 0 0, L_00AA69E0; 1 drivers
L_00B98438/d .functor BUFZ 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_00B98438 .delay (20,20,20) L_00B98438/d;
v00BA2830_0 .net "m_sel_f", 3 0, L_00B98438; 1 drivers
v00BA2888_0 .var "m_sel_t", 3 0;
v00BA28E0_0 .var "m_stb", 0 0;
v00BA2938_0 .var "m_we", 0 0;
v00BA2990_0 .var "reset", 0 0;
RS_00B50A44 .resolv tri, L_00BA2D58, L_00BA4308, C4<zzzzzzzzzzzzz>, C4<zzzzzzzzzzzzz>;
v00BA29E8_0 .net8 "sdr_a", 12 0, RS_00B50A44; 2 drivers
v00BA2A98_0 .net "sdr_ba", 1 0, L_00BA42B0; 1 drivers
v00BA2A40_0 .net "sdr_cas_n", 0 0, v00B97808_0; 1 drivers
v00BA2AF0_0 .net "sdr_cke", 0 0, v00B9A2B8_0; 1 drivers
v00BA2B48_0 .net "sdr_clk", 0 0, v00B9A628_0; 1 drivers
v00BA2BA0_0 .net "sdr_cs_n", 0 0, v00B99F48_0; 1 drivers
v00BA2BF8_0 .net "sdr_dm", 1 0, L_00BA4678; 1 drivers
RS_00B50CE4 .resolv tri, L_00BA5EE0, v00B82E60_0, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v00BA2C50_0 .net8 "sdr_dq", 15 0, RS_00B50CE4; 2 drivers
v00BA2CA8_0 .net "sdr_ras_n", 0 0, v00B97B78_0; 1 drivers
v00BA2D00_0 .net "sdr_we_n", 0 0, L_00BA37B0; 1 drivers
L_00BA2D58 .part/pv C4<0>, 12, 1, 13;
S_00AD6698 .scope module, "SDRCTRL" "wb_sdram_ctrl" 2 113, 3 30, S_00AD4058;
 .timescale -9 -10;
P_00B08534 .param/l "ADDRESS" 3 33, +C4<010111>;
P_00B08548 .param/l "ASB" 3 36, +C4<010110>;
P_00B0855C .param/l "CL" 3 32, +C4<010>;
P_00B08570 .param/l "HIGHZ" 3 31, +C4<0>;
P_00B08584 .param/l "MODEREGVALUES" 3 34, C4<000000000100001>;
P_00B08598 .param/l "RFC_PERIOD" 3 38, +C4<011110>;
P_00B085AC .param/l "tRAS" 3 42, +C4<011>;
P_00B085C0 .param/l "tRC" 3 43, +C4<011>;
P_00B085D4 .param/l "tRFC" 3 45, +C4<011>;
P_00B085E8 .param/l "tRP" 3 44, +C4<01>;
L_00AE3788/d .functor BUFZ 1, v00BA1BD0_0, C4<0>, C4<0>, C4<0>;
L_00AE3788 .delay (20,20,20) L_00AE3788/d;
L_00AA69E0/d .functor BUFZ 1, v00BA20F8_0, C4<0>, C4<0>, C4<0>;
L_00AA69E0 .delay (20,20,20) L_00AA69E0/d;
L_00AA6AC0/d .functor BUFZ 32, v00BA1EE8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00AA6AC0 .delay (20,20,20) L_00AA6AC0/d;
L_00AA6C10 .functor AND 1, L_00BA2DB0, L_00BA2E08, C4<1>, C4<1>;
L_00AA6CB8/d .functor AND 1, L_00AA6C10, v00BA28E0_0, C4<1>, C4<1>;
L_00AA6CB8 .delay (20,20,20) L_00AA6CB8/d;
L_00AA6EB0 .functor AND 1, L_00BA3020, L_00BA6BF0, C4<1>, C4<1>;
L_00AA6F58 .functor OR 1, L_00BA2FC8, L_00AA6EB0, C4<0>, C4<0>;
L_00AA7038/d .functor AND 1, L_00AA6F58, L_00BA3078, C4<1>, C4<1>;
L_00AA7038 .delay (20,20,20) L_00AA7038/d;
L_0088A770 .functor AND 1, L_00BA3128, L_00BA31D8, C4<1>, C4<1>;
L_0088A968 .functor AND 1, L_0088A770, L_00BA3288, C4<1>, C4<1>;
L_00854A60/d .functor OR 1, L_00BA30D0, L_0088A968, C4<0>, C4<0>;
L_00854A60 .delay (20,20,20) L_00854A60/d;
L_00B45688/d .functor AND 1, L_00BA32E0, v00BA1860_0, C4<1>, C4<1>;
L_00B45688 .delay (20,20,20) L_00B45688/d;
L_00B45618/d .functor AND 1, L_00BA3338, v00BA1860_0, C4<1>, C4<1>;
L_00B45618 .delay (20,20,20) L_00B45618/d;
L_00B45810/d .functor AND 1, L_00BA3390, v00BA28E0_0, C4<1>, C4<1>;
L_00B45810 .delay (20,20,20) L_00B45810/d;
L_00B458B8 .functor AND 1, L_00BA33E8, L_00BA3440, C4<1>, C4<1>;
L_00B45960/d .functor AND 1, L_00B458B8, L_00BA34F0, C4<1>, C4<1>;
L_00B45960 .delay (20,20,20) L_00B45960/d;
L_00B45A40 .functor AND 1, L_00BA35A0, v00BA2938_0, C4<1>, C4<1>;
L_00B45B20 .functor AND 1, L_00BA3548, L_00AA6CB8, C4<1>, C4<1>;
L_00B45BC8 .functor OR 1, L_00B45A40, L_00B45B20, C4<0>, C4<0>;
L_00B45C70 .functor AND 1, L_00BA3650, v00B971D8_0, C4<1>, C4<1>;
L_00B45D18/d .functor OR 1, L_00B45BC8, L_00B45C70, C4<0>, C4<0>;
L_00B45D18 .delay (20,20,20) L_00B45D18/d;
L_00BA6FA8 .functor NOT 1, v00BA2410_0, C4<0>, C4<0>, C4<0>;
L_00BA6FE0/d .functor OR 1, L_00BA3498, L_00BA36A8, C4<0>, C4<0>;
L_00BA6FE0 .delay (20,20,20) L_00BA6FE0/d;
L_00BA7050 .functor NOT 1, v00BA2410_0, C4<0>, C4<0>, C4<0>;
L_00BA7088 .functor OR 1, L_00B45810, L_00854A60, C4<0>, C4<0>;
L_00BA7130 .functor OR 1, L_00BA7088, L_00AA7038, C4<0>, C4<0>;
L_00BA71A0 .functor OR 1, L_00BA7130, L_00B45960, C4<0>, C4<0>;
L_00BA72B8 .functor OR 1, L_00B45688, L_00B45618, C4<0>, C4<0>;
L_00BA72F0 .functor OR 1, L_00BA72B8, L_00AA7038, C4<0>, C4<0>;
L_00AA7070 .functor OR 1, L_00BA72F0, L_00B45960, C4<0>, C4<0>;
L_00BA7408 .functor OR 1, L_00B45618, L_00854A60, C4<0>, C4<0>;
L_00B45768 .functor OR 1, L_00BA7408, L_00B45960, C4<0>, C4<0>;
v00B9A788_0 .alias "A", 12 0, v00BA29E8_0;
v00B9A7E0_0 .alias "BA", 1 0, v00BA2A98_0;
v00B9A838_0 .alias "CAS_n", 0 0, v00BA2A40_0;
v00B9A890_0 .alias "CKE", 0 0, v00BA2AF0_0;
v00B9A8E8_0 .alias "CLK", 0 0, v00BA2B48_0;
v00B9A940_0 .alias "CS_n", 0 0, v00BA2BA0_0;
v00B9A998_0 .alias "DM", 1 0, v00BA2BF8_0;
v00B9A9F0_0 .alias "DQ", 15 0, v00BA2C50_0;
v00B9AA48_0 .alias "RAS_n", 0 0, v00BA2CA8_0;
v00B9AAA0_0 .alias "WE_n", 0 0, v00BA2D00_0;
v00B9AAF8_0 .net *"_s10", 2 0, C4<010>; 1 drivers
v00B9AB50_0 .net *"_s100", 0 0, L_00B458B8; 1 drivers
v00B9ABA8_0 .net *"_s103", 0 0, L_00BA34F0; 1 drivers
v00B9AC00_0 .net *"_s106", 5 0, C4<000010>; 1 drivers
v00B9AC58_0 .net *"_s108", 0 0, L_00BA35A0; 1 drivers
v00B9ACB0_0 .net *"_s110", 0 0, L_00B45A40; 1 drivers
v00B9AD08_0 .net *"_s112", 5 0, C4<001000>; 1 drivers
v00B9AD60_0 .net *"_s114", 0 0, L_00BA3548; 1 drivers
v00B9ADB8_0 .net *"_s116", 0 0, L_00B45B20; 1 drivers
v00B9AE68_0 .net *"_s118", 0 0, L_00B45BC8; 1 drivers
v00B9AE10_0 .net *"_s12", 0 0, L_00BA2DB0; 1 drivers
v00B9AEC0_0 .net *"_s121", 0 0, L_00BA3650; 1 drivers
v00B9AF18_0 .net *"_s122", 0 0, L_00B45C70; 1 drivers
v00B9AF70_0 .net *"_s139", 0 0, L_00BA3498; 1 drivers
v00B9AFC8_0 .net *"_s14", 1 0, C4<00>; 1 drivers
v00B9B020_0 .net *"_s141", 0 0, L_00BA36A8; 1 drivers
v00B9B078_0 .net *"_s16", 0 0, L_00BA2E08; 1 drivers
v00B9B0D0_0 .net *"_s160", 0 0, L_00BA7088; 1 drivers
v00B9B128_0 .net *"_s162", 0 0, L_00BA7130; 1 drivers
v00B9B180_0 .net *"_s164", 0 0, L_00BA71A0; 1 drivers
v00B9B1D8_0 .net *"_s176", 0 0, L_00BA72B8; 1 drivers
v00B9B230_0 .net *"_s178", 0 0, L_00BA72F0; 1 drivers
v00B9B288_0 .net *"_s18", 0 0, L_00AA6C10; 1 drivers
v00B9B2E0_0 .net *"_s180", 0 0, L_00AA7070; 1 drivers
v00B9B338_0 .net *"_s192", 0 0, L_00BA7408; 1 drivers
v00B9B390_0 .net *"_s194", 0 0, L_00B45768; 1 drivers
v00B9B3E8_0 .net *"_s22", 13 0, L_00BA2E60; 1 drivers
v00B9B440_0 .net *"_s236", 14 0, L_00BA4360; 1 drivers
v00B9B498_0 .net *"_s25", 0 0, C4<0>; 1 drivers
v00B9B4F0_0 .net *"_s27", 13 0, L_00BA2EB8; 1 drivers
v00B9B548_0 .net *"_s30", 2 0, C4<010>; 1 drivers
v00B9B5A0_0 .net *"_s32", 0 0, L_00BA2FC8; 1 drivers
v00B9B5F8_0 .net *"_s34", 5 0, C4<000001>; 1 drivers
v00B9B650_0 .net *"_s36", 0 0, L_00BA3020; 1 drivers
v00B9B6A8_0 .net *"_s38", 0 0, L_00AA6EB0; 1 drivers
v00B9B700_0 .net *"_s40", 0 0, L_00AA6F58; 1 drivers
v00B9B758_0 .net *"_s43", 0 0, L_00BA3078; 1 drivers
v00B9B7B0_0 .net *"_s46", 2 0, C4<001>; 1 drivers
v00B9B808_0 .net *"_s48", 0 0, L_00BA30D0; 1 drivers
v00B9B860_0 .net *"_s50", 5 0, C4<010000>; 1 drivers
v00B9B8B8_0 .net *"_s52", 0 0, L_00BA3128; 1 drivers
v00B9B910_0 .net *"_s54", 3 0, L_00BA3180; 1 drivers
v00B9B968_0 .net *"_s57", 0 0, C4<0>; 1 drivers
v00B9B9C0_0 .net *"_s58", 3 0, C4<0000>; 1 drivers
v00B9BA18_0 .net *"_s60", 0 0, L_00BA31D8; 1 drivers
v00B9BA70_0 .net *"_s62", 0 0, L_0088A770; 1 drivers
v00B9BAC8_0 .net *"_s64", 3 0, L_00BA3230; 1 drivers
v00B9BB20_0 .net *"_s67", 0 0, C4<0>; 1 drivers
v00B9BB78_0 .net *"_s68", 3 0, C4<0000>; 1 drivers
v00B9BBD0_0 .net *"_s70", 0 0, L_00BA3288; 1 drivers
v00B9BC28_0 .net *"_s72", 0 0, L_0088A968; 1 drivers
v00B9BC80_0 .net *"_s76", 5 0, C4<000100>; 1 drivers
v00B9BCD8_0 .net *"_s78", 0 0, L_00BA32E0; 1 drivers
v00B9BD30_0 .net *"_s82", 5 0, C4<001000>; 1 drivers
v00B9BD88_0 .net *"_s84", 0 0, L_00BA3338; 1 drivers
v00B9BDE0_0 .net *"_s88", 5 0, C4<000001>; 1 drivers
v00BA0F70_0 .net *"_s90", 0 0, L_00BA3390; 1 drivers
v00BA0FC8_0 .net *"_s94", 2 0, C4<100>; 1 drivers
v00BA1020_0 .net *"_s96", 0 0, L_00BA33E8; 1 drivers
v00BA1078_0 .net *"_s99", 0 0, L_00BA3440; 1 drivers
v00BA10D0_0 .var "a", 12 0;
v00BA1128_0 .var "actv", 0 0;
v00BA1180_0 .var "ba", 1 0;
v00BA11D8_0 .net "burst", 0 0, L_00AA6CB8; 1 drivers
v00BA1230_0 .net "cas_n", 0 0, L_00BA3700; 1 drivers
v00BA1288_0 .net "cke", 0 0, L_00BA6FE0; 1 drivers
v00BA12E0_0 .net "cmd_actv", 0 0, L_00B45810; 1 drivers
v00BA1338_0 .net "cmd_lmr", 0 0, L_00B45960; 1 drivers
v00BA1390_0 .net "cmd_pre", 0 0, L_00854A60; 1 drivers
v00BA13E8_0 .net "cmd_rd", 0 0, L_00B45688; 1 drivers
v00BA1440_0 .net "cmd_rfc", 0 0, L_00AA7038; 1 drivers
v00BA1498_0 .net "cmd_wr", 0 0, L_00B45618; 1 drivers
v00BA14F0_0 .var "col_adr", 8 0;
v00BA1548_0 .var "dram_stable", 0 0;
v00BA15A0_0 .var "dramdelay", 19 0;
RS_00B533E4/0/0 .resolv tri, L_00BA6CF8, L_00BA6E00, L_00BBF7D8, L_00BBF888;
RS_00B533E4/0/4 .resolv tri, L_00BBFAF0, C4<zzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzz>;
RS_00B533E4 .resolv tri, RS_00B533E4/0/0, RS_00B533E4/0/4, C4<zzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzz>;
v00BA15F8_0 .net8 "dramdelay_next", 19 0, RS_00B533E4; 5 drivers
v00BA1650_0 .net "early", 0 0, v00B971D8_0; 1 drivers
v00BA16A8_0 .var "init_count", 2 0;
v00BA1700_0 .var "lmr_done", 0 0;
v00BA1758_0 .var "ras_cnt", 2 0;
v00BA17B0_0 .net "ras_n", 0 0, L_00BA35F8; 1 drivers
v00BA1808_0 .net "rd_dat", 31 0, v00B96E68_0; 1 drivers
v00BA1860_0 .var "rd_one", 0 0;
v00BA18B8_0 .var "read_inhibit", 0 0;
v00BA1910_0 .net "ready", 0 0, v00B972E0_0; 1 drivers
v00BA1968_0 .net "refreshing", 0 0, v00B8E1A0_0; 1 drivers
v00BA19C0_0 .net "rfc_req", 0 0, L_00BA6BF0; 1 drivers
v00BA1A18_0 .var "row_adr", 12 0;
v00BA1A70_0 .var "rp_cnt", 2 0;
v00BA1AC8_0 .net "sdr_adr", 14 0, L_00BA3808; 1 drivers
v00BA1B20_0 .net "sdr_clk_i", 0 0, v00BA2410_0; 1 drivers
v00BA1B78_0 .var "state", 5 0;
v00BA1BD0_0 .var "wb_ack", 0 0;
v00BA1C28_0 .alias "wb_ack_o", 0 0, v00BA2518_0;
v00BA1C80_0 .net "wb_ack_w", 0 0, L_00B45D18; 1 drivers
v00BA1CD8_0 .net "wb_adr_i", 22 0, v00BA2570_0; 1 drivers
v00BA1D30_0 .net "wb_bte_i", 1 0, v00BA25C8_0; 1 drivers
v00BA1D88_0 .net "wb_clk_i", 0 0, v00BA2468_0; 1 drivers
v00BA1DE0_0 .net "wb_clk_ni", 0 0, L_00BCB280; 1 drivers
v00BA1E38_0 .net "wb_cti_i", 2 0, v00BA2620_0; 1 drivers
v00BA1E90_0 .net "wb_cyc_i", 0 0, v00BA2678_0; 1 drivers
v00BA1EE8_0 .var "wb_dat", 31 0;
v00BA1F40_0 .net "wb_dat_i", 31 0, v00BA2728_0; 1 drivers
v00BA1F98_0 .alias "wb_dat_o", 31 0, v00BA26D0_0;
v00BA1FF0_0 .var "wb_end", 0 0;
v00BA2048_0 .alias "wb_err_o", 0 0, v00BA2780_0;
v00BA20A0_0 .net "wb_rst_i", 0 0, v00BA2990_0; 1 drivers
v00BA20F8_0 .var "wb_rty", 0 0;
v00BA2150_0 .alias "wb_rty_o", 0 0, v00BA27D8_0;
v00BA21A8_0 .net "wb_sel_i", 3 0, v00BA2888_0; 1 drivers
v00BA2200_0 .alias "wb_sel_o", 3 0, v00BA2830_0;
v00BA2258_0 .net "wb_stb_i", 0 0, v00BA28E0_0; 1 drivers
v00BA22B0_0 .net "wb_we_i", 0 0, v00BA2938_0; 1 drivers
v00BA2308_0 .net "we_n", 0 0, L_00BA3758; 1 drivers
v00BA2360_0 .net "x_boundary", 0 0, L_00BA2F70; 1 drivers
E_00AD3820/0 .event edge, v00BA14F0_0, v00BA1CD8_0, v00BA12E0_0, v00BA1338_0;
E_00AD3820/1 .event edge, v00BA1390_0;
E_00AD3820 .event/or E_00AD3820/0, E_00AD3820/1;
L_00BA2DB0 .cmp/eq 3, v00BA2620_0, C4<010>;
L_00BA2E08 .cmp/eq 2, v00BA25C8_0, C4<00>;
L_00BA2E60 .concat [ 13 1 0 0], v00BA1A18_0, C4<0>;
L_00BA2EB8 .part v00BA2570_0, 7, 14;
L_00BA2F70 .delay (30,30,30) L_00BA2F70/d;
L_00BA2F70/d .cmp/ne 14, L_00BA2E60, L_00BA2EB8;
L_00BA2FC8 .cmp/eq 3, v00BA16A8_0, C4<010>;
L_00BA3020 .cmp/eq 6, v00BA1B78_0, C4<000001>;
L_00BA3078 .reduce/nor v00B8E1A0_0;
L_00BA30D0 .cmp/eq 3, v00BA16A8_0, C4<001>;
L_00BA3128 .cmp/eq 6, v00BA1B78_0, C4<010000>;
L_00BA3180 .concat [ 3 1 0 0], v00BA1758_0, C4<0>;
L_00BA31D8 .cmp/eq 4, L_00BA3180, C4<0000>;
L_00BA3230 .concat [ 3 1 0 0], v00BA1A70_0, C4<0>;
L_00BA3288 .cmp/eq 4, L_00BA3230, C4<0000>;
L_00BA32E0 .cmp/eq 6, v00BA1B78_0, C4<000100>;
L_00BA3338 .cmp/eq 6, v00BA1B78_0, C4<001000>;
L_00BA3390 .cmp/eq 6, v00BA1B78_0, C4<000001>;
L_00BA33E8 .cmp/eq 3, v00BA16A8_0, C4<100>;
L_00BA3440 .reduce/nor v00BA1700_0;
L_00BA34F0 .reduce/nor v00B8E1A0_0;
L_00BA35A0 .cmp/eq 6, v00BA1B78_0, C4<000010>;
L_00BA3548 .cmp/eq 6, v00BA1B78_0, C4<001000>;
L_00BA3650 .reduce/nor v00BA18B8_0;
L_00BA3498 .part v00BA15A0_0, 5, 1;
L_00BA36A8 .part v00BA15A0_0, 6, 1;
L_00BA35F8 .delay (20,20,20) L_00BA35F8/d;
L_00BA35F8/d .reduce/nor L_00BA71A0;
L_00BA3700 .delay (20,20,20) L_00BA3700/d;
L_00BA3700/d .reduce/nor L_00AA7070;
L_00BA3758 .delay (20,20,20) L_00BA3758/d;
L_00BA3758/d .reduce/nor L_00B45768;
L_00BA3808 .concat [ 13 2 0 0], v00BA10D0_0, v00BA1180_0;
L_00BA3860 .part L_00BA3808, 0, 1;
L_00BA38B8 .part L_00BA3808, 1, 1;
L_00BA3910 .part L_00BA3808, 2, 1;
L_00BA3968 .part L_00BA3808, 3, 1;
L_00BA39C0 .part L_00BA3808, 4, 1;
L_00BA3A18 .part L_00BA3808, 5, 1;
L_00BA3A70 .part L_00BA3808, 6, 1;
L_00BA3AC8 .part L_00BA3808, 7, 1;
L_00BA3B20 .part L_00BA3808, 8, 1;
L_00BA3B78 .part L_00BA3808, 9, 1;
L_00BA3BD0 .part L_00BA3808, 10, 1;
L_00BA3C28 .part L_00BA3808, 11, 1;
L_00BA3C80 .part L_00BA3808, 12, 1;
L_00BA3CD8 .part L_00BA3808, 13, 1;
L_00BA3D30 .part L_00BA3808, 14, 1;
L_00BA3D88 .part L_00BA3808, 0, 1;
L_00BA3DE0 .part L_00BA3808, 1, 1;
L_00BA3E38 .part L_00BA3808, 2, 1;
L_00BA3E90 .part L_00BA3808, 3, 1;
L_00BA3EE8 .part L_00BA3808, 4, 1;
L_00BA3F40 .part L_00BA3808, 5, 1;
L_00BA3F98 .part L_00BA3808, 6, 1;
L_00BA3FF0 .part L_00BA3808, 7, 1;
L_00BA4048 .part L_00BA3808, 8, 1;
L_00BA40A0 .part L_00BA3808, 9, 1;
L_00BA40F8 .part L_00BA3808, 10, 1;
L_00BA4150 .part L_00BA3808, 11, 1;
L_00BA41A8 .part L_00BA3808, 12, 1;
L_00BA4200 .part L_00BA3808, 13, 1;
L_00BA4258 .part L_00BA3808, 14, 1;
L_00BA42B0 .part L_00BA4360, 13, 2;
L_00BA4308 .part L_00BA4360, 0, 13;
LS_00BA4360_0_0 .concat [ 1 1 1 1], v00B88A98_0, v00B886F8_0, v00B88388_0, v00B88018_0;
LS_00BA4360_0_4 .concat [ 1 1 1 1], v00B87CA8_0, v00B87938_0, v00B87598_0, v00B87228_0;
LS_00BA4360_0_8 .concat [ 1 1 1 1], v00B86EB8_0, v00B86B48_0, v00B867A8_0, v00B86438_0;
LS_00BA4360_0_12 .concat [ 1 1 1 0], v00B860C8_0, v00B85D58_0, v00B859E8_0;
L_00BA4360 .concat [ 4 4 4 3], LS_00BA4360_0_0, LS_00BA4360_0_4, LS_00BA4360_0_8, LS_00BA4360_0_12;
S_00B41818 .scope module, "CLK_OFDDR" "OFDDRTRSE" 3 372, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00B9343C .param/l "INIT" 4 224, C4<0>;
P_00B93450 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B93464 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B9A418_0 .alias "C0", 0 0, v00BA1B20_0;
v00B9A470_0 .net "C1", 0 0, L_00BA6FA8; 1 drivers
v00B9A4C8_0 .net "CE", 0 0, C4<1>; 1 drivers
v00B9A520_0 .net "D0", 0 0, C4<0>; 1 drivers
v00B9A578_0 .net "D1", 0 0, C4<1>; 1 drivers
v00B9A5D0_0 .alias "O", 0 0, v00BA2B48_0;
v00B9A628_0 .var "O_r", 0 0;
v00B9A680_0 .alias "R", 0 0, v00BA20A0_0;
v00B9A6D8_0 .net "S", 0 0, C4<0>; 1 drivers
v00B9A730_0 .net "T", 0 0, C4<0>; 1 drivers
E_00AD07C0 .event posedge, v00B9A470_0, v00B9A0A8_0;
S_00B41790 .scope module, "CKE_OFDDR" "OFDDRTRSE" 3 391, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00B933F4 .param/l "INIT" 4 224, C4<0>;
P_00B93408 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B9341C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B9A0A8_0 .alias "C0", 0 0, v00BA1B20_0;
v00B9A100_0 .net "C1", 0 0, L_00BA7050; 1 drivers
v00B9A158_0 .net "CE", 0 0, C4<1>; 1 drivers
v00B9A1B0_0 .alias "D0", 0 0, v00BA1288_0;
v00B9A208_0 .alias "D1", 0 0, v00BA1288_0;
v00B9A260_0 .alias "O", 0 0, v00BA2AF0_0;
v00B9A2B8_0 .var "O_r", 0 0;
v00B9A310_0 .alias "R", 0 0, v00BA20A0_0;
v00B9A368_0 .net "S", 0 0, C4<0>; 1 drivers
v00B9A3C0_0 .net "T", 0 0, C4<0>; 1 drivers
E_00AD07A0 .event posedge, v00B9A100_0, v00B9A0A8_0;
S_00B41708 .scope module, "CS_OFDDR" "OFDDRTRSE" 3 403, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00B933AC .param/l "INIT" 4 224, C4<0>;
P_00B933C0 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B933D4 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B97CD8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B97D30_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B97D88_0 .net "CE", 0 0, C4<1>; 1 drivers
v00B97DE0_0 .net "D0", 0 0, C4<1>; 1 drivers
v00B99E98_0 .net "D1", 0 0, C4<1>; 1 drivers
v00B99EF0_0 .alias "O", 0 0, v00BA2BA0_0;
v00B99F48_0 .var "O_r", 0 0;
v00B99FA0_0 .alias "R", 0 0, v00BA1288_0;
v00B99FF8_0 .alias "S", 0 0, v00BA20A0_0;
v00B9A050_0 .net "T", 0 0, C4<0>; 1 drivers
S_00B41680 .scope module, "RAS_OFDDR" "OFDDRTRSE" 3 422, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00B9331C .param/l "INIT" 4 224, C4<0>;
P_00B93330 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B93344 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B97968_0 .alias "C0", 0 0, v00BA1D88_0;
v00B979C0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B97A18_0 .net "CE", 0 0, C4<1>; 1 drivers
v00B97A70_0 .alias "D0", 0 0, v00BA17B0_0;
v00B97AC8_0 .net "D1", 0 0, C4<1>; 1 drivers
v00B97B20_0 .alias "O", 0 0, v00BA2CA8_0;
v00B97B78_0 .var "O_r", 0 0;
v00B97BD0_0 .net "R", 0 0, C4<0>; 1 drivers
v00B97C28_0 .alias "S", 0 0, v00BA20A0_0;
v00B97C80_0 .net "T", 0 0, C4<0>; 1 drivers
S_00B415F8 .scope module, "CAS_OFDDR" "OFDDRTRSE" 3 442, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00B93364 .param/l "INIT" 4 224, C4<0>;
P_00B93378 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B9338C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B975F8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B97650_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B976A8_0 .net "CE", 0 0, C4<1>; 1 drivers
v00B97700_0 .alias "D0", 0 0, v00BA1230_0;
v00B97758_0 .net "D1", 0 0, C4<1>; 1 drivers
v00B977B0_0 .alias "O", 0 0, v00BA2A40_0;
v00B97808_0 .var "O_r", 0 0;
v00B97860_0 .net "R", 0 0, C4<0>; 1 drivers
v00B978B8_0 .alias "S", 0 0, v00BA20A0_0;
v00B97910_0 .net "T", 0 0, C4<0>; 1 drivers
S_00B41570 .scope module, "we_mux" "mux2to1" 3 456, 4 7, S_00AD6698;
 .timescale -9 -10;
v00B97498_0 .net "din_0", 0 0, C4<1>; 1 drivers
v00B974F0_0 .alias "din_1", 0 0, v00BA2308_0;
v00B97548_0 .alias "mux_out", 0 0, v00BA2D00_0;
v00B975A0_0 .alias "sel", 0 0, v00BA1D88_0;
L_00BA37B0 .functor MUXZ 1, C4<1>, L_00BA3758, v00BA2468_0, C4<>;
S_00B402D8 .scope module, "DP0" "ddr_datapath" 3 493, 5 27, S_00AD6698;
 .timescale -9 -10;
P_0085EA7C .param/l "CL" 5 28, +C4<010>;
P_0085EA90 .param/l "DSB" 5 33, C4<01>;
P_0085EAA4 .param/l "ENABLES" 5 30, +C4<0100>;
P_0085EAB8 .param/l "ESB" 5 32, +C4<011>;
P_0085EACC .param/l "MSB" 5 31, +C4<011111>;
P_0085EAE0 .param/l "QSB" 5 34, C4<01111>;
P_0085EAF4 .param/l "WIDTH" 5 29, +C4<0100000>;
v00B969F0_0 .alias "DM_o", 1 0, v00BA2BF8_0;
v00B96A48_0 .alias "DQ_io", 15 0, v00BA2C50_0;
v00B96AA0_0 .net *"_s118", 15 0, L_00BA6A90; 1 drivers
v00B96AF8_0 .net *"_s121", 15 0, L_00BA6B40; 1 drivers
v00B96B50_0 .net *"_s13", 1 0, L_00BA4570; 1 drivers
v00B96BA8_0 .net *"_s26", 15 0, L_00BA4DB0; 1 drivers
v00B96C00_0 .net *"_s44", 15 0, L_00BA5388; 1 drivers
v00B96C58_0 .net *"_s9", 1 0, L_00BA4468; 1 drivers
v00B96CB0_0 .alias "bes_i", 3 0, v00BA21A8_0;
v00B96D08_0 .var "bes_n", 3 0;
v00B96D60_0 .alias "clk_i", 0 0, v00BA1D88_0;
v00B96DB8_0 .alias "clk_ni", 0 0, v00BA1DE0_0;
v00B96E10_0 .alias "data_i", 31 0, v00BA1F40_0;
v00B96E68_0 .var "data_o", 31 0;
v00B96EC0_0 .var "data_r", 31 0;
v00B96F18_0 .var "dm_rst", 1 0;
v00B96F70_0 .var "dm_set", 1 0;
v00B96FC8_0 .alias "early_o", 0 0, v00BA1650_0;
v00B97020_0 .net "oe_n", 15 0, L_00BA43B8; 1 drivers
RS_00B54794 .resolv tri, L_00BA6A38, L_00BA6AE8, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v00B970D0_0 .net8 "rd_dat", 31 0, RS_00B54794; 2 drivers
v00B97078_0 .net "rd_en", 15 0, L_00BA4410; 1 drivers
v00B97128_0 .var "read", 0 0;
v00B97180_0 .var "read0", 0 0;
v00B971D8_0 .var "read1", 0 0;
v00B97230_0 .var "read2", 0 0;
v00B97288_0 .alias "read_i", 0 0, v00BA13E8_0;
v00B972E0_0 .var "ready_o", 0 0;
v00B97338_0 .alias "rst_i", 0 0, v00BA20A0_0;
v00B97390_0 .var "wr_n", 0 0;
v00B973E8_0 .var "wr_n0", 0 0;
v00B97440_0 .alias "write_i", 0 0, v00BA1498_0;
LS_00BA43B8_0_0 .concat [ 1 1 1 1], v00B97390_0, v00B97390_0, v00B97390_0, v00B97390_0;
LS_00BA43B8_0_4 .concat [ 1 1 1 1], v00B97390_0, v00B97390_0, v00B97390_0, v00B97390_0;
LS_00BA43B8_0_8 .concat [ 1 1 1 1], v00B97390_0, v00B97390_0, v00B97390_0, v00B97390_0;
LS_00BA43B8_0_12 .concat [ 1 1 1 1], v00B97390_0, v00B97390_0, v00B97390_0, v00B97390_0;
L_00BA43B8 .concat [ 4 4 4 4], LS_00BA43B8_0_0, LS_00BA43B8_0_4, LS_00BA43B8_0_8, LS_00BA43B8_0_12;
LS_00BA4410_0_0 .concat [ 1 1 1 1], v00B97180_0, v00B97180_0, v00B97180_0, v00B97180_0;
LS_00BA4410_0_4 .concat [ 1 1 1 1], v00B97180_0, v00B97180_0, v00B97180_0, v00B97180_0;
LS_00BA4410_0_8 .concat [ 1 1 1 1], v00B97180_0, v00B97180_0, v00B97180_0, v00B97180_0;
LS_00BA4410_0_12 .concat [ 1 1 1 1], v00B97180_0, v00B97180_0, v00B97180_0, v00B97180_0;
L_00BA4410 .concat [ 4 4 4 4], LS_00BA4410_0_0, LS_00BA4410_0_4, LS_00BA4410_0_8, LS_00BA4410_0_12;
L_00BA4468 .part v00B96D08_0, 0, 2;
L_00BA44C0 .part L_00BA4468, 0, 1;
L_00BA4518 .part L_00BA4468, 1, 1;
L_00BA4570 .part v00B96D08_0, 2, 2;
L_00BA45C8 .part L_00BA4570, 0, 1;
L_00BA4620 .part L_00BA4570, 1, 1;
L_00BA4678 .concat [ 1 1 0 0], v00B96890_0, v00B96520_0;
L_00BA46D0 .part v00B96F18_0, 0, 1;
L_00BA4728 .part v00B96F18_0, 1, 1;
L_00BA4780 .part v00B96F70_0, 0, 1;
L_00BA47D8 .part v00B96F70_0, 1, 1;
L_00BA4DB0 .part v00BA2728_0, 0, 16;
L_00BA4E08 .part L_00BA4DB0, 0, 1;
L_00BA4E60 .part L_00BA4DB0, 1, 1;
L_00BA4EB8 .part L_00BA4DB0, 2, 1;
L_00BA4F10 .part L_00BA4DB0, 3, 1;
L_00BA4F68 .part L_00BA4DB0, 4, 1;
L_00BA5018 .part L_00BA4DB0, 5, 1;
L_00BA4FC0 .part L_00BA4DB0, 6, 1;
L_00BA5070 .part L_00BA4DB0, 7, 1;
L_00BA50C8 .part L_00BA4DB0, 8, 1;
L_00BA5120 .part L_00BA4DB0, 9, 1;
L_00BA5178 .part L_00BA4DB0, 10, 1;
L_00BA51D0 .part L_00BA4DB0, 11, 1;
L_00BA5228 .part L_00BA4DB0, 12, 1;
L_00BA5280 .part L_00BA4DB0, 13, 1;
L_00BA52D8 .part L_00BA4DB0, 14, 1;
L_00BA5330 .part L_00BA4DB0, 15, 1;
L_00BA5388 .part v00B96EC0_0, 16, 16;
L_00BA53E0 .part L_00BA5388, 0, 1;
L_00BA5438 .part L_00BA5388, 1, 1;
L_00BA5490 .part L_00BA5388, 2, 1;
L_00BA54E8 .part L_00BA5388, 3, 1;
L_00BA5540 .part L_00BA5388, 4, 1;
L_00BA5598 .part L_00BA5388, 5, 1;
L_00BA55F0 .part L_00BA5388, 6, 1;
L_00BA5648 .part L_00BA5388, 7, 1;
L_00BA56A0 .part L_00BA5388, 8, 1;
L_00BA56F8 .part L_00BA5388, 9, 1;
L_00BA5750 .part L_00BA5388, 10, 1;
L_00BA57A8 .part L_00BA5388, 11, 1;
L_00BA5800 .part L_00BA5388, 12, 1;
L_00BA5858 .part L_00BA5388, 13, 1;
L_00BA58B0 .part L_00BA5388, 14, 1;
L_00BA5908 .part L_00BA5388, 15, 1;
L_00BA5960 .part L_00BA43B8, 0, 1;
L_00BA59B8 .part L_00BA43B8, 1, 1;
L_00BA5A10 .part L_00BA43B8, 2, 1;
L_00BA5A68 .part L_00BA43B8, 3, 1;
L_00BA5AC0 .part L_00BA43B8, 4, 1;
L_00BA5B18 .part L_00BA43B8, 5, 1;
L_00BA5B70 .part L_00BA43B8, 6, 1;
L_00BA5BC8 .part L_00BA43B8, 7, 1;
L_00BA5C20 .part L_00BA43B8, 8, 1;
L_00BA5C78 .part L_00BA43B8, 9, 1;
L_00BA5CD0 .part L_00BA43B8, 10, 1;
L_00BA5D28 .part L_00BA43B8, 11, 1;
L_00BA5D80 .part L_00BA43B8, 12, 1;
L_00BA5DD8 .part L_00BA43B8, 13, 1;
L_00BA5E30 .part L_00BA43B8, 14, 1;
L_00BA5E88 .part L_00BA43B8, 15, 1;
LS_00BA5EE0_0_0 .concat [ 1 1 1 1], L_00BA4830, L_00BA4888, L_00BA48E0, L_00BA4938;
LS_00BA5EE0_0_4 .concat [ 1 1 1 1], L_00BA4990, L_00BA49E8, L_00BA4A40, L_00BA4A98;
LS_00BA5EE0_0_8 .concat [ 1 1 1 1], L_00BA4AF0, L_00BA4B48, L_00BA4BA0, L_00BA4BF8;
LS_00BA5EE0_0_12 .concat [ 1 1 1 1], L_00BA4C50, L_00BA4CA8, L_00BA4D00, L_00BA4D58;
L_00BA5EE0 .concat [ 4 4 4 4], LS_00BA5EE0_0_0, LS_00BA5EE0_0_4, LS_00BA5EE0_0_8, LS_00BA5EE0_0_12;
L_00BA5F38 .part L_00BA4410, 0, 1;
L_00BA5F90 .part L_00BA4410, 1, 1;
L_00BA5FE8 .part L_00BA4410, 2, 1;
L_00BA6040 .part L_00BA4410, 3, 1;
L_00BA6098 .part L_00BA4410, 4, 1;
L_00BA60F0 .part L_00BA4410, 5, 1;
L_00BA6148 .part L_00BA4410, 6, 1;
L_00BA61A0 .part L_00BA4410, 7, 1;
L_00BA61F8 .part L_00BA4410, 8, 1;
L_00BA6250 .part L_00BA4410, 9, 1;
L_00BA62A8 .part L_00BA4410, 10, 1;
L_00BA6300 .part L_00BA4410, 11, 1;
L_00BA6358 .part L_00BA4410, 12, 1;
L_00BA63B0 .part L_00BA4410, 13, 1;
L_00BA6408 .part L_00BA4410, 14, 1;
L_00BA6460 .part L_00BA4410, 15, 1;
L_00BA64B8 .part RS_00B50CE4, 0, 1;
L_00BA6510 .part RS_00B50CE4, 1, 1;
L_00BA6568 .part RS_00B50CE4, 2, 1;
L_00BA65C0 .part RS_00B50CE4, 3, 1;
L_00BA6618 .part RS_00B50CE4, 4, 1;
L_00BA6670 .part RS_00B50CE4, 5, 1;
L_00BA66C8 .part RS_00B50CE4, 6, 1;
L_00BA6720 .part RS_00B50CE4, 7, 1;
L_00BA6778 .part RS_00B50CE4, 8, 1;
L_00BA67D0 .part RS_00B50CE4, 9, 1;
L_00BA6828 .part RS_00B50CE4, 10, 1;
L_00BA6880 .part RS_00B50CE4, 11, 1;
L_00BA68D8 .part RS_00B50CE4, 12, 1;
L_00BA6930 .part RS_00B50CE4, 13, 1;
L_00BA6988 .part RS_00B50CE4, 14, 1;
L_00BA69E0 .part RS_00B50CE4, 15, 1;
L_00BA6A38 .part/pv L_00BA6A90, 0, 16, 32;
LS_00BA6A90_0_0 .concat [ 1 1 1 1], v00B90E60_0, v00B90BA0_0, v00B908E0_0, v00B905C0_0;
LS_00BA6A90_0_4 .concat [ 1 1 1 1], v00B90300_0, v00B90040_0, v00B8FD80_0, v00B8FAC0_0;
LS_00BA6A90_0_8 .concat [ 1 1 1 1], v00B8F800_0, v00B8F540_0, v00B8F280_0, v00B8EFC0_0;
LS_00BA6A90_0_12 .concat [ 1 1 1 1], v00B8ED00_0, v00B8EA40_0, v00B8E720_0, v00B8E460_0;
L_00BA6A90 .concat [ 4 4 4 4], LS_00BA6A90_0_0, LS_00BA6A90_0_4, LS_00BA6A90_0_8, LS_00BA6A90_0_12;
L_00BA6AE8 .part/pv L_00BA6B40, 16, 16, 32;
LS_00BA6B40_0_0 .concat [ 1 1 1 1], v00B90EB8_0, v00B90BF8_0, v00B90938_0, v00B90618_0;
LS_00BA6B40_0_4 .concat [ 1 1 1 1], v00B90358_0, v00B90098_0, v00B8FDD8_0, v00B8FB18_0;
LS_00BA6B40_0_8 .concat [ 1 1 1 1], v00B8F858_0, v00B8F598_0, v00B8F2D8_0, v00B8F018_0;
LS_00BA6B40_0_12 .concat [ 1 1 1 1], v00B8ED58_0, v00B8EA98_0, v00B8E778_0, v00B8E4B8_0;
L_00BA6B40 .concat [ 4 4 4 4], LS_00BA6B40_0_0, LS_00BA6B40_0_4, LS_00BA6B40_0_8, LS_00BA6B40_0_12;
S_00B414E8 .scope module, "DM_OFDDR[0]" "OFDDRTRSE" 5 116, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B932D4 .param/l "INIT" 4 224, C4<0>;
P_00B932E8 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B932FC .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B96680_0 .alias "C0", 0 0, v00BA1D88_0;
v00B966D8_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B96730_0 .net "CE", 0 0, C4<1>; 1 drivers
v00B96788_0 .net "D0", 0 0, L_00BA44C0; 1 drivers
v00B967E0_0 .net "D1", 0 0, L_00BA45C8; 1 drivers
v00B96838_0 .net "O", 0 0, v00B96890_0; 1 drivers
v00B96890_0 .var "O_r", 0 0;
v00B968E8_0 .net "R", 0 0, L_00BA46D0; 1 drivers
v00B96940_0 .net "S", 0 0, L_00BA4780; 1 drivers
v00B96998_0 .net "T", 0 0, C4<0>; 1 drivers
S_00B41460 .scope module, "DM_OFDDR[1]" "OFDDRTRSE" 5 116, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B9328C .param/l "INIT" 4 224, C4<0>;
P_00B932A0 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B932B4 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B96310_0 .alias "C0", 0 0, v00BA1D88_0;
v00B96368_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B963C0_0 .alias "CE", 0 0, v00B96730_0;
v00B96418_0 .net "D0", 0 0, L_00BA4518; 1 drivers
v00B96470_0 .net "D1", 0 0, L_00BA4620; 1 drivers
v00B964C8_0 .net "O", 0 0, v00B96520_0; 1 drivers
v00B96520_0 .var "O_r", 0 0;
v00B96578_0 .net "R", 0 0, L_00BA4728; 1 drivers
v00B965D0_0 .net "S", 0 0, L_00BA47D8; 1 drivers
v00B96628_0 .alias "T", 0 0, v00B96998_0;
S_00B413D8 .scope module, "DQ_OFDDR[0]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B93244 .param/l "INIT" 4 224, C4<0>;
P_00B93258 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B9326C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B95F48_0 .alias "C0", 0 0, v00BA1D88_0;
v00B95FA0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B95FF8_0 .net "CE", 0 0, C4<1>; 1 drivers
v00B96050_0 .net "D0", 0 0, L_00BA4E08; 1 drivers
v00B960A8_0 .net "D1", 0 0, L_00BA53E0; 1 drivers
v00B96100_0 .net "O", 0 0, L_00BA4830; 1 drivers
v00B96158_0 .var "O_r", 0 0;
v00B961B0_0 .net "R", 0 0, C4<0>; 1 drivers
v00B96208_0 .net "S", 0 0, C4<0>; 1 drivers
v00B96260_0 .net "T", 0 0, L_00BA5960; 1 drivers
v00B962B8_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4830 .functor MUXZ 1, v00B96158_0, C4<z>, L_00BA5960, C4<>;
S_00B41350 .scope module, "DQ_OFDDR[1]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B931FC .param/l "INIT" 4 224, C4<0>;
P_00B93210 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B93224 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B95B20_0 .alias "C0", 0 0, v00BA1D88_0;
v00B95B78_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B95BD0_0 .alias "CE", 0 0, v00B95FF8_0;
v00B95C28_0 .net "D0", 0 0, L_00BA4E60; 1 drivers
v00B95C80_0 .net "D1", 0 0, L_00BA5438; 1 drivers
v00B95CD8_0 .net "O", 0 0, L_00BA4888; 1 drivers
v00B95D30_0 .var "O_r", 0 0;
v00B95D88_0 .alias "R", 0 0, v00B961B0_0;
v00B95DE0_0 .alias "S", 0 0, v00B96208_0;
v00B95E98_0 .net "T", 0 0, L_00BA59B8; 1 drivers
v00B95EF0_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4888 .functor MUXZ 1, v00B95D30_0, C4<z>, L_00BA59B8, C4<>;
S_00B412C8 .scope module, "DQ_OFDDR[2]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B931B4 .param/l "INIT" 4 224, C4<0>;
P_00B931C8 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B931DC .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B95758_0 .alias "C0", 0 0, v00BA1D88_0;
v00B957B0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B95808_0 .alias "CE", 0 0, v00B95FF8_0;
v00B95860_0 .net "D0", 0 0, L_00BA4EB8; 1 drivers
v00B958B8_0 .net "D1", 0 0, L_00BA5490; 1 drivers
v00B95910_0 .net "O", 0 0, L_00BA48E0; 1 drivers
v00B95968_0 .var "O_r", 0 0;
v00B959C0_0 .alias "R", 0 0, v00B961B0_0;
v00B95A18_0 .alias "S", 0 0, v00B96208_0;
v00B95A70_0 .net "T", 0 0, L_00BA5A10; 1 drivers
v00B95AC8_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA48E0 .functor MUXZ 1, v00B95968_0, C4<z>, L_00BA5A10, C4<>;
S_00B41240 .scope module, "DQ_OFDDR[3]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B9316C .param/l "INIT" 4 224, C4<0>;
P_00B93180 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B93194 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B95390_0 .alias "C0", 0 0, v00BA1D88_0;
v00B953E8_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B95440_0 .alias "CE", 0 0, v00B95FF8_0;
v00B95498_0 .net "D0", 0 0, L_00BA4F10; 1 drivers
v00B954F0_0 .net "D1", 0 0, L_00BA54E8; 1 drivers
v00B95548_0 .net "O", 0 0, L_00BA4938; 1 drivers
v00B955A0_0 .var "O_r", 0 0;
v00B955F8_0 .alias "R", 0 0, v00B961B0_0;
v00B95650_0 .alias "S", 0 0, v00B96208_0;
v00B956A8_0 .net "T", 0 0, L_00BA5A68; 1 drivers
v00B95700_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4938 .functor MUXZ 1, v00B955A0_0, C4<z>, L_00BA5A68, C4<>;
S_00B411B8 .scope module, "DQ_OFDDR[4]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B93124 .param/l "INIT" 4 224, C4<0>;
P_00B93138 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B9314C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B94FC8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B95020_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B95078_0 .alias "CE", 0 0, v00B95FF8_0;
v00B950D0_0 .net "D0", 0 0, L_00BA4F68; 1 drivers
v00B95128_0 .net "D1", 0 0, L_00BA5540; 1 drivers
v00B95180_0 .net "O", 0 0, L_00BA4990; 1 drivers
v00B951D8_0 .var "O_r", 0 0;
v00B95230_0 .alias "R", 0 0, v00B961B0_0;
v00B95288_0 .alias "S", 0 0, v00B96208_0;
v00B952E0_0 .net "T", 0 0, L_00BA5AC0; 1 drivers
v00B95338_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4990 .functor MUXZ 1, v00B951D8_0, C4<z>, L_00BA5AC0, C4<>;
S_00B41130 .scope module, "DQ_OFDDR[5]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B930DC .param/l "INIT" 4 224, C4<0>;
P_00B930F0 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B93104 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B94C00_0 .alias "C0", 0 0, v00BA1D88_0;
v00B94C58_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B94CB0_0 .alias "CE", 0 0, v00B95FF8_0;
v00B94D08_0 .net "D0", 0 0, L_00BA5018; 1 drivers
v00B94D60_0 .net "D1", 0 0, L_00BA5598; 1 drivers
v00B94DB8_0 .net "O", 0 0, L_00BA49E8; 1 drivers
v00B94E10_0 .var "O_r", 0 0;
v00B94E68_0 .alias "R", 0 0, v00B961B0_0;
v00B94EC0_0 .alias "S", 0 0, v00B96208_0;
v00B94F18_0 .net "T", 0 0, L_00BA5B18; 1 drivers
v00B94F70_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA49E8 .functor MUXZ 1, v00B94E10_0, C4<z>, L_00BA5B18, C4<>;
S_00B410A8 .scope module, "DQ_OFDDR[6]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B93094 .param/l "INIT" 4 224, C4<0>;
P_00B930A8 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B930BC .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B94838_0 .alias "C0", 0 0, v00BA1D88_0;
v00B94890_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B948E8_0 .alias "CE", 0 0, v00B95FF8_0;
v00B94940_0 .net "D0", 0 0, L_00BA4FC0; 1 drivers
v00B94998_0 .net "D1", 0 0, L_00BA55F0; 1 drivers
v00B949F0_0 .net "O", 0 0, L_00BA4A40; 1 drivers
v00B94A48_0 .var "O_r", 0 0;
v00B94AA0_0 .alias "R", 0 0, v00B961B0_0;
v00B94AF8_0 .alias "S", 0 0, v00B96208_0;
v00B94B50_0 .net "T", 0 0, L_00BA5B70; 1 drivers
v00B94BA8_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4A40 .functor MUXZ 1, v00B94A48_0, C4<z>, L_00BA5B70, C4<>;
S_00B41020 .scope module, "DQ_OFDDR[7]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B9304C .param/l "INIT" 4 224, C4<0>;
P_00B93060 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B93074 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B94470_0 .alias "C0", 0 0, v00BA1D88_0;
v00B944C8_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B94520_0 .alias "CE", 0 0, v00B95FF8_0;
v00B94578_0 .net "D0", 0 0, L_00BA5070; 1 drivers
v00B945D0_0 .net "D1", 0 0, L_00BA5648; 1 drivers
v00B94628_0 .net "O", 0 0, L_00BA4A98; 1 drivers
v00B94680_0 .var "O_r", 0 0;
v00B946D8_0 .alias "R", 0 0, v00B961B0_0;
v00B94730_0 .alias "S", 0 0, v00B96208_0;
v00B94788_0 .net "T", 0 0, L_00BA5BC8; 1 drivers
v00B947E0_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4A98 .functor MUXZ 1, v00B94680_0, C4<z>, L_00BA5BC8, C4<>;
S_00B40F98 .scope module, "DQ_OFDDR[8]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B93004 .param/l "INIT" 4 224, C4<0>;
P_00B93018 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B9302C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B940A8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B94100_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B94158_0 .alias "CE", 0 0, v00B95FF8_0;
v00B941B0_0 .net "D0", 0 0, L_00BA50C8; 1 drivers
v00B94208_0 .net "D1", 0 0, L_00BA56A0; 1 drivers
v00B94260_0 .net "O", 0 0, L_00BA4AF0; 1 drivers
v00B942B8_0 .var "O_r", 0 0;
v00B94310_0 .alias "R", 0 0, v00B961B0_0;
v00B94368_0 .alias "S", 0 0, v00B96208_0;
v00B943C0_0 .net "T", 0 0, L_00BA5C20; 1 drivers
v00B94418_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4AF0 .functor MUXZ 1, v00B942B8_0, C4<z>, L_00BA5C20, C4<>;
S_00B40F10 .scope module, "DQ_OFDDR[9]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B92FBC .param/l "INIT" 4 224, C4<0>;
P_00B92FD0 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B92FE4 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B92670_0 .alias "C0", 0 0, v00BA1D88_0;
v00B926C8_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B92720_0 .alias "CE", 0 0, v00B95FF8_0;
v00B92778_0 .net "D0", 0 0, L_00BA5120; 1 drivers
v00B927D0_0 .net "D1", 0 0, L_00BA56F8; 1 drivers
v00B93E98_0 .net "O", 0 0, L_00BA4B48; 1 drivers
v00B93EF0_0 .var "O_r", 0 0;
v00B93F48_0 .alias "R", 0 0, v00B961B0_0;
v00B93FA0_0 .alias "S", 0 0, v00B96208_0;
v00B93FF8_0 .net "T", 0 0, L_00BA5C78; 1 drivers
v00B94050_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4B48 .functor MUXZ 1, v00B93EF0_0, C4<z>, L_00BA5C78, C4<>;
S_00B40E88 .scope module, "DQ_OFDDR[10]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B92F74 .param/l "INIT" 4 224, C4<0>;
P_00B92F88 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B92F9C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B922A8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B92300_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B92358_0 .alias "CE", 0 0, v00B95FF8_0;
v00B923B0_0 .net "D0", 0 0, L_00BA5178; 1 drivers
v00B92408_0 .net "D1", 0 0, L_00BA5750; 1 drivers
v00B92460_0 .net "O", 0 0, L_00BA4BA0; 1 drivers
v00B924B8_0 .var "O_r", 0 0;
v00B92510_0 .alias "R", 0 0, v00B961B0_0;
v00B92568_0 .alias "S", 0 0, v00B96208_0;
v00B925C0_0 .net "T", 0 0, L_00BA5CD0; 1 drivers
v00B92618_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4BA0 .functor MUXZ 1, v00B924B8_0, C4<z>, L_00BA5CD0, C4<>;
S_00B40E00 .scope module, "DQ_OFDDR[11]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B92F2C .param/l "INIT" 4 224, C4<0>;
P_00B92F40 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B92F54 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B91EE0_0 .alias "C0", 0 0, v00BA1D88_0;
v00B91F38_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B91F90_0 .alias "CE", 0 0, v00B95FF8_0;
v00B91FE8_0 .net "D0", 0 0, L_00BA51D0; 1 drivers
v00B92040_0 .net "D1", 0 0, L_00BA57A8; 1 drivers
v00B92098_0 .net "O", 0 0, L_00BA4BF8; 1 drivers
v00B920F0_0 .var "O_r", 0 0;
v00B92148_0 .alias "R", 0 0, v00B961B0_0;
v00B921A0_0 .alias "S", 0 0, v00B96208_0;
v00B921F8_0 .net "T", 0 0, L_00BA5D28; 1 drivers
v00B92250_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4BF8 .functor MUXZ 1, v00B920F0_0, C4<z>, L_00BA5D28, C4<>;
S_00B40D78 .scope module, "DQ_OFDDR[12]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B92EE4 .param/l "INIT" 4 224, C4<0>;
P_00B92EF8 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B92F0C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B91B18_0 .alias "C0", 0 0, v00BA1D88_0;
v00B91B70_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B91BC8_0 .alias "CE", 0 0, v00B95FF8_0;
v00B91C20_0 .net "D0", 0 0, L_00BA5228; 1 drivers
v00B91C78_0 .net "D1", 0 0, L_00BA5800; 1 drivers
v00B91CD0_0 .net "O", 0 0, L_00BA4C50; 1 drivers
v00B91D28_0 .var "O_r", 0 0;
v00B91D80_0 .alias "R", 0 0, v00B961B0_0;
v00B91DD8_0 .alias "S", 0 0, v00B96208_0;
v00B91E30_0 .net "T", 0 0, L_00BA5D80; 1 drivers
v00B91E88_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4C50 .functor MUXZ 1, v00B91D28_0, C4<z>, L_00BA5D80, C4<>;
S_00B40CF0 .scope module, "DQ_OFDDR[13]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_00B92E9C .param/l "INIT" 4 224, C4<0>;
P_00B92EB0 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00B92EC4 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B91750_0 .alias "C0", 0 0, v00BA1D88_0;
v00B917A8_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B91800_0 .alias "CE", 0 0, v00B95FF8_0;
v00B91858_0 .net "D0", 0 0, L_00BA5280; 1 drivers
v00B918B0_0 .net "D1", 0 0, L_00BA5858; 1 drivers
v00B91908_0 .net "O", 0 0, L_00BA4CA8; 1 drivers
v00B91960_0 .var "O_r", 0 0;
v00B919B8_0 .alias "R", 0 0, v00B961B0_0;
v00B91A10_0 .alias "S", 0 0, v00B96208_0;
v00B91A68_0 .net "T", 0 0, L_00BA5DD8; 1 drivers
v00B91AC0_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4CA8 .functor MUXZ 1, v00B91960_0, C4<z>, L_00BA5DD8, C4<>;
S_00B40C68 .scope module, "DQ_OFDDR[14]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_0088640C .param/l "INIT" 4 224, C4<0>;
P_00886420 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00886434 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B91388_0 .alias "C0", 0 0, v00BA1D88_0;
v00B913E0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B91438_0 .alias "CE", 0 0, v00B95FF8_0;
v00B91490_0 .net "D0", 0 0, L_00BA52D8; 1 drivers
v00B914E8_0 .net "D1", 0 0, L_00BA58B0; 1 drivers
v00B91540_0 .net "O", 0 0, L_00BA4D00; 1 drivers
v00B91598_0 .var "O_r", 0 0;
v00B915F0_0 .alias "R", 0 0, v00B961B0_0;
v00B91648_0 .alias "S", 0 0, v00B96208_0;
v00B916A0_0 .net "T", 0 0, L_00BA5E30; 1 drivers
v00B916F8_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4D00 .functor MUXZ 1, v00B91598_0, C4<z>, L_00BA5E30, C4<>;
S_00B40BE0 .scope module, "DQ_OFDDR[15]" "OFDDRTRSE" 5 129, 4 223, S_00B402D8;
 .timescale -9 -10;
P_008863C4 .param/l "INIT" 4 224, C4<0>;
P_008863D8 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_008863EC .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B90FC0_0 .alias "C0", 0 0, v00BA1D88_0;
v00B91018_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B91070_0 .alias "CE", 0 0, v00B95FF8_0;
v00B910C8_0 .net "D0", 0 0, L_00BA5330; 1 drivers
v00B91120_0 .net "D1", 0 0, L_00BA5908; 1 drivers
v00B91178_0 .net "O", 0 0, L_00BA4D58; 1 drivers
v00B911D0_0 .var "O_r", 0 0;
v00B91228_0 .alias "R", 0 0, v00B961B0_0;
v00B91280_0 .alias "S", 0 0, v00B96208_0;
v00B912D8_0 .net "T", 0 0, L_00BA5E88; 1 drivers
v00B91330_0 .net *"_s0", 0 0, C4<z>; 0 drivers
L_00BA4D58 .functor MUXZ 1, v00B911D0_0, C4<z>, L_00BA5E88, C4<>;
S_00B40B58 .scope module, "IFDDR[0]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC088C .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC08A0 .param/l "INIT" 4 63, C4<00>;
v00B90D00_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B90D58_0 .alias "C1", 0 0, v00BA1D88_0;
v00B90DB0_0 .net "CE", 0 0, L_00BA5F38; 1 drivers
v00B90E08_0 .net "D", 0 0, L_00BA64B8; 1 drivers
v00B90E60_0 .var "Q0", 0 0;
v00B90EB8_0 .var "Q1", 0 0;
v00B90F10_0 .net "R", 0 0, C4<0>; 1 drivers
v00B90F68_0 .net "S", 0 0, C4<0>; 1 drivers
S_00B40AD0 .scope module, "IFDDR[1]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC08C4 .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC08D8 .param/l "INIT" 4 63, C4<00>;
v00B90A40_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B90A98_0 .alias "C1", 0 0, v00BA1D88_0;
v00B90AF0_0 .net "CE", 0 0, L_00BA5F90; 1 drivers
v00B90B48_0 .net "D", 0 0, L_00BA6510; 1 drivers
v00B90BA0_0 .var "Q0", 0 0;
v00B90BF8_0 .var "Q1", 0 0;
v00B90C50_0 .alias "R", 0 0, v00B90F10_0;
v00B90CA8_0 .alias "S", 0 0, v00B90F68_0;
S_00B40A48 .scope module, "IFDDR[2]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC05EC .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0600 .param/l "INIT" 4 63, C4<00>;
v00B90720_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B90778_0 .alias "C1", 0 0, v00BA1D88_0;
v00B907D0_0 .net "CE", 0 0, L_00BA5FE8; 1 drivers
v00B90888_0 .net "D", 0 0, L_00BA6568; 1 drivers
v00B908E0_0 .var "Q0", 0 0;
v00B90938_0 .var "Q1", 0 0;
v00B90990_0 .alias "R", 0 0, v00B90F10_0;
v00B909E8_0 .alias "S", 0 0, v00B90F68_0;
S_00B409C0 .scope module, "IFDDR[3]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC057C .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0590 .param/l "INIT" 4 63, C4<00>;
v00B90460_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B904B8_0 .alias "C1", 0 0, v00BA1D88_0;
v00B90510_0 .net "CE", 0 0, L_00BA6040; 1 drivers
v00B90568_0 .net "D", 0 0, L_00BA65C0; 1 drivers
v00B905C0_0 .var "Q0", 0 0;
v00B90618_0 .var "Q1", 0 0;
v00B90670_0 .alias "R", 0 0, v00B90F10_0;
v00B906C8_0 .alias "S", 0 0, v00B90F68_0;
S_00B40938 .scope module, "IFDDR[4]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC0544 .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0558 .param/l "INIT" 4 63, C4<00>;
v00B901A0_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B901F8_0 .alias "C1", 0 0, v00BA1D88_0;
v00B90250_0 .net "CE", 0 0, L_00BA6098; 1 drivers
v00B902A8_0 .net "D", 0 0, L_00BA6618; 1 drivers
v00B90300_0 .var "Q0", 0 0;
v00B90358_0 .var "Q1", 0 0;
v00B903B0_0 .alias "R", 0 0, v00B90F10_0;
v00B90408_0 .alias "S", 0 0, v00B90F68_0;
S_00B408B0 .scope module, "IFDDR[5]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC050C .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0520 .param/l "INIT" 4 63, C4<00>;
v00B8FEE0_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8FF38_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8FF90_0 .net "CE", 0 0, L_00BA60F0; 1 drivers
v00B8FFE8_0 .net "D", 0 0, L_00BA6670; 1 drivers
v00B90040_0 .var "Q0", 0 0;
v00B90098_0 .var "Q1", 0 0;
v00B900F0_0 .alias "R", 0 0, v00B90F10_0;
v00B90148_0 .alias "S", 0 0, v00B90F68_0;
S_00B40828 .scope module, "IFDDR[6]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC04D4 .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC04E8 .param/l "INIT" 4 63, C4<00>;
v00B8FC20_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8FC78_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8FCD0_0 .net "CE", 0 0, L_00BA6148; 1 drivers
v00B8FD28_0 .net "D", 0 0, L_00BA66C8; 1 drivers
v00B8FD80_0 .var "Q0", 0 0;
v00B8FDD8_0 .var "Q1", 0 0;
v00B8FE30_0 .alias "R", 0 0, v00B90F10_0;
v00B8FE88_0 .alias "S", 0 0, v00B90F68_0;
S_00B407A0 .scope module, "IFDDR[7]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC049C .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC04B0 .param/l "INIT" 4 63, C4<00>;
v00B8F960_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8F9B8_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8FA10_0 .net "CE", 0 0, L_00BA61A0; 1 drivers
v00B8FA68_0 .net "D", 0 0, L_00BA6720; 1 drivers
v00B8FAC0_0 .var "Q0", 0 0;
v00B8FB18_0 .var "Q1", 0 0;
v00B8FB70_0 .alias "R", 0 0, v00B90F10_0;
v00B8FBC8_0 .alias "S", 0 0, v00B90F68_0;
S_00B40718 .scope module, "IFDDR[8]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC0464 .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0478 .param/l "INIT" 4 63, C4<00>;
v00B8F6A0_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8F6F8_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8F750_0 .net "CE", 0 0, L_00BA61F8; 1 drivers
v00B8F7A8_0 .net "D", 0 0, L_00BA6778; 1 drivers
v00B8F800_0 .var "Q0", 0 0;
v00B8F858_0 .var "Q1", 0 0;
v00B8F8B0_0 .alias "R", 0 0, v00B90F10_0;
v00B8F908_0 .alias "S", 0 0, v00B90F68_0;
S_00B40690 .scope module, "IFDDR[9]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC0384 .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0398 .param/l "INIT" 4 63, C4<00>;
v00B8F3E0_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8F438_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8F490_0 .net "CE", 0 0, L_00BA6250; 1 drivers
v00B8F4E8_0 .net "D", 0 0, L_00BA67D0; 1 drivers
v00B8F540_0 .var "Q0", 0 0;
v00B8F598_0 .var "Q1", 0 0;
v00B8F5F0_0 .alias "R", 0 0, v00B90F10_0;
v00B8F648_0 .alias "S", 0 0, v00B90F68_0;
S_00B40608 .scope module, "IFDDR[10]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC03BC .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC03D0 .param/l "INIT" 4 63, C4<00>;
v00B8F120_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8F178_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8F1D0_0 .net "CE", 0 0, L_00BA62A8; 1 drivers
v00B8F228_0 .net "D", 0 0, L_00BA6828; 1 drivers
v00B8F280_0 .var "Q0", 0 0;
v00B8F2D8_0 .var "Q1", 0 0;
v00B8F330_0 .alias "R", 0 0, v00B90F10_0;
v00B8F388_0 .alias "S", 0 0, v00B90F68_0;
S_00B40580 .scope module, "IFDDR[11]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC042C .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0440 .param/l "INIT" 4 63, C4<00>;
v00B8EE60_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8EEB8_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8EF10_0 .net "CE", 0 0, L_00BA6300; 1 drivers
v00B8EF68_0 .net "D", 0 0, L_00BA6880; 1 drivers
v00B8EFC0_0 .var "Q0", 0 0;
v00B8F018_0 .var "Q1", 0 0;
v00B8F070_0 .alias "R", 0 0, v00B90F10_0;
v00B8F0C8_0 .alias "S", 0 0, v00B90F68_0;
S_00B404F8 .scope module, "IFDDR[12]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC03F4 .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0408 .param/l "INIT" 4 63, C4<00>;
v00B8EBA0_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8EBF8_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8EC50_0 .net "CE", 0 0, L_00BA6358; 1 drivers
v00B8ECA8_0 .net "D", 0 0, L_00BA68D8; 1 drivers
v00B8ED00_0 .var "Q0", 0 0;
v00B8ED58_0 .var "Q1", 0 0;
v00B8EDB0_0 .alias "R", 0 0, v00B90F10_0;
v00B8EE08_0 .alias "S", 0 0, v00B90F68_0;
S_00B40470 .scope module, "IFDDR[13]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC034C .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0360 .param/l "INIT" 4 63, C4<00>;
v00B8E8E0_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8E938_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8E990_0 .net "CE", 0 0, L_00BA63B0; 1 drivers
v00B8E9E8_0 .net "D", 0 0, L_00BA6930; 1 drivers
v00B8EA40_0 .var "Q0", 0 0;
v00B8EA98_0 .var "Q1", 0 0;
v00B8EAF0_0 .alias "R", 0 0, v00B90F10_0;
v00B8EB48_0 .alias "S", 0 0, v00B90F68_0;
S_00B403E8 .scope module, "IFDDR[14]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC0314 .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0328 .param/l "INIT" 4 63, C4<00>;
v00B8E5C0_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8E618_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8E670_0 .net "CE", 0 0, L_00BA6408; 1 drivers
v00B8E6C8_0 .net "D", 0 0, L_00BA6988; 1 drivers
v00B8E720_0 .var "Q0", 0 0;
v00B8E778_0 .var "Q1", 0 0;
v00B8E7D0_0 .alias "R", 0 0, v00B90F10_0;
v00B8E888_0 .alias "S", 0 0, v00B90F68_0;
S_00B40360 .scope module, "IFDDR[15]" "IFDDRRSE" 5 141, 4 52, S_00B402D8;
 .timescale -9 -10;
P_00AC065C .param/real "DELAY" 4 64, Cr<m4000000000000000gfc3>; value=2.00000
P_00AC0670 .param/l "INIT" 4 63, C4<00>;
v00B8E300_0 .alias "C0", 0 0, v00BA1DE0_0;
v00B8E358_0 .alias "C1", 0 0, v00BA1D88_0;
v00B8E3B0_0 .net "CE", 0 0, L_00BA6460; 1 drivers
v00B8E408_0 .net "D", 0 0, L_00BA69E0; 1 drivers
v00B8E460_0 .var "Q0", 0 0;
v00B8E4B8_0 .var "Q1", 0 0;
v00B8E510_0 .alias "R", 0 0, v00B90F10_0;
v00B8E568_0 .alias "S", 0 0, v00B90F68_0;
E_00AD0080 .event posedge, v00B85800_0;
S_00B40250 .scope module, "RFC0" "rfc" 3 516, 6 26, S_00AD6698;
 .timescale -9 -10;
P_008866A4 .param/l "INIT" 6 35, +C4<01>;
P_008866B8 .param/l "RFC_TIMER" 6 36, +C4<011110>;
P_008866CC .param/l "TIMER_BITS" 6 37, +C4<01010>;
P_008866E0 .param/l "TSB" 6 39, +C4<01001>;
P_008866F4 .param/l "tRFC" 6 38, +C4<011>;
v00B8DD80_0 .net *"_s0", 2 0, L_00BA6B98; 1 drivers
v00B8DDD8_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v00B8DE30_0 .net *"_s12", 10 0, C4<00000011101>; 1 drivers
v00B8DE88_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00B8DEE0_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v00B8DF38_0 .net *"_s8", 10 0, L_00BA6C48; 1 drivers
v00B8DF90_0 .alias "clk_i", 0 0, v00BA1D88_0;
v00B8DFE8_0 .var "cnt", 9 0;
v00B8E040_0 .net "en_i", 0 0, C4<1>; 1 drivers
v00B8E098_0 .alias "gnt_i", 0 0, v00BA1440_0;
v00B8E0F0_0 .var "owing", 1 0;
v00B8E148_0 .alias "req_o", 0 0, v00BA19C0_0;
v00B8E1A0_0 .var "rfc_o", 0 0;
v00B8E1F8_0 .net "rfc_trigger", 0 0, L_00BA6CA0; 1 drivers
v00B8E250_0 .alias "rst_i", 0 0, v00BA20A0_0;
v00B8E2A8_0 .var "trfc", 2 0;
E_00AD3E60 .event posedge, v00B857A8_0;
L_00BA6B98 .concat [ 2 1 0 0], v00B8E0F0_0, C4<0>;
L_00BA6BF0 .delay (20,20,20) L_00BA6BF0/d;
L_00BA6BF0/d .cmp/ne 3, L_00BA6B98, C4<000>;
L_00BA6C48 .concat [ 10 1 0 0], v00B8DFE8_0, C4<0>;
L_00BA6CA0 .delay (20,20,20) L_00BA6CA0/d;
L_00BA6CA0/d .cmp/eq 11, L_00BA6C48, C4<00000011101>;
S_00B3F948 .scope module, "COUNT0" "fib20" 3 526, 7 25, S_00AD6698;
 .timescale -9 -10;
L_00BB4F18 .functor BUFZ 20, v00BA15A0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_00BBCFA8 .functor NOT 1, L_00BA6D50, C4<0>, C4<0>, C4<0>;
L_00BBD018 .functor OR 1, L_00BBCFA8, L_00BA6DA8, C4<0>, C4<0>;
L_00BBCF70 .functor NOT 1, L_00BA6E58, C4<0>, C4<0>, C4<0>;
L_00BBD130 .functor AND 1, L_00BBCF70, L_00BA6EB0, C4<1>, C4<1>;
L_00BBD1D8 .functor NOT 1, L_00BBDF70, C4<0>, C4<0>, C4<0>;
L_00BBD248 .functor AND 1, L_00BBD130, L_00BBD1D8, C4<1>, C4<1>;
L_00BBD2F0 .functor NOT 1, L_00BBE020, C4<0>, C4<0>, C4<0>;
L_00BBD360 .functor AND 1, L_00BBDFC8, L_00BBD2F0, C4<1>, C4<1>;
L_00BBD408 .functor OR 1, L_00BBD248, L_00BBD360, C4<0>, C4<0>;
L_00BC6BE8 .functor NOT 1, L_00BBF8E0, C4<0>, C4<0>, C4<0>;
L_00BC6C90 .functor AND 1, L_00BC6BE8, L_00BBF938, C4<1>, C4<1>;
L_00BC6C58 .functor NOT 1, L_00BBF990, C4<0>, C4<0>, C4<0>;
L_00BC6D38 .functor AND 1, L_00BC6C90, L_00BC6C58, C4<1>, C4<1>;
L_00BC6E18 .functor NOT 1, L_00BBF9E8, C4<0>, C4<0>, C4<0>;
L_00BC6E88 .functor AND 1, L_00BC6E18, L_00BBFA40, C4<1>, C4<1>;
L_00BCAF70 .functor AND 1, L_00BC6E88, L_00BBFA98, C4<1>, C4<1>;
L_00BCB018 .functor OR 1, L_00BC6D38, L_00BCAF70, C4<0>, C4<0>;
L_00BCB0F8 .functor AND 1, L_00BBFBA0, L_00BBFBF8, C4<1>, C4<1>;
L_00BCB1A0 .functor OR 1, L_00BBFB48, L_00BCB0F8, C4<0>, C4<0>;
v00B8CEB8_0 .net *"_s10", 0 0, L_00BBD018; 1 drivers
v00B8CF10_0 .net *"_s110", 15 0, L_00BBF830; 1 drivers
v00B8CF68_0 .net *"_s116", 0 0, L_00BBF8E0; 1 drivers
v00B8CFC0_0 .net *"_s117", 0 0, L_00BC6BE8; 1 drivers
v00B8D018_0 .net *"_s120", 0 0, L_00BBF938; 1 drivers
v00B8D070_0 .net *"_s121", 0 0, L_00BC6C90; 1 drivers
v00B8D0C8_0 .net *"_s124", 0 0, L_00BBF990; 1 drivers
v00B8D120_0 .net *"_s125", 0 0, L_00BC6C58; 1 drivers
v00B8D178_0 .net *"_s127", 0 0, L_00BC6D38; 1 drivers
v00B8D1D0_0 .net *"_s130", 0 0, L_00BBF9E8; 1 drivers
v00B8D228_0 .net *"_s131", 0 0, L_00BC6E18; 1 drivers
v00B8D280_0 .net *"_s134", 0 0, L_00BBFA40; 1 drivers
v00B8D2D8_0 .net *"_s135", 0 0, L_00BC6E88; 1 drivers
v00B8D330_0 .net *"_s138", 0 0, L_00BBFA98; 1 drivers
v00B8D388_0 .net *"_s139", 0 0, L_00BCAF70; 1 drivers
v00B8D3E0_0 .net *"_s141", 0 0, L_00BCB018; 1 drivers
v00B8D438_0 .net *"_s146", 0 0, L_00BBFB48; 1 drivers
v00B8D490_0 .net *"_s148", 0 0, L_00BBFBA0; 1 drivers
v00B8D4E8_0 .net *"_s15", 0 0, L_00BA6E58; 1 drivers
v00B8D598_0 .net *"_s150", 0 0, L_00BBFBF8; 1 drivers
v00B8D540_0 .net *"_s151", 0 0, L_00BCB0F8; 1 drivers
v00B8D5F0_0 .net *"_s153", 0 0, L_00BCB1A0; 1 drivers
v00B8D648_0 .net *"_s16", 0 0, L_00BBCF70; 1 drivers
v00B8D6A0_0 .net *"_s19", 0 0, L_00BA6EB0; 1 drivers
v00B8D6F8_0 .net *"_s20", 0 0, L_00BBD130; 1 drivers
v00B8D750_0 .net *"_s23", 0 0, L_00BBDF70; 1 drivers
v00B8D7A8_0 .net *"_s24", 0 0, L_00BBD1D8; 1 drivers
v00B8D800_0 .net *"_s26", 0 0, L_00BBD248; 1 drivers
v00B8D858_0 .net *"_s29", 0 0, L_00BBDFC8; 1 drivers
v00B8D8B0_0 .net *"_s31", 0 0, L_00BBE020; 1 drivers
v00B8D908_0 .net *"_s32", 0 0, L_00BBD2F0; 1 drivers
v00B8D960_0 .net *"_s34", 0 0, L_00BBD360; 1 drivers
v00B8D9B8_0 .net *"_s36", 0 0, L_00BBD408; 1 drivers
v00B8DA10_0 .net *"_s39", 15 0, L_00BBE078; 1 drivers
v00B8DA68_0 .net *"_s5", 0 0, L_00BA6D50; 1 drivers
v00B8DAC0_0 .net *"_s57", 15 0, L_00BBE650; 1 drivers
v00B8DB18_0 .net *"_s6", 0 0, L_00BBCFA8; 1 drivers
v00B8DB70_0 .net *"_s75", 15 0, L_00BBEC28; 1 drivers
v00B8DBC8_0 .net *"_s9", 0 0, L_00BA6DA8; 1 drivers
v00B8DC20_0 .net *"_s93", 15 0, L_00BBF200; 1 drivers
v00B8DC78_0 .net "b", 19 0, L_00BB4F18; 1 drivers
v00B8DCD0_0 .net "count_i", 19 0, v00BA15A0_0; 1 drivers
v00B8DD28_0 .alias "count_o", 19 0, v00BA15F8_0;
L_00BA6CF8 .part/pv L_00BBD018, 0, 1, 20;
L_00BA6D50 .part L_00BB4F18, 0, 1;
L_00BA6DA8 .part L_00BB4F18, 1, 1;
L_00BA6E00 .part/pv L_00BBD408, 1, 1, 20;
L_00BA6E58 .part L_00BB4F18, 0, 1;
L_00BA6EB0 .part L_00BB4F18, 1, 1;
L_00BBDF70 .part L_00BB4F18, 2, 1;
L_00BBDFC8 .part L_00BB4F18, 0, 1;
L_00BBE020 .part L_00BB4F18, 1, 1;
L_00BBE078 .part L_00BB4F18, 0, 16;
L_00BBE0D0 .part L_00BBE078, 0, 1;
L_00BBE128 .part L_00BBE078, 1, 1;
L_00BBE180 .part L_00BBE078, 2, 1;
L_00BBE1D8 .part L_00BBE078, 3, 1;
L_00BBE230 .part L_00BBE078, 4, 1;
L_00BBE288 .part L_00BBE078, 5, 1;
L_00BBE2E0 .part L_00BBE078, 6, 1;
L_00BBE338 .part L_00BBE078, 7, 1;
L_00BBE390 .part L_00BBE078, 8, 1;
L_00BBE440 .part L_00BBE078, 9, 1;
L_00BBE3E8 .part L_00BBE078, 10, 1;
L_00BBE498 .part L_00BBE078, 11, 1;
L_00BBE4F0 .part L_00BBE078, 12, 1;
L_00BBE548 .part L_00BBE078, 13, 1;
L_00BBE5A0 .part L_00BBE078, 14, 1;
L_00BBE5F8 .part L_00BBE078, 15, 1;
L_00BBE650 .part L_00BB4F18, 1, 16;
L_00BBE6A8 .part L_00BBE650, 0, 1;
L_00BBE700 .part L_00BBE650, 1, 1;
L_00BBE758 .part L_00BBE650, 2, 1;
L_00BBE7B0 .part L_00BBE650, 3, 1;
L_00BBE808 .part L_00BBE650, 4, 1;
L_00BBE860 .part L_00BBE650, 5, 1;
L_00BBE8B8 .part L_00BBE650, 6, 1;
L_00BBE910 .part L_00BBE650, 7, 1;
L_00BBE968 .part L_00BBE650, 8, 1;
L_00BBE9C0 .part L_00BBE650, 9, 1;
L_00BBEA18 .part L_00BBE650, 10, 1;
L_00BBEA70 .part L_00BBE650, 11, 1;
L_00BBEAC8 .part L_00BBE650, 12, 1;
L_00BBEB20 .part L_00BBE650, 13, 1;
L_00BBEB78 .part L_00BBE650, 14, 1;
L_00BBEBD0 .part L_00BBE650, 15, 1;
L_00BBEC28 .part L_00BB4F18, 2, 16;
L_00BBEC80 .part L_00BBEC28, 0, 1;
L_00BBECD8 .part L_00BBEC28, 1, 1;
L_00BBED30 .part L_00BBEC28, 2, 1;
L_00BBED88 .part L_00BBEC28, 3, 1;
L_00BBEDE0 .part L_00BBEC28, 4, 1;
L_00BBEE38 .part L_00BBEC28, 5, 1;
L_00BBEE90 .part L_00BBEC28, 6, 1;
L_00BBEEE8 .part L_00BBEC28, 7, 1;
L_00BBEF40 .part L_00BBEC28, 8, 1;
L_00BBEF98 .part L_00BBEC28, 9, 1;
L_00BBEFF0 .part L_00BBEC28, 10, 1;
L_00BBF048 .part L_00BBEC28, 11, 1;
L_00BBF0A0 .part L_00BBEC28, 12, 1;
L_00BBF0F8 .part L_00BBEC28, 13, 1;
L_00BBF150 .part L_00BBEC28, 14, 1;
L_00BBF1A8 .part L_00BBEC28, 15, 1;
L_00BBF200 .part L_00BB4F18, 3, 16;
L_00BBF258 .part L_00BBF200, 0, 1;
L_00BBF2B0 .part L_00BBF200, 1, 1;
L_00BBF308 .part L_00BBF200, 2, 1;
L_00BBF360 .part L_00BBF200, 3, 1;
L_00BBF3B8 .part L_00BBF200, 4, 1;
L_00BBF410 .part L_00BBF200, 5, 1;
L_00BBF468 .part L_00BBF200, 6, 1;
L_00BBF4C0 .part L_00BBF200, 7, 1;
L_00BBF518 .part L_00BBF200, 8, 1;
L_00BBF570 .part L_00BBF200, 9, 1;
L_00BBF5C8 .part L_00BBF200, 10, 1;
L_00BBF620 .part L_00BBF200, 11, 1;
L_00BBF678 .part L_00BBF200, 12, 1;
L_00BBF6D0 .part L_00BBF200, 13, 1;
L_00BBF728 .part L_00BBF200, 14, 1;
L_00BBF780 .part L_00BBF200, 15, 1;
L_00BBF7D8 .part/pv L_00BBF830, 2, 16, 20;
LS_00BBF830_0_0 .concat [ 1 1 1 1], L_00BBD7F8, L_00BBDBB0, L_00BC1FA8, L_00BC2360;
LS_00BBF830_0_4 .concat [ 1 1 1 1], L_00BC2718, L_00BC2AD0, L_00BC2E88, L_00BC3280;
LS_00BBF830_0_8 .concat [ 1 1 1 1], L_00BC3638, L_00BC39F0, L_00BC3DA8, L_00BC41A0;
LS_00BBF830_0_12 .concat [ 1 1 1 1], L_00BC4558, L_00BC4910, L_00BC4CC8, L_00BC60C0;
L_00BBF830 .concat [ 4 4 4 4], LS_00BBF830_0_0, LS_00BBF830_0_4, LS_00BBF830_0_8, LS_00BBF830_0_12;
L_00BBF888 .part/pv L_00BCB018, 18, 1, 20;
L_00BBF8E0 .part L_00BB4F18, 19, 1;
L_00BBF938 .part L_00BB4F18, 18, 1;
L_00BBF990 .part L_00BB4F18, 17, 1;
L_00BBF9E8 .part L_00BB4F18, 18, 1;
L_00BBFA40 .part L_00BB4F18, 17, 1;
L_00BBFA98 .part L_00BB4F18, 16, 1;
L_00BBFAF0 .part/pv L_00BCB1A0, 19, 1, 20;
L_00BBFB48 .part L_00BB4F18, 19, 1;
L_00BBFBA0 .part L_00BB4F18, 18, 1;
L_00BBFBF8 .part L_00BB4F18, 17, 1;
S_00B401C8 .scope module, "FIBBITS[2]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BBD4E8 .functor AND 1, L_00BBE0D0, L_00BBE6A8, C4<1>, C4<1>;
L_00BBD520 .functor NOT 1, L_00BBEC80, C4<0>, C4<0>, C4<0>;
L_00BBD558 .functor AND 1, L_00BBD4E8, L_00BBD520, C4<1>, C4<1>;
L_00BBD600 .functor NOT 1, L_00BBE6A8, C4<0>, C4<0>, C4<0>;
L_00BBD670 .functor AND 1, L_00BBD600, L_00BBEC80, C4<1>, C4<1>;
L_00BBD718 .functor NOT 1, L_00BBF258, C4<0>, C4<0>, C4<0>;
L_00BBD750 .functor AND 1, L_00BBD670, L_00BBD718, C4<1>, C4<1>;
L_00BBD7F8 .functor OR 1, L_00BBD558, L_00BBD750, C4<0>, C4<0>;
v00B8CA98_0 .net *"_s0", 0 0, L_00BBD4E8; 1 drivers
v00B8CAF0_0 .net *"_s10", 0 0, L_00BBD718; 1 drivers
v00B8CB48_0 .net *"_s12", 0 0, L_00BBD750; 1 drivers
v00B8CBA0_0 .net *"_s2", 0 0, L_00BBD520; 1 drivers
v00B8CBF8_0 .net *"_s4", 0 0, L_00BBD558; 1 drivers
v00B8CC50_0 .net *"_s6", 0 0, L_00BBD600; 1 drivers
v00B8CCA8_0 .net *"_s8", 0 0, L_00BBD670; 1 drivers
v00B8CD00_0 .net "b0", 0 0, L_00BBE0D0; 1 drivers
v00B8CD58_0 .net "b1", 0 0, L_00BBE6A8; 1 drivers
v00B8CDB0_0 .net "b2", 0 0, L_00BBEC80; 1 drivers
v00B8CE08_0 .net "b3", 0 0, L_00BBF258; 1 drivers
v00B8CE60_0 .net "bi", 0 0, L_00BBD7F8; 1 drivers
S_00B40140 .scope module, "FIBBITS[3]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BBD8A0 .functor AND 1, L_00BBE128, L_00BBE700, C4<1>, C4<1>;
L_00BBD8D8 .functor NOT 1, L_00BBECD8, C4<0>, C4<0>, C4<0>;
L_00BBD910 .functor AND 1, L_00BBD8A0, L_00BBD8D8, C4<1>, C4<1>;
L_00BBD9B8 .functor NOT 1, L_00BBE700, C4<0>, C4<0>, C4<0>;
L_00BBDA28 .functor AND 1, L_00BBD9B8, L_00BBECD8, C4<1>, C4<1>;
L_00BBDAD0 .functor NOT 1, L_00BBF2B0, C4<0>, C4<0>, C4<0>;
L_00BBDB08 .functor AND 1, L_00BBDA28, L_00BBDAD0, C4<1>, C4<1>;
L_00BBDBB0 .functor OR 1, L_00BBD910, L_00BBDB08, C4<0>, C4<0>;
v00B8C618_0 .net *"_s0", 0 0, L_00BBD8A0; 1 drivers
v00B8C670_0 .net *"_s10", 0 0, L_00BBDAD0; 1 drivers
v00B8C6C8_0 .net *"_s12", 0 0, L_00BBDB08; 1 drivers
v00B8C720_0 .net *"_s2", 0 0, L_00BBD8D8; 1 drivers
v00B8C778_0 .net *"_s4", 0 0, L_00BBD910; 1 drivers
v00B8C7D0_0 .net *"_s6", 0 0, L_00BBD9B8; 1 drivers
v00B8C888_0 .net *"_s8", 0 0, L_00BBDA28; 1 drivers
v00B8C8E0_0 .net "b0", 0 0, L_00BBE128; 1 drivers
v00B8C938_0 .net "b1", 0 0, L_00BBE700; 1 drivers
v00B8C990_0 .net "b2", 0 0, L_00BBECD8; 1 drivers
v00B8C9E8_0 .net "b3", 0 0, L_00BBF2B0; 1 drivers
v00B8CA40_0 .net "bi", 0 0, L_00BBDBB0; 1 drivers
S_00B400B8 .scope module, "FIBBITS[4]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BBDC58 .functor AND 1, L_00BBE180, L_00BBE758, C4<1>, C4<1>;
L_00BBDC90 .functor NOT 1, L_00BBED30, C4<0>, C4<0>, C4<0>;
L_00BBDCC8 .functor AND 1, L_00BBDC58, L_00BBDC90, C4<1>, C4<1>;
L_00BBDD70 .functor NOT 1, L_00BBE758, C4<0>, C4<0>, C4<0>;
L_00BBDDE0 .functor AND 1, L_00BBDD70, L_00BBED30, C4<1>, C4<1>;
L_00BBDE88 .functor NOT 1, L_00BBF308, C4<0>, C4<0>, C4<0>;
L_00BBDEC0 .functor AND 1, L_00BBDDE0, L_00BBDE88, C4<1>, C4<1>;
L_00BC1FA8 .functor OR 1, L_00BBDCC8, L_00BBDEC0, C4<0>, C4<0>;
v00B8C1F8_0 .net *"_s0", 0 0, L_00BBDC58; 1 drivers
v00B8C250_0 .net *"_s10", 0 0, L_00BBDE88; 1 drivers
v00B8C2A8_0 .net *"_s12", 0 0, L_00BBDEC0; 1 drivers
v00B8C300_0 .net *"_s2", 0 0, L_00BBDC90; 1 drivers
v00B8C358_0 .net *"_s4", 0 0, L_00BBDCC8; 1 drivers
v00B8C3B0_0 .net *"_s6", 0 0, L_00BBDD70; 1 drivers
v00B8C408_0 .net *"_s8", 0 0, L_00BBDDE0; 1 drivers
v00B8C460_0 .net "b0", 0 0, L_00BBE180; 1 drivers
v00B8C4B8_0 .net "b1", 0 0, L_00BBE758; 1 drivers
v00B8C510_0 .net "b2", 0 0, L_00BBED30; 1 drivers
v00B8C568_0 .net "b3", 0 0, L_00BBF308; 1 drivers
v00B8C5C0_0 .net "bi", 0 0, L_00BC1FA8; 1 drivers
S_00B40030 .scope module, "FIBBITS[5]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC2050 .functor AND 1, L_00BBE1D8, L_00BBE7B0, C4<1>, C4<1>;
L_00BC2088 .functor NOT 1, L_00BBED88, C4<0>, C4<0>, C4<0>;
L_00BC20C0 .functor AND 1, L_00BC2050, L_00BC2088, C4<1>, C4<1>;
L_00BC2168 .functor NOT 1, L_00BBE7B0, C4<0>, C4<0>, C4<0>;
L_00BC21D8 .functor AND 1, L_00BC2168, L_00BBED88, C4<1>, C4<1>;
L_00BC2280 .functor NOT 1, L_00BBF360, C4<0>, C4<0>, C4<0>;
L_00BC22B8 .functor AND 1, L_00BC21D8, L_00BC2280, C4<1>, C4<1>;
L_00BC2360 .functor OR 1, L_00BC20C0, L_00BC22B8, C4<0>, C4<0>;
v00B8BDD8_0 .net *"_s0", 0 0, L_00BC2050; 1 drivers
v00B8BE30_0 .net *"_s10", 0 0, L_00BC2280; 1 drivers
v00B8BE88_0 .net *"_s12", 0 0, L_00BC22B8; 1 drivers
v00B8BEE0_0 .net *"_s2", 0 0, L_00BC2088; 1 drivers
v00B8BF38_0 .net *"_s4", 0 0, L_00BC20C0; 1 drivers
v00B8BF90_0 .net *"_s6", 0 0, L_00BC2168; 1 drivers
v00B8BFE8_0 .net *"_s8", 0 0, L_00BC21D8; 1 drivers
v00B8C040_0 .net "b0", 0 0, L_00BBE1D8; 1 drivers
v00B8C098_0 .net "b1", 0 0, L_00BBE7B0; 1 drivers
v00B8C0F0_0 .net "b2", 0 0, L_00BBED88; 1 drivers
v00B8C148_0 .net "b3", 0 0, L_00BBF360; 1 drivers
v00B8C1A0_0 .net "bi", 0 0, L_00BC2360; 1 drivers
S_00B3FFA8 .scope module, "FIBBITS[6]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC2408 .functor AND 1, L_00BBE230, L_00BBE808, C4<1>, C4<1>;
L_00BC2440 .functor NOT 1, L_00BBEDE0, C4<0>, C4<0>, C4<0>;
L_00BC2478 .functor AND 1, L_00BC2408, L_00BC2440, C4<1>, C4<1>;
L_00BC2520 .functor NOT 1, L_00BBE808, C4<0>, C4<0>, C4<0>;
L_00BC2590 .functor AND 1, L_00BC2520, L_00BBEDE0, C4<1>, C4<1>;
L_00BC2638 .functor NOT 1, L_00BBF3B8, C4<0>, C4<0>, C4<0>;
L_00BC2670 .functor AND 1, L_00BC2590, L_00BC2638, C4<1>, C4<1>;
L_00BC2718 .functor OR 1, L_00BC2478, L_00BC2670, C4<0>, C4<0>;
v00B8B9B8_0 .net *"_s0", 0 0, L_00BC2408; 1 drivers
v00B8BA10_0 .net *"_s10", 0 0, L_00BC2638; 1 drivers
v00B8BA68_0 .net *"_s12", 0 0, L_00BC2670; 1 drivers
v00B8BAC0_0 .net *"_s2", 0 0, L_00BC2440; 1 drivers
v00B8BB18_0 .net *"_s4", 0 0, L_00BC2478; 1 drivers
v00B8BB70_0 .net *"_s6", 0 0, L_00BC2520; 1 drivers
v00B8BBC8_0 .net *"_s8", 0 0, L_00BC2590; 1 drivers
v00B8BC20_0 .net "b0", 0 0, L_00BBE230; 1 drivers
v00B8BC78_0 .net "b1", 0 0, L_00BBE808; 1 drivers
v00B8BCD0_0 .net "b2", 0 0, L_00BBEDE0; 1 drivers
v00B8BD28_0 .net "b3", 0 0, L_00BBF3B8; 1 drivers
v00B8BD80_0 .net "bi", 0 0, L_00BC2718; 1 drivers
S_00B3FF20 .scope module, "FIBBITS[7]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC27C0 .functor AND 1, L_00BBE288, L_00BBE860, C4<1>, C4<1>;
L_00BC27F8 .functor NOT 1, L_00BBEE38, C4<0>, C4<0>, C4<0>;
L_00BC2830 .functor AND 1, L_00BC27C0, L_00BC27F8, C4<1>, C4<1>;
L_00BC28D8 .functor NOT 1, L_00BBE860, C4<0>, C4<0>, C4<0>;
L_00BC2948 .functor AND 1, L_00BC28D8, L_00BBEE38, C4<1>, C4<1>;
L_00BC29F0 .functor NOT 1, L_00BBF410, C4<0>, C4<0>, C4<0>;
L_00BC2A28 .functor AND 1, L_00BC2948, L_00BC29F0, C4<1>, C4<1>;
L_00BC2AD0 .functor OR 1, L_00BC2830, L_00BC2A28, C4<0>, C4<0>;
v00B8B598_0 .net *"_s0", 0 0, L_00BC27C0; 1 drivers
v00B8B5F0_0 .net *"_s10", 0 0, L_00BC29F0; 1 drivers
v00B8B648_0 .net *"_s12", 0 0, L_00BC2A28; 1 drivers
v00B8B6A0_0 .net *"_s2", 0 0, L_00BC27F8; 1 drivers
v00B8B6F8_0 .net *"_s4", 0 0, L_00BC2830; 1 drivers
v00B8B750_0 .net *"_s6", 0 0, L_00BC28D8; 1 drivers
v00B8B7A8_0 .net *"_s8", 0 0, L_00BC2948; 1 drivers
v00B8B800_0 .net "b0", 0 0, L_00BBE288; 1 drivers
v00B8B858_0 .net "b1", 0 0, L_00BBE860; 1 drivers
v00B8B8B0_0 .net "b2", 0 0, L_00BBEE38; 1 drivers
v00B8B908_0 .net "b3", 0 0, L_00BBF410; 1 drivers
v00B8B960_0 .net "bi", 0 0, L_00BC2AD0; 1 drivers
S_00B3FE98 .scope module, "FIBBITS[8]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC2B78 .functor AND 1, L_00BBE2E0, L_00BBE8B8, C4<1>, C4<1>;
L_00BC2BB0 .functor NOT 1, L_00BBEE90, C4<0>, C4<0>, C4<0>;
L_00BC2BE8 .functor AND 1, L_00BC2B78, L_00BC2BB0, C4<1>, C4<1>;
L_00BC2C90 .functor NOT 1, L_00BBE8B8, C4<0>, C4<0>, C4<0>;
L_00BC2D00 .functor AND 1, L_00BC2C90, L_00BBEE90, C4<1>, C4<1>;
L_00BC2DA8 .functor NOT 1, L_00BBF468, C4<0>, C4<0>, C4<0>;
L_00BC2DE0 .functor AND 1, L_00BC2D00, L_00BC2DA8, C4<1>, C4<1>;
L_00BC2E88 .functor OR 1, L_00BC2BE8, L_00BC2DE0, C4<0>, C4<0>;
v00B8B178_0 .net *"_s0", 0 0, L_00BC2B78; 1 drivers
v00B8B1D0_0 .net *"_s10", 0 0, L_00BC2DA8; 1 drivers
v00B8B228_0 .net *"_s12", 0 0, L_00BC2DE0; 1 drivers
v00B8B280_0 .net *"_s2", 0 0, L_00BC2BB0; 1 drivers
v00B8B2D8_0 .net *"_s4", 0 0, L_00BC2BE8; 1 drivers
v00B8B330_0 .net *"_s6", 0 0, L_00BC2C90; 1 drivers
v00B8B388_0 .net *"_s8", 0 0, L_00BC2D00; 1 drivers
v00B8B3E0_0 .net "b0", 0 0, L_00BBE2E0; 1 drivers
v00B8B438_0 .net "b1", 0 0, L_00BBE8B8; 1 drivers
v00B8B490_0 .net "b2", 0 0, L_00BBEE90; 1 drivers
v00B8B4E8_0 .net "b3", 0 0, L_00BBF468; 1 drivers
v00B8B540_0 .net "bi", 0 0, L_00BC2E88; 1 drivers
S_00B3FE10 .scope module, "FIBBITS[9]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC2F70 .functor AND 1, L_00BBE338, L_00BBE910, C4<1>, C4<1>;
L_00BC2FA8 .functor NOT 1, L_00BBEEE8, C4<0>, C4<0>, C4<0>;
L_00BC2FE0 .functor AND 1, L_00BC2F70, L_00BC2FA8, C4<1>, C4<1>;
L_00BC3088 .functor NOT 1, L_00BBE910, C4<0>, C4<0>, C4<0>;
L_00BC30F8 .functor AND 1, L_00BC3088, L_00BBEEE8, C4<1>, C4<1>;
L_00BC31A0 .functor NOT 1, L_00BBF4C0, C4<0>, C4<0>, C4<0>;
L_00BC31D8 .functor AND 1, L_00BC30F8, L_00BC31A0, C4<1>, C4<1>;
L_00BC3280 .functor OR 1, L_00BC2FE0, L_00BC31D8, C4<0>, C4<0>;
v00B8AD58_0 .net *"_s0", 0 0, L_00BC2F70; 1 drivers
v00B8ADB0_0 .net *"_s10", 0 0, L_00BC31A0; 1 drivers
v00B8AE08_0 .net *"_s12", 0 0, L_00BC31D8; 1 drivers
v00B8AE60_0 .net *"_s2", 0 0, L_00BC2FA8; 1 drivers
v00B8AEB8_0 .net *"_s4", 0 0, L_00BC2FE0; 1 drivers
v00B8AF10_0 .net *"_s6", 0 0, L_00BC3088; 1 drivers
v00B8AF68_0 .net *"_s8", 0 0, L_00BC30F8; 1 drivers
v00B8AFC0_0 .net "b0", 0 0, L_00BBE338; 1 drivers
v00B8B018_0 .net "b1", 0 0, L_00BBE910; 1 drivers
v00B8B070_0 .net "b2", 0 0, L_00BBEEE8; 1 drivers
v00B8B0C8_0 .net "b3", 0 0, L_00BBF4C0; 1 drivers
v00B8B120_0 .net "bi", 0 0, L_00BC3280; 1 drivers
S_00B3FD88 .scope module, "FIBBITS[10]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC3328 .functor AND 1, L_00BBE390, L_00BBE968, C4<1>, C4<1>;
L_00BC3360 .functor NOT 1, L_00BBEF40, C4<0>, C4<0>, C4<0>;
L_00BC3398 .functor AND 1, L_00BC3328, L_00BC3360, C4<1>, C4<1>;
L_00BC3440 .functor NOT 1, L_00BBE968, C4<0>, C4<0>, C4<0>;
L_00BC34B0 .functor AND 1, L_00BC3440, L_00BBEF40, C4<1>, C4<1>;
L_00BC3558 .functor NOT 1, L_00BBF518, C4<0>, C4<0>, C4<0>;
L_00BC3590 .functor AND 1, L_00BC34B0, L_00BC3558, C4<1>, C4<1>;
L_00BC3638 .functor OR 1, L_00BC3398, L_00BC3590, C4<0>, C4<0>;
v00B8A938_0 .net *"_s0", 0 0, L_00BC3328; 1 drivers
v00B8A990_0 .net *"_s10", 0 0, L_00BC3558; 1 drivers
v00B8A9E8_0 .net *"_s12", 0 0, L_00BC3590; 1 drivers
v00B8AA40_0 .net *"_s2", 0 0, L_00BC3360; 1 drivers
v00B8AA98_0 .net *"_s4", 0 0, L_00BC3398; 1 drivers
v00B8AAF0_0 .net *"_s6", 0 0, L_00BC3440; 1 drivers
v00B8AB48_0 .net *"_s8", 0 0, L_00BC34B0; 1 drivers
v00B8ABA0_0 .net "b0", 0 0, L_00BBE390; 1 drivers
v00B8ABF8_0 .net "b1", 0 0, L_00BBE968; 1 drivers
v00B8AC50_0 .net "b2", 0 0, L_00BBEF40; 1 drivers
v00B8ACA8_0 .net "b3", 0 0, L_00BBF518; 1 drivers
v00B8AD00_0 .net "bi", 0 0, L_00BC3638; 1 drivers
S_00B3FD00 .scope module, "FIBBITS[11]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC36E0 .functor AND 1, L_00BBE440, L_00BBE9C0, C4<1>, C4<1>;
L_00BC3718 .functor NOT 1, L_00BBEF98, C4<0>, C4<0>, C4<0>;
L_00BC3750 .functor AND 1, L_00BC36E0, L_00BC3718, C4<1>, C4<1>;
L_00BC37F8 .functor NOT 1, L_00BBE9C0, C4<0>, C4<0>, C4<0>;
L_00BC3868 .functor AND 1, L_00BC37F8, L_00BBEF98, C4<1>, C4<1>;
L_00BC3910 .functor NOT 1, L_00BBF570, C4<0>, C4<0>, C4<0>;
L_00BC3948 .functor AND 1, L_00BC3868, L_00BC3910, C4<1>, C4<1>;
L_00BC39F0 .functor OR 1, L_00BC3750, L_00BC3948, C4<0>, C4<0>;
v00B8A4E8_0 .net *"_s0", 0 0, L_00BC36E0; 1 drivers
v00B8A540_0 .net *"_s10", 0 0, L_00BC3910; 1 drivers
v00B8A598_0 .net *"_s12", 0 0, L_00BC3948; 1 drivers
v00B8A5F0_0 .net *"_s2", 0 0, L_00BC3718; 1 drivers
v00B8A648_0 .net *"_s4", 0 0, L_00BC3750; 1 drivers
v00B8A6A0_0 .net *"_s6", 0 0, L_00BC37F8; 1 drivers
v00B8A6F8_0 .net *"_s8", 0 0, L_00BC3868; 1 drivers
v00B8A750_0 .net "b0", 0 0, L_00BBE440; 1 drivers
v00B8A7A8_0 .net "b1", 0 0, L_00BBE9C0; 1 drivers
v00B8A800_0 .net "b2", 0 0, L_00BBEF98; 1 drivers
v00B8A888_0 .net "b3", 0 0, L_00BBF570; 1 drivers
v00B8A8E0_0 .net "bi", 0 0, L_00BC39F0; 1 drivers
S_00B3FC78 .scope module, "FIBBITS[12]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC3A98 .functor AND 1, L_00BBE3E8, L_00BBEA18, C4<1>, C4<1>;
L_00BC3AD0 .functor NOT 1, L_00BBEFF0, C4<0>, C4<0>, C4<0>;
L_00BC3B08 .functor AND 1, L_00BC3A98, L_00BC3AD0, C4<1>, C4<1>;
L_00BC3BB0 .functor NOT 1, L_00BBEA18, C4<0>, C4<0>, C4<0>;
L_00BC3C20 .functor AND 1, L_00BC3BB0, L_00BBEFF0, C4<1>, C4<1>;
L_00BC3CC8 .functor NOT 1, L_00BBF5C8, C4<0>, C4<0>, C4<0>;
L_00BC3D00 .functor AND 1, L_00BC3C20, L_00BC3CC8, C4<1>, C4<1>;
L_00BC3DA8 .functor OR 1, L_00BC3B08, L_00BC3D00, C4<0>, C4<0>;
v00B8A0C8_0 .net *"_s0", 0 0, L_00BC3A98; 1 drivers
v00B8A120_0 .net *"_s10", 0 0, L_00BC3CC8; 1 drivers
v00B8A178_0 .net *"_s12", 0 0, L_00BC3D00; 1 drivers
v00B8A1D0_0 .net *"_s2", 0 0, L_00BC3AD0; 1 drivers
v00B8A228_0 .net *"_s4", 0 0, L_00BC3B08; 1 drivers
v00B8A280_0 .net *"_s6", 0 0, L_00BC3BB0; 1 drivers
v00B8A2D8_0 .net *"_s8", 0 0, L_00BC3C20; 1 drivers
v00B8A330_0 .net "b0", 0 0, L_00BBE3E8; 1 drivers
v00B8A388_0 .net "b1", 0 0, L_00BBEA18; 1 drivers
v00B8A3E0_0 .net "b2", 0 0, L_00BBEFF0; 1 drivers
v00B8A438_0 .net "b3", 0 0, L_00BBF5C8; 1 drivers
v00B8A490_0 .net "bi", 0 0, L_00BC3DA8; 1 drivers
S_00B3FBF0 .scope module, "FIBBITS[13]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC3E50 .functor AND 1, L_00BBE498, L_00BBEA70, C4<1>, C4<1>;
L_00BC3E88 .functor NOT 1, L_00BBF048, C4<0>, C4<0>, C4<0>;
L_00BC3EC0 .functor AND 1, L_00BC3E50, L_00BC3E88, C4<1>, C4<1>;
L_00BC3FA8 .functor NOT 1, L_00BBEA70, C4<0>, C4<0>, C4<0>;
L_00BC4018 .functor AND 1, L_00BC3FA8, L_00BBF048, C4<1>, C4<1>;
L_00BC40C0 .functor NOT 1, L_00BBF620, C4<0>, C4<0>, C4<0>;
L_00BC40F8 .functor AND 1, L_00BC4018, L_00BC40C0, C4<1>, C4<1>;
L_00BC41A0 .functor OR 1, L_00BC3EC0, L_00BC40F8, C4<0>, C4<0>;
v00B89CA8_0 .net *"_s0", 0 0, L_00BC3E50; 1 drivers
v00B89D00_0 .net *"_s10", 0 0, L_00BC40C0; 1 drivers
v00B89D58_0 .net *"_s12", 0 0, L_00BC40F8; 1 drivers
v00B89DB0_0 .net *"_s2", 0 0, L_00BC3E88; 1 drivers
v00B89E08_0 .net *"_s4", 0 0, L_00BC3EC0; 1 drivers
v00B89E60_0 .net *"_s6", 0 0, L_00BC3FA8; 1 drivers
v00B89EB8_0 .net *"_s8", 0 0, L_00BC4018; 1 drivers
v00B89F10_0 .net "b0", 0 0, L_00BBE498; 1 drivers
v00B89F68_0 .net "b1", 0 0, L_00BBEA70; 1 drivers
v00B89FC0_0 .net "b2", 0 0, L_00BBF048; 1 drivers
v00B8A018_0 .net "b3", 0 0, L_00BBF620; 1 drivers
v00B8A070_0 .net "bi", 0 0, L_00BC41A0; 1 drivers
S_00B3FB68 .scope module, "FIBBITS[14]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC4248 .functor AND 1, L_00BBE4F0, L_00BBEAC8, C4<1>, C4<1>;
L_00BC4280 .functor NOT 1, L_00BBF0A0, C4<0>, C4<0>, C4<0>;
L_00BC42B8 .functor AND 1, L_00BC4248, L_00BC4280, C4<1>, C4<1>;
L_00BC4360 .functor NOT 1, L_00BBEAC8, C4<0>, C4<0>, C4<0>;
L_00BC43D0 .functor AND 1, L_00BC4360, L_00BBF0A0, C4<1>, C4<1>;
L_00BC4478 .functor NOT 1, L_00BBF678, C4<0>, C4<0>, C4<0>;
L_00BC44B0 .functor AND 1, L_00BC43D0, L_00BC4478, C4<1>, C4<1>;
L_00BC4558 .functor OR 1, L_00BC42B8, L_00BC44B0, C4<0>, C4<0>;
v00B89888_0 .net *"_s0", 0 0, L_00BC4248; 1 drivers
v00B898E0_0 .net *"_s10", 0 0, L_00BC4478; 1 drivers
v00B89938_0 .net *"_s12", 0 0, L_00BC44B0; 1 drivers
v00B89990_0 .net *"_s2", 0 0, L_00BC4280; 1 drivers
v00B899E8_0 .net *"_s4", 0 0, L_00BC42B8; 1 drivers
v00B89A40_0 .net *"_s6", 0 0, L_00BC4360; 1 drivers
v00B89A98_0 .net *"_s8", 0 0, L_00BC43D0; 1 drivers
v00B89AF0_0 .net "b0", 0 0, L_00BBE4F0; 1 drivers
v00B89B48_0 .net "b1", 0 0, L_00BBEAC8; 1 drivers
v00B89BA0_0 .net "b2", 0 0, L_00BBF0A0; 1 drivers
v00B89BF8_0 .net "b3", 0 0, L_00BBF678; 1 drivers
v00B89C50_0 .net "bi", 0 0, L_00BC4558; 1 drivers
S_00B3FAE0 .scope module, "FIBBITS[15]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC4600 .functor AND 1, L_00BBE548, L_00BBEB20, C4<1>, C4<1>;
L_00BC4638 .functor NOT 1, L_00BBF0F8, C4<0>, C4<0>, C4<0>;
L_00BC4670 .functor AND 1, L_00BC4600, L_00BC4638, C4<1>, C4<1>;
L_00BC4718 .functor NOT 1, L_00BBEB20, C4<0>, C4<0>, C4<0>;
L_00BC4788 .functor AND 1, L_00BC4718, L_00BBF0F8, C4<1>, C4<1>;
L_00BC4830 .functor NOT 1, L_00BBF6D0, C4<0>, C4<0>, C4<0>;
L_00BC4868 .functor AND 1, L_00BC4788, L_00BC4830, C4<1>, C4<1>;
L_00BC4910 .functor OR 1, L_00BC4670, L_00BC4868, C4<0>, C4<0>;
v00B89438_0 .net *"_s0", 0 0, L_00BC4600; 1 drivers
v00B89490_0 .net *"_s10", 0 0, L_00BC4830; 1 drivers
v00B894E8_0 .net *"_s12", 0 0, L_00BC4868; 1 drivers
v00B89540_0 .net *"_s2", 0 0, L_00BC4638; 1 drivers
v00B89598_0 .net *"_s4", 0 0, L_00BC4670; 1 drivers
v00B895F0_0 .net *"_s6", 0 0, L_00BC4718; 1 drivers
v00B89648_0 .net *"_s8", 0 0, L_00BC4788; 1 drivers
v00B896A0_0 .net "b0", 0 0, L_00BBE548; 1 drivers
v00B896F8_0 .net "b1", 0 0, L_00BBEB20; 1 drivers
v00B89750_0 .net "b2", 0 0, L_00BBF0F8; 1 drivers
v00B897A8_0 .net "b3", 0 0, L_00BBF6D0; 1 drivers
v00B89800_0 .net "bi", 0 0, L_00BC4910; 1 drivers
S_00B3FA58 .scope module, "FIBBITS[16]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC49B8 .functor AND 1, L_00BBE5A0, L_00BBEB78, C4<1>, C4<1>;
L_00BC49F0 .functor NOT 1, L_00BBF150, C4<0>, C4<0>, C4<0>;
L_00BC4A28 .functor AND 1, L_00BC49B8, L_00BC49F0, C4<1>, C4<1>;
L_00BC4AD0 .functor NOT 1, L_00BBEB78, C4<0>, C4<0>, C4<0>;
L_00BC4B40 .functor AND 1, L_00BC4AD0, L_00BBF150, C4<1>, C4<1>;
L_00BC4BE8 .functor NOT 1, L_00BBF728, C4<0>, C4<0>, C4<0>;
L_00BC4C20 .functor AND 1, L_00BC4B40, L_00BC4BE8, C4<1>, C4<1>;
L_00BC4CC8 .functor OR 1, L_00BC4A28, L_00BC4C20, C4<0>, C4<0>;
v00B89018_0 .net *"_s0", 0 0, L_00BC49B8; 1 drivers
v00B89070_0 .net *"_s10", 0 0, L_00BC4BE8; 1 drivers
v00B890C8_0 .net *"_s12", 0 0, L_00BC4C20; 1 drivers
v00B89120_0 .net *"_s2", 0 0, L_00BC49F0; 1 drivers
v00B89178_0 .net *"_s4", 0 0, L_00BC4A28; 1 drivers
v00B891D0_0 .net *"_s6", 0 0, L_00BC4AD0; 1 drivers
v00B89228_0 .net *"_s8", 0 0, L_00BC4B40; 1 drivers
v00B89280_0 .net "b0", 0 0, L_00BBE5A0; 1 drivers
v00B892D8_0 .net "b1", 0 0, L_00BBEB78; 1 drivers
v00B89330_0 .net "b2", 0 0, L_00BBF150; 1 drivers
v00B89388_0 .net "b3", 0 0, L_00BBF728; 1 drivers
v00B893E0_0 .net "bi", 0 0, L_00BC4CC8; 1 drivers
S_00B3F9D0 .scope module, "FIBBITS[17]" "bi" 7 50, 7 65, S_00B3F948;
 .timescale -9 -10;
L_00BC4D70 .functor AND 1, L_00BBE5F8, L_00BBEBD0, C4<1>, C4<1>;
L_00BC4DA8 .functor NOT 1, L_00BBF1A8, C4<0>, C4<0>, C4<0>;
L_00BC4DE0 .functor AND 1, L_00BC4D70, L_00BC4DA8, C4<1>, C4<1>;
L_00BC4E88 .functor NOT 1, L_00BBEBD0, C4<0>, C4<0>, C4<0>;
L_00BC4EF8 .functor AND 1, L_00BC4E88, L_00BBF1A8, C4<1>, C4<1>;
L_00BC5FE0 .functor NOT 1, L_00BBF780, C4<0>, C4<0>, C4<0>;
L_00BC6018 .functor AND 1, L_00BC4EF8, L_00BC5FE0, C4<1>, C4<1>;
L_00BC60C0 .functor OR 1, L_00BC4DE0, L_00BC6018, C4<0>, C4<0>;
v00B88BF8_0 .net *"_s0", 0 0, L_00BC4D70; 1 drivers
v00B88C50_0 .net *"_s10", 0 0, L_00BC5FE0; 1 drivers
v00B88CA8_0 .net *"_s12", 0 0, L_00BC6018; 1 drivers
v00B88D00_0 .net *"_s2", 0 0, L_00BC4DA8; 1 drivers
v00B88D58_0 .net *"_s4", 0 0, L_00BC4DE0; 1 drivers
v00B88DB0_0 .net *"_s6", 0 0, L_00BC4E88; 1 drivers
v00B88E08_0 .net *"_s8", 0 0, L_00BC4EF8; 1 drivers
v00B88E60_0 .net "b0", 0 0, L_00BBE5F8; 1 drivers
v00B88EB8_0 .net "b1", 0 0, L_00BBEBD0; 1 drivers
v00B88F10_0 .net "b2", 0 0, L_00BBF1A8; 1 drivers
v00B88F68_0 .net "b3", 0 0, L_00BBF780; 1 drivers
v00B88FC0_0 .net "bi", 0 0, L_00BC60C0; 1 drivers
S_00B3F8C0 .scope module, "A_FDDR[0]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00886334 .param/l "INIT" 4 224, C4<0>;
P_00886348 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_0088635C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B88888_0 .alias "C0", 0 0, v00BA1D88_0;
v00B888E0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B88938_0 .net "CE", 0 0, C4<1>; 1 drivers
v00B88990_0 .net "D0", 0 0, L_00BA3860; 1 drivers
v00B889E8_0 .net "D1", 0 0, L_00BA3D88; 1 drivers
v00B88A40_0 .net "O", 0 0, v00B88A98_0; 1 drivers
v00B88A98_0 .var "O_r", 0 0;
v00B88AF0_0 .net "R", 0 0, C4<0>; 1 drivers
v00B88B48_0 .net "S", 0 0, C4<0>; 1 drivers
v00B88BA0_0 .net "T", 0 0, C4<0>; 1 drivers
S_00B3F838 .scope module, "A_FDDR[1]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_008862EC .param/l "INIT" 4 224, C4<0>;
P_00886300 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00886314 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B884E8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B88540_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B88598_0 .alias "CE", 0 0, v00B88938_0;
v00B885F0_0 .net "D0", 0 0, L_00BA38B8; 1 drivers
v00B88648_0 .net "D1", 0 0, L_00BA3DE0; 1 drivers
v00B886A0_0 .net "O", 0 0, v00B886F8_0; 1 drivers
v00B886F8_0 .var "O_r", 0 0;
v00B88750_0 .alias "R", 0 0, v00B88AF0_0;
v00B887A8_0 .alias "S", 0 0, v00B88B48_0;
v00B88800_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F7B0 .scope module, "A_FDDR[2]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_008862A4 .param/l "INIT" 4 224, C4<0>;
P_008862B8 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_008862CC .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B88178_0 .alias "C0", 0 0, v00BA1D88_0;
v00B881D0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B88228_0 .alias "CE", 0 0, v00B88938_0;
v00B88280_0 .net "D0", 0 0, L_00BA3910; 1 drivers
v00B882D8_0 .net "D1", 0 0, L_00BA3E38; 1 drivers
v00B88330_0 .net "O", 0 0, v00B88388_0; 1 drivers
v00B88388_0 .var "O_r", 0 0;
v00B883E0_0 .alias "R", 0 0, v00B88AF0_0;
v00B88438_0 .alias "S", 0 0, v00B88B48_0;
v00B88490_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F728 .scope module, "A_FDDR[3]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_0088625C .param/l "INIT" 4 224, C4<0>;
P_00886270 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00886284 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B87E08_0 .alias "C0", 0 0, v00BA1D88_0;
v00B87E60_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B87EB8_0 .alias "CE", 0 0, v00B88938_0;
v00B87F10_0 .net "D0", 0 0, L_00BA3968; 1 drivers
v00B87F68_0 .net "D1", 0 0, L_00BA3E90; 1 drivers
v00B87FC0_0 .net "O", 0 0, v00B88018_0; 1 drivers
v00B88018_0 .var "O_r", 0 0;
v00B88070_0 .alias "R", 0 0, v00B88AF0_0;
v00B880C8_0 .alias "S", 0 0, v00B88B48_0;
v00B88120_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F6A0 .scope module, "A_FDDR[4]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00886214 .param/l "INIT" 4 224, C4<0>;
P_00886228 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_0088623C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B87A98_0 .alias "C0", 0 0, v00BA1D88_0;
v00B87AF0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B87B48_0 .alias "CE", 0 0, v00B88938_0;
v00B87BA0_0 .net "D0", 0 0, L_00BA39C0; 1 drivers
v00B87BF8_0 .net "D1", 0 0, L_00BA3EE8; 1 drivers
v00B87C50_0 .net "O", 0 0, v00B87CA8_0; 1 drivers
v00B87CA8_0 .var "O_r", 0 0;
v00B87D00_0 .alias "R", 0 0, v00B88AF0_0;
v00B87D58_0 .alias "S", 0 0, v00B88B48_0;
v00B87DB0_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F618 .scope module, "A_FDDR[5]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_008861CC .param/l "INIT" 4 224, C4<0>;
P_008861E0 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_008861F4 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B876F8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B87750_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B877A8_0 .alias "CE", 0 0, v00B88938_0;
v00B87800_0 .net "D0", 0 0, L_00BA3A18; 1 drivers
v00B87888_0 .net "D1", 0 0, L_00BA3F40; 1 drivers
v00B878E0_0 .net "O", 0 0, v00B87938_0; 1 drivers
v00B87938_0 .var "O_r", 0 0;
v00B87990_0 .alias "R", 0 0, v00B88AF0_0;
v00B879E8_0 .alias "S", 0 0, v00B88B48_0;
v00B87A40_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F590 .scope module, "A_FDDR[6]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00886184 .param/l "INIT" 4 224, C4<0>;
P_00886198 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_008861AC .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B87388_0 .alias "C0", 0 0, v00BA1D88_0;
v00B873E0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B87438_0 .alias "CE", 0 0, v00B88938_0;
v00B87490_0 .net "D0", 0 0, L_00BA3A70; 1 drivers
v00B874E8_0 .net "D1", 0 0, L_00BA3F98; 1 drivers
v00B87540_0 .net "O", 0 0, v00B87598_0; 1 drivers
v00B87598_0 .var "O_r", 0 0;
v00B875F0_0 .alias "R", 0 0, v00B88AF0_0;
v00B87648_0 .alias "S", 0 0, v00B88B48_0;
v00B876A0_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F508 .scope module, "A_FDDR[7]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_0088613C .param/l "INIT" 4 224, C4<0>;
P_00886150 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00886164 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B87018_0 .alias "C0", 0 0, v00BA1D88_0;
v00B87070_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B870C8_0 .alias "CE", 0 0, v00B88938_0;
v00B87120_0 .net "D0", 0 0, L_00BA3AC8; 1 drivers
v00B87178_0 .net "D1", 0 0, L_00BA3FF0; 1 drivers
v00B871D0_0 .net "O", 0 0, v00B87228_0; 1 drivers
v00B87228_0 .var "O_r", 0 0;
v00B87280_0 .alias "R", 0 0, v00B88AF0_0;
v00B872D8_0 .alias "S", 0 0, v00B88B48_0;
v00B87330_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F480 .scope module, "A_FDDR[8]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_008860F4 .param/l "INIT" 4 224, C4<0>;
P_00886108 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_0088611C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B86CA8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B86D00_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B86D58_0 .alias "CE", 0 0, v00B88938_0;
v00B86DB0_0 .net "D0", 0 0, L_00BA3B20; 1 drivers
v00B86E08_0 .net "D1", 0 0, L_00BA4048; 1 drivers
v00B86E60_0 .net "O", 0 0, v00B86EB8_0; 1 drivers
v00B86EB8_0 .var "O_r", 0 0;
v00B86F10_0 .alias "R", 0 0, v00B88AF0_0;
v00B86F68_0 .alias "S", 0 0, v00B88B48_0;
v00B86FC0_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F3F8 .scope module, "A_FDDR[9]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_008860AC .param/l "INIT" 4 224, C4<0>;
P_008860C0 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_008860D4 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B86938_0 .alias "C0", 0 0, v00BA1D88_0;
v00B86990_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B869E8_0 .alias "CE", 0 0, v00B88938_0;
v00B86A40_0 .net "D0", 0 0, L_00BA3B78; 1 drivers
v00B86A98_0 .net "D1", 0 0, L_00BA40A0; 1 drivers
v00B86AF0_0 .net "O", 0 0, v00B86B48_0; 1 drivers
v00B86B48_0 .var "O_r", 0 0;
v00B86BA0_0 .alias "R", 0 0, v00B88AF0_0;
v00B86BF8_0 .alias "S", 0 0, v00B88B48_0;
v00B86C50_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F370 .scope module, "A_FDDR[10]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00886064 .param/l "INIT" 4 224, C4<0>;
P_00886078 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_0088608C .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B86598_0 .alias "C0", 0 0, v00BA1D88_0;
v00B865F0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B86648_0 .alias "CE", 0 0, v00B88938_0;
v00B866A0_0 .net "D0", 0 0, L_00BA3BD0; 1 drivers
v00B866F8_0 .net "D1", 0 0, L_00BA40F8; 1 drivers
v00B86750_0 .net "O", 0 0, v00B867A8_0; 1 drivers
v00B867A8_0 .var "O_r", 0 0;
v00B86800_0 .alias "R", 0 0, v00B88AF0_0;
v00B86888_0 .alias "S", 0 0, v00B88B48_0;
v00B868E0_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3F2E8 .scope module, "A_FDDR[11]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_0088601C .param/l "INIT" 4 224, C4<0>;
P_00886030 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00886044 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B86228_0 .alias "C0", 0 0, v00BA1D88_0;
v00B86280_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B862D8_0 .alias "CE", 0 0, v00B88938_0;
v00B86330_0 .net "D0", 0 0, L_00BA3C28; 1 drivers
v00B86388_0 .net "D1", 0 0, L_00BA4150; 1 drivers
v00B863E0_0 .net "O", 0 0, v00B86438_0; 1 drivers
v00B86438_0 .var "O_r", 0 0;
v00B86490_0 .alias "R", 0 0, v00B88AF0_0;
v00B864E8_0 .alias "S", 0 0, v00B88B48_0;
v00B86540_0 .alias "T", 0 0, v00B88BA0_0;
S_00B3ED98 .scope module, "A_FDDR[12]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00885FD4 .param/l "INIT" 4 224, C4<0>;
P_00885FE8 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00885FFC .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B85EB8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B85F10_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B85F68_0 .alias "CE", 0 0, v00B88938_0;
v00B85FC0_0 .net "D0", 0 0, L_00BA3C80; 1 drivers
v00B86018_0 .net "D1", 0 0, L_00BA41A8; 1 drivers
v00B86070_0 .net "O", 0 0, v00B860C8_0; 1 drivers
v00B860C8_0 .var "O_r", 0 0;
v00B86120_0 .alias "R", 0 0, v00B88AF0_0;
v00B86178_0 .alias "S", 0 0, v00B88B48_0;
v00B861D0_0 .alias "T", 0 0, v00B88BA0_0;
S_00AD7D70 .scope module, "A_FDDR[13]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00885D4C .param/l "INIT" 4 224, C4<0>;
P_00885D60 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00885D74 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B85B48_0 .alias "C0", 0 0, v00BA1D88_0;
v00B85BA0_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B85BF8_0 .alias "CE", 0 0, v00B88938_0;
v00B85C50_0 .net "D0", 0 0, L_00BA3CD8; 1 drivers
v00B85CA8_0 .net "D1", 0 0, L_00BA4200; 1 drivers
v00B85D00_0 .net "O", 0 0, v00B85D58_0; 1 drivers
v00B85D58_0 .var "O_r", 0 0;
v00B85DB0_0 .alias "R", 0 0, v00B88AF0_0;
v00B85E08_0 .alias "S", 0 0, v00B88B48_0;
v00B85E60_0 .alias "T", 0 0, v00B88BA0_0;
S_00AD6AD8 .scope module, "A_FDDR[14]" "OFDDRTRSE" 3 477, 4 223, S_00AD6698;
 .timescale -9 -10;
P_00885F8C .param/l "INIT" 4 224, C4<0>;
P_00885FA0 .param/real "ODELAY" 4 225, Cr<m7000000000000000gfc4>; value=7.00000
P_00885FB4 .param/real "ZDELAY" 4 226, Cr<m4000000000000000gfc2>; value=1.00000
v00B857A8_0 .alias "C0", 0 0, v00BA1D88_0;
v00B85800_0 .alias "C1", 0 0, v00BA1DE0_0;
v00B85888_0 .alias "CE", 0 0, v00B88938_0;
v00B858E0_0 .net "D0", 0 0, L_00BA3D30; 1 drivers
v00B85938_0 .net "D1", 0 0, L_00BA4258; 1 drivers
v00B85990_0 .net "O", 0 0, v00B859E8_0; 1 drivers
v00B859E8_0 .var "O_r", 0 0;
v00B85A40_0 .alias "R", 0 0, v00B88AF0_0;
v00B85A98_0 .alias "S", 0 0, v00B88B48_0;
v00B85AF0_0 .alias "T", 0 0, v00B88BA0_0;
E_00AD38C0 .event posedge, v00B85800_0, v00B857A8_0;
S_00AD4D18 .scope module, "MEM0" "mt48lc16m16a2" 2 146, 8 49, S_00AD4058;
 .timescale -9 -10;
P_0087CF24 .param/l "addr_bits" 8 61, +C4<01101>;
P_0087CF38 .param/l "col_bits" 8 62, +C4<01001>;
P_0087CF4C .param/l "data_bits" 8 74, +C4<010000>;
P_0087CF60 .param/l "mem_sizes" 8 63, +C4<010000000000000000000000>;
P_0087CF74 .param/real "tAC" 8 165, Cr<m5666666666666800gfc4>; value=5.40000
P_0087CF88 .param/real "tHZ" 8 166, Cr<m5666666666666800gfc4>; value=5.40000
P_0087CF9C .param/real "tMRD" 8 168, Cr<m4000000000000000gfc3>; value=2.00000
P_0087CFB0 .param/real "tOH" 8 167, Cr<m6000000000000000gfc3>; value=3.00000
P_0087CFC4 .param/real "tRAS" 8 169, Cr<m4a00000000000000gfc7>; value=37.0000
P_0087CFD8 .param/real "tRC" 8 170, Cr<m7800000000000000gfc7>; value=60.0000
P_0087CFEC .param/real "tRCD" 8 171, Cr<m7800000000000000gfc5>; value=15.0000
P_0087D000 .param/real "tRFC" 8 172, Cr<m4200000000000000gfc8>; value=66.0000
P_0087D014 .param/real "tRP" 8 173, Cr<m7800000000000000gfc5>; value=15.0000
P_0087D028 .param/real "tRRD" 8 174, Cr<m7000000000000000gfc5>; value=14.0000
P_0087D03C .param/real "tWRa" 8 175, Cr<m7000000000000000gfc4>; value=7.00000
P_0087D050 .param/real "tWRm" 8 176, Cr<m7000000000000000gfc5>; value=14.0000
L_00BCB2B8 .functor NOT 1, v00B99F48_0, C4<0>, C4<0>, C4<0>;
L_00AE3520 .functor NOT 1, v00B97B78_0, C4<0>, C4<0>, C4<0>;
L_00AE35C8 .functor AND 1, L_00BCB2B8, L_00AE3520, C4<1>, C4<1>;
L_00BCB360 .functor AND 1, L_00AE35C8, v00B97808_0, C4<1>, C4<1>;
L_00AE3440 .functor AND 1, L_00BCB360, L_00BA37B0, C4<1>, C4<1>;
L_00BCB408 .functor NOT 1, v00B99F48_0, C4<0>, C4<0>, C4<0>;
L_00BCB440 .functor NOT 1, v00B97B78_0, C4<0>, C4<0>, C4<0>;
L_00BCB478 .functor AND 1, L_00BCB408, L_00BCB440, C4<1>, C4<1>;
L_00BCB520 .functor NOT 1, v00B97808_0, C4<0>, C4<0>, C4<0>;
L_00BCB558 .functor AND 1, L_00BCB478, L_00BCB520, C4<1>, C4<1>;
L_00BCB600 .functor AND 1, L_00BCB558, L_00BA37B0, C4<1>, C4<1>;
L_00BCB6A8 .functor NOT 1, v00B99F48_0, C4<0>, C4<0>, C4<0>;
L_00BCB670 .functor AND 1, L_00BCB6A8, v00B97B78_0, C4<1>, C4<1>;
L_00BCB6E0 .functor AND 1, L_00BCB670, v00B97808_0, C4<1>, C4<1>;
L_00BCB788 .functor NOT 1, L_00BA37B0, C4<0>, C4<0>, C4<0>;
L_00BCB7C0 .functor AND 1, L_00BCB6E0, L_00BCB788, C4<1>, C4<1>;
L_00BCB868 .functor NOT 1, v00B99F48_0, C4<0>, C4<0>, C4<0>;
L_00BCB8A0 .functor NOT 1, v00B97B78_0, C4<0>, C4<0>, C4<0>;
L_00BCB8D8 .functor AND 1, L_00BCB868, L_00BCB8A0, C4<1>, C4<1>;
L_00BCB980 .functor NOT 1, v00B97808_0, C4<0>, C4<0>, C4<0>;
L_00BCB9B8 .functor AND 1, L_00BCB8D8, L_00BCB980, C4<1>, C4<1>;
L_00BCBA60 .functor NOT 1, L_00BA37B0, C4<0>, C4<0>, C4<0>;
L_00BCBA98 .functor AND 1, L_00BCB9B8, L_00BCBA60, C4<1>, C4<1>;
L_00BCBB40 .functor NOT 1, v00B99F48_0, C4<0>, C4<0>, C4<0>;
L_00BCBB78 .functor NOT 1, v00B97B78_0, C4<0>, C4<0>, C4<0>;
L_00BCBBB0 .functor AND 1, L_00BCBB40, L_00BCBB78, C4<1>, C4<1>;
L_00BCBC58 .functor AND 1, L_00BCBBB0, v00B97808_0, C4<1>, C4<1>;
L_00BCBCC8 .functor NOT 1, L_00BA37B0, C4<0>, C4<0>, C4<0>;
L_00BCBD00 .functor AND 1, L_00BCBC58, L_00BCBCC8, C4<1>, C4<1>;
L_00BCBDA8 .functor NOT 1, v00B99F48_0, C4<0>, C4<0>, C4<0>;
L_00BCBDE0 .functor AND 1, L_00BCBDA8, v00B97B78_0, C4<1>, C4<1>;
L_00BCBE50 .functor NOT 1, v00B97808_0, C4<0>, C4<0>, C4<0>;
L_00BCBE88 .functor AND 1, L_00BCBDE0, L_00BCBE50, C4<1>, C4<1>;
L_00BCBF70 .functor AND 1, L_00BCBE88, L_00BA37B0, C4<1>, C4<1>;
L_00BCBFE0 .functor NOT 1, v00B99F48_0, C4<0>, C4<0>, C4<0>;
L_00BCC018 .functor AND 1, L_00BCBFE0, v00B97B78_0, C4<1>, C4<1>;
L_00BCC088 .functor NOT 1, v00B97808_0, C4<0>, C4<0>, C4<0>;
L_00BCC0C0 .functor AND 1, L_00BCC018, L_00BCC088, C4<1>, C4<1>;
L_00BCC168 .functor NOT 1, L_00BA37B0, C4<0>, C4<0>, C4<0>;
L_00BCC1A0 .functor AND 1, L_00BCC0C0, L_00BCC168, C4<1>, C4<1>;
L_00BCC248 .functor NOT 1, L_00BBFD00, C4<0>, C4<0>, C4<0>;
L_00BCC2F0 .functor NOT 1, L_00BBFC50, C4<0>, C4<0>, C4<0>;
L_00BCC360 .functor AND 1, L_00BCC248, L_00BCC2F0, C4<1>, C4<1>;
L_00BCC408 .functor NOT 1, L_00BBFD58, C4<0>, C4<0>, C4<0>;
L_00BCC478 .functor AND 1, L_00BCC360, L_00BCC408, C4<1>, C4<1>;
L_00BCC2B8 .functor NOT 1, L_00BBFDB0, C4<0>, C4<0>, C4<0>;
L_00BCC558 .functor NOT 1, L_00BBFE08, C4<0>, C4<0>, C4<0>;
L_00BCC5C8 .functor AND 1, L_00BCC2B8, L_00BCC558, C4<1>, C4<1>;
L_00BCC670 .functor AND 1, L_00BCC5C8, L_00BBFE60, C4<1>, C4<1>;
L_00BCC718 .functor NOT 1, L_00BBFEB8, C4<0>, C4<0>, C4<0>;
L_00BCC788 .functor AND 1, L_00BCC718, L_00BBFF10, C4<1>, C4<1>;
L_00BCC830 .functor NOT 1, L_00BBFF68, C4<0>, C4<0>, C4<0>;
L_00BCC8A0 .functor AND 1, L_00BCC788, L_00BCC830, C4<1>, C4<1>;
L_00BCC948 .functor NOT 1, L_00BBFFC0, C4<0>, C4<0>, C4<0>;
L_00BCC9F0 .functor AND 1, L_00BCC948, L_00BC0018, C4<1>, C4<1>;
L_00BCC9B8 .functor AND 1, L_00BCC9F0, L_00BC0070, C4<1>, C4<1>;
L_00BCCA98 .functor AND 1, L_00BC00C8, L_00BC0120, C4<1>, C4<1>;
L_00BCCBB0 .functor AND 1, L_00BCCA98, L_00BC0178, C4<1>, C4<1>;
L_00BCCC58 .functor NOT 1, L_00BC01D0, C4<0>, C4<0>, C4<0>;
L_00BCCCC8 .functor AND 1, L_00BCCC58, L_00BC0228, C4<1>, C4<1>;
L_00BCCD70 .functor NOT 1, L_00BC0280, C4<0>, C4<0>, C4<0>;
L_00BCCDE0 .functor AND 1, L_00BCCCC8, L_00BCCD70, C4<1>, C4<1>;
L_00BCCE88 .functor NOT 1, L_00BC02D8, C4<0>, C4<0>, C4<0>;
L_00BCCEF8 .functor AND 1, L_00BCCE88, L_00BC0388, C4<1>, C4<1>;
L_00BCCFE0 .functor AND 1, L_00BCCEF8, L_00BC0330, C4<1>, C4<1>;
L_00BCD088 .functor AND 1, v00B83BF8_0, v00B82C50_0, C4<1>, C4<1>;
v00AF4B00 .array "A10_precharge", 3 0, 0 0;
v00AF4B58_0 .var "Act_b0", 0 0;
v00A9F078_0 .var "Act_b1", 0 0;
v00A9F020_0 .var "Act_b2", 0 0;
v00A9EFC8_0 .var "Act_b3", 0 0;
v00A9EF70_0 .net "Active_enable", 0 0, L_00AE3440; 1 drivers
v00A9EF18_0 .alias "Addr", 12 0, v00BA29E8_0;
v00A9EEC0_0 .net "Aref_enable", 0 0, L_00BCB600; 1 drivers
v00A9ED60 .array "Auto_precharge", 3 0, 0 0;
v00A9ED08_0 .var "B0_row_addr", 12 0;
v00A9E9F0_0 .var "B1_row_addr", 12 0;
v00A9E998_0 .var "B2_row_addr", 12 0;
v00A9E940_0 .var "B3_row_addr", 12 0;
v00A9E8E8_0 .alias "Ba", 1 0, v00BA2A98_0;
v00A9E890_0 .var "Bank", 1 0;
v00A9E838 .array "Bank0", 4194304 0, 15 0;
v00A9E7E0 .array "Bank1", 4194304 0, 15 0;
v00A9E788 .array "Bank2", 4194304 0, 15 0;
v00A9E730 .array "Bank3", 4194304 0, 15 0;
v00A9E680 .array "Bank_addr", 3 0, 1 0;
v00A9E6D8 .array "Bank_precharge", 3 0, 1 0;
v00A9E628_0 .var "Burst_counter", 8 0;
v00A9E5D0_0 .net "Burst_length_1", 0 0, L_00BCC478; 1 drivers
v00A9E578_0 .net "Burst_length_2", 0 0, L_00BCC670; 1 drivers
v00A9E520_0 .net "Burst_length_4", 0 0, L_00BCC8A0; 1 drivers
v00A9E1B0_0 .net "Burst_length_8", 0 0, L_00BCC9B8; 1 drivers
v0080E5D0_0 .net "Burst_length_f", 0 0, L_00BCCBB0; 1 drivers
v0080E2B8_0 .net "Burst_term", 0 0, L_00BCB7C0; 1 drivers
v0080E100_0 .net "Cas_latency_2", 0 0, L_00BCCDE0; 1 drivers
v0080DE40_0 .net "Cas_latency_3", 0 0, L_00BCCFE0; 1 drivers
v00B82888_0 .alias "Cas_n", 0 0, v00BA2A40_0;
v00B828E0_0 .alias "Cke", 0 0, v00BA2AF0_0;
v00B82938_0 .var "CkeZ", 0 0;
v00B82990_0 .alias "Clk", 0 0, v00BA2B48_0;
v00B829E8_0 .var "Col", 8 0;
v00B82A40 .array "Col_addr", 3 0, 8 0;
v00B82A98_0 .var "Col_brst", 8 0;
v00B82AF0_0 .var "Col_temp", 8 0;
v00B82B48 .array "Command", 3 0, 3 0;
v00B82BA0 .array/i "Count_precharge", 3 0, 31 0;
v00B82BF8_0 .alias "Cs_n", 0 0, v00BA2BA0_0;
v00B82C50_0 .var "Data_in_enable", 0 0;
v00B82CA8_0 .var "Data_out_enable", 0 0;
v00B82D00_0 .net "Debug", 0 0, C4<1>; 1 drivers
v00B82D58_0 .alias "Dq", 15 0, v00BA2C50_0;
v00B82DB0_0 .net "Dq_chk", 0 0, L_00BCD088; 1 drivers
v00B82E08_0 .var "Dq_dqm", 15 0;
v00B82E60_0 .var "Dq_reg", 15 0;
v00B82EB8_0 .alias "Dqm", 1 0, v00BA2BF8_0;
v00B82F10_0 .var "Dqm_reg0", 1 0;
v00B82F68_0 .var "Dqm_reg1", 1 0;
v00B82FC0_0 .var "MRD_chk", 63 0;
v00B83018_0 .var "Mode_reg", 12 0;
v00B83070_0 .net "Mode_reg_enable", 0 0, L_00BCBA98; 1 drivers
v00B830C8_0 .var "Pc_b0", 0 0;
v00B83120_0 .var "Pc_b1", 0 0;
v00B83178_0 .var "Pc_b2", 0 0;
v00B831D0_0 .var "Pc_b3", 0 0;
v00B83228_0 .net "Prech_enable", 0 0, L_00BCBD00; 1 drivers
v00B83280_0 .var "Prev_bank", 1 0;
v00B832D8_0 .var "RAS_chk0", 63 0;
v00B83330_0 .var "RAS_chk1", 63 0;
v00B83388_0 .var "RAS_chk2", 63 0;
v00B833E0_0 .var "RAS_chk3", 63 0;
v00B83438_0 .var "RCD_chk0", 63 0;
v00B83490_0 .var "RCD_chk1", 63 0;
v00B834E8_0 .var "RCD_chk2", 63 0;
v00B83540_0 .var "RCD_chk3", 63 0;
v00B83598_0 .var "RC_chk0", 63 0;
v00B835F0_0 .var "RC_chk1", 63 0;
v00B83648_0 .var "RC_chk2", 63 0;
v00B836A0_0 .var "RC_chk3", 63 0;
v00B836F8_0 .var "RFC_chk", 63 0;
v00B83750_0 .var "RP_chk0", 63 0;
v00B837A8_0 .var "RP_chk1", 63 0;
v00B83800_0 .var "RP_chk2", 63 0;
v00B83888_0 .var "RP_chk3", 63 0;
v00B838E0_0 .var "RRD_chk", 63 0;
v00B83938_0 .var "RW_interrupt_bank", 1 0;
v00B83990 .array/i "RW_interrupt_counter", 3 0, 31 0;
v00B839E8 .array "RW_interrupt_read", 3 0, 0 0;
v00B83A40 .array "RW_interrupt_write", 3 0, 0 0;
v00B83A98_0 .alias "Ras_n", 0 0, v00BA2CA8_0;
v00B83AF0_0 .net "Read_enable", 0 0, L_00BCBF70; 1 drivers
v00B83B48 .array "Read_precharge", 3 0, 0 0;
v00B83BA0_0 .var "Row", 12 0;
v00B83BF8_0 .var "Sys_clk", 0 0;
v00B83C50 .array "WR_chkm", 3 0, 63 0;
v00B83CA8_0 .alias "We_n", 0 0, v00BA2D00_0;
v00B83D00_0 .net "Write_burst_mode", 0 0, L_00BC03E0; 1 drivers
v00B83D58_0 .net "Write_enable", 0 0, L_00BCC1A0; 1 drivers
v00B83DB0 .array "Write_precharge", 3 0, 0 0;
v00B83E08_0 .net *"_s0", 0 0, L_00BCB2B8; 1 drivers
v00B83E60_0 .net *"_s10", 0 0, L_00BCB408; 1 drivers
v00B83EB8_0 .net *"_s101", 0 0, L_00BBFE08; 1 drivers
v00B83F10_0 .net *"_s102", 0 0, L_00BCC558; 1 drivers
v00B83F68_0 .net *"_s104", 0 0, L_00BCC5C8; 1 drivers
v00B83FC0_0 .net *"_s107", 0 0, L_00BBFE60; 1 drivers
v00B84018_0 .net *"_s111", 0 0, L_00BBFEB8; 1 drivers
v00B84070_0 .net *"_s112", 0 0, L_00BCC718; 1 drivers
v00B840C8_0 .net *"_s115", 0 0, L_00BBFF10; 1 drivers
v00B84120_0 .net *"_s116", 0 0, L_00BCC788; 1 drivers
v00B84178_0 .net *"_s119", 0 0, L_00BBFF68; 1 drivers
v00B841D0_0 .net *"_s12", 0 0, L_00BCB440; 1 drivers
v00B84228_0 .net *"_s120", 0 0, L_00BCC830; 1 drivers
v00B84280_0 .net *"_s125", 0 0, L_00BBFFC0; 1 drivers
v00B842D8_0 .net *"_s126", 0 0, L_00BCC948; 1 drivers
v00B84330_0 .net *"_s129", 0 0, L_00BC0018; 1 drivers
v00B84388_0 .net *"_s130", 0 0, L_00BCC9F0; 1 drivers
v00B843E0_0 .net *"_s133", 0 0, L_00BC0070; 1 drivers
v00B84438_0 .net *"_s137", 0 0, L_00BC00C8; 1 drivers
v00B84490_0 .net *"_s139", 0 0, L_00BC0120; 1 drivers
v00B844E8_0 .net *"_s14", 0 0, L_00BCB478; 1 drivers
v00B84540_0 .net *"_s140", 0 0, L_00BCCA98; 1 drivers
v00B84598_0 .net *"_s143", 0 0, L_00BC0178; 1 drivers
v00B845F0_0 .net *"_s147", 0 0, L_00BC01D0; 1 drivers
v00B84648_0 .net *"_s148", 0 0, L_00BCCC58; 1 drivers
v00B846A0_0 .net *"_s151", 0 0, L_00BC0228; 1 drivers
v00B846F8_0 .net *"_s152", 0 0, L_00BCCCC8; 1 drivers
v00B84750_0 .net *"_s155", 0 0, L_00BC0280; 1 drivers
v00B847A8_0 .net *"_s156", 0 0, L_00BCCD70; 1 drivers
v00B84800_0 .net *"_s16", 0 0, L_00BCB520; 1 drivers
v00B84888_0 .net *"_s161", 0 0, L_00BC02D8; 1 drivers
v00B848E0_0 .net *"_s162", 0 0, L_00BCCE88; 1 drivers
v00B84938_0 .net *"_s165", 0 0, L_00BC0388; 1 drivers
v00B84990_0 .net *"_s166", 0 0, L_00BCCEF8; 1 drivers
v00B849E8_0 .net *"_s169", 0 0, L_00BC0330; 1 drivers
v00B84A40_0 .net *"_s18", 0 0, L_00BCB558; 1 drivers
v00B84A98_0 .var *"_s184", 15 0; Local signal
v00B84AF0_0 .var *"_s185", 15 0; Local signal
v00B84B48_0 .net *"_s2", 0 0, L_00AE3520; 1 drivers
v00B84BA0_0 .net *"_s22", 0 0, L_00BCB6A8; 1 drivers
v00B84BF8_0 .net *"_s24", 0 0, L_00BCB670; 1 drivers
v00B84C50_0 .net *"_s26", 0 0, L_00BCB6E0; 1 drivers
v00B84CA8_0 .net *"_s28", 0 0, L_00BCB788; 1 drivers
v00B84D00_0 .net *"_s32", 0 0, L_00BCB868; 1 drivers
v00B84D58_0 .net *"_s34", 0 0, L_00BCB8A0; 1 drivers
v00B84DB0_0 .net *"_s36", 0 0, L_00BCB8D8; 1 drivers
v00B84E08_0 .net *"_s38", 0 0, L_00BCB980; 1 drivers
v00B84E60_0 .net *"_s4", 0 0, L_00AE35C8; 1 drivers
v00B84EB8_0 .net *"_s40", 0 0, L_00BCB9B8; 1 drivers
v00B84F10_0 .net *"_s42", 0 0, L_00BCBA60; 1 drivers
v00B84F68_0 .net *"_s46", 0 0, L_00BCBB40; 1 drivers
v00B84FC0_0 .net *"_s48", 0 0, L_00BCBB78; 1 drivers
v00B85018_0 .net *"_s50", 0 0, L_00BCBBB0; 1 drivers
v00B85070_0 .net *"_s52", 0 0, L_00BCBC58; 1 drivers
v00B850C8_0 .net *"_s54", 0 0, L_00BCBCC8; 1 drivers
v00B85120_0 .net *"_s58", 0 0, L_00BCBDA8; 1 drivers
v00B85178_0 .net *"_s6", 0 0, L_00BCB360; 1 drivers
v00B851D0_0 .net *"_s60", 0 0, L_00BCBDE0; 1 drivers
v00B85228_0 .net *"_s62", 0 0, L_00BCBE50; 1 drivers
v00B85280_0 .net *"_s64", 0 0, L_00BCBE88; 1 drivers
v00B852D8_0 .net *"_s68", 0 0, L_00BCBFE0; 1 drivers
v00B85330_0 .net *"_s70", 0 0, L_00BCC018; 1 drivers
v00B85388_0 .net *"_s72", 0 0, L_00BCC088; 1 drivers
v00B853E0_0 .net *"_s74", 0 0, L_00BCC0C0; 1 drivers
v00B85438_0 .net *"_s76", 0 0, L_00BCC168; 1 drivers
v00B85490_0 .net *"_s81", 0 0, L_00BBFD00; 1 drivers
v00B854E8_0 .net *"_s82", 0 0, L_00BCC248; 1 drivers
v00B85540_0 .net *"_s85", 0 0, L_00BBFC50; 1 drivers
v00B85598_0 .net *"_s86", 0 0, L_00BCC2F0; 1 drivers
v00B855F0_0 .net *"_s88", 0 0, L_00BCC360; 1 drivers
v00B85648_0 .net *"_s91", 0 0, L_00BBFD58; 1 drivers
v00B856A0_0 .net *"_s92", 0 0, L_00BCC408; 1 drivers
v00B856F8_0 .net *"_s97", 0 0, L_00BBFDB0; 1 drivers
v00B85750_0 .net *"_s98", 0 0, L_00BCC2B8; 1 drivers
E_00AD3240 .event posedge, v00B83BF8_0;
E_00AD3400 .event negedge, v00B82990_0;
E_00AD3540 .event posedge, v00B82990_0;
L_00BBFD00 .part v00B83018_0, 2, 1;
L_00BBFC50 .part v00B83018_0, 1, 1;
L_00BBFD58 .part v00B83018_0, 0, 1;
L_00BBFDB0 .part v00B83018_0, 2, 1;
L_00BBFE08 .part v00B83018_0, 1, 1;
L_00BBFE60 .part v00B83018_0, 0, 1;
L_00BBFEB8 .part v00B83018_0, 2, 1;
L_00BBFF10 .part v00B83018_0, 1, 1;
L_00BBFF68 .part v00B83018_0, 0, 1;
L_00BBFFC0 .part v00B83018_0, 2, 1;
L_00BC0018 .part v00B83018_0, 1, 1;
L_00BC0070 .part v00B83018_0, 0, 1;
L_00BC00C8 .part v00B83018_0, 2, 1;
L_00BC0120 .part v00B83018_0, 1, 1;
L_00BC0178 .part v00B83018_0, 0, 1;
L_00BC01D0 .part v00B83018_0, 6, 1;
L_00BC0228 .part v00B83018_0, 5, 1;
L_00BC0280 .part v00B83018_0, 4, 1;
L_00BC02D8 .part v00B83018_0, 6, 1;
L_00BC0388 .part v00B83018_0, 5, 1;
L_00BC0330 .part v00B83018_0, 4, 1;
L_00BC03E0 .part v00B83018_0, 9, 1;
S_00AD6258 .scope task, "Burst_decode" "Burst_decode" 8 1042, 8 1042, S_00AD4D18;
 .timescale -9 -10;
TD_wb_sdram_ctrl_tb.MEM0.Burst_decode ;
    %load/v 8, v00A9E628_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %set/v v00A9E628_0, 8, 9;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v00B83018_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 1;
T_0.1 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/v 8, v00B829E8_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %set/v v00B82AF0_0, 8, 9;
    %jmp T_0.3;
T_0.2 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v00B83018_0, 1;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 1;
T_0.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_0.6, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.8, 4;
    %load/x1p 8, v00A9E628_0, 1;
    %jmp T_0.9;
T_0.8 ;
    %mov 8, 2, 1;
T_0.9 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.10, 4;
    %load/x1p 9, v00B82A98_0, 1;
    %jmp T_0.11;
T_0.10 ;
    %mov 9, 2, 1;
T_0.11 ;
; Save base=9 wid=1 in lookaside.
    %xor 8, 9, 1;
    %ix/load 0, 2, 0;
    %set/x0 v00B82AF0_0, 8, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.12, 4;
    %load/x1p 8, v00A9E628_0, 1;
    %jmp T_0.13;
T_0.12 ;
    %mov 8, 2, 1;
T_0.13 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.14, 4;
    %load/x1p 9, v00B82A98_0, 1;
    %jmp T_0.15;
T_0.14 ;
    %mov 9, 2, 1;
T_0.15 ;
; Save base=9 wid=1 in lookaside.
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %set/x0 v00B82AF0_0, 8, 1;
    %load/v 8, v00A9E628_0, 1; Only need 1 of 9 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v00B82A98_0, 1; Only need 1 of 9 bits
; Save base=9 wid=1 in lookaside.
    %xor 8, 9, 1;
    %ix/load 0, 0, 0;
    %set/x0 v00B82AF0_0, 8, 1;
T_0.6 ;
T_0.3 ;
    %load/v 8, v00A9E578_0, 1;
    %jmp/0xz  T_0.16, 8;
    %load/v 8, v00B82AF0_0, 1; Only need 1 of 9 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v00B829E8_0, 8, 1;
    %jmp T_0.17;
T_0.16 ;
    %load/v 8, v00A9E520_0, 1;
    %jmp/0xz  T_0.18, 8;
    %load/v 8, v00B82AF0_0, 2; Only need 2 of 9 bits
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v00B829E8_0, 8, 2;
    %jmp T_0.19;
T_0.18 ;
    %load/v 8, v00A9E1B0_0, 1;
    %jmp/0xz  T_0.20, 8;
    %load/v 8, v00B82AF0_0, 3; Only need 3 of 9 bits
; Save base=8 wid=3 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v00B829E8_0, 8, 3;
    %jmp T_0.21;
T_0.20 ;
    %load/v 8, v00B82AF0_0, 9;
    %set/v v00B829E8_0, 8, 9;
T_0.21 ;
T_0.19 ;
T_0.17 ;
    %load/v 8, v00B83D00_0, 1;
    %jmp/0xz  T_0.22, 8;
    %set/v v00B82C50_0, 0, 1;
T_0.22 ;
    %load/v 8, v00A9E5D0_0, 1;
    %jmp/0xz  T_0.24, 8;
    %movi 8, 1, 10;
    %load/v 18, v00A9E628_0, 9;
    %mov 27, 0, 1;
    %cmp/u 8, 18, 10;
    %or 5, 4, 1;
    %jmp/0xz  T_0.26, 5;
    %set/v v00B82C50_0, 0, 1;
    %set/v v00B82CA8_0, 0, 1;
T_0.26 ;
    %jmp T_0.25;
T_0.24 ;
    %load/v 8, v00A9E578_0, 1;
    %jmp/0xz  T_0.28, 8;
    %movi 8, 2, 10;
    %load/v 18, v00A9E628_0, 9;
    %mov 27, 0, 1;
    %cmp/u 8, 18, 10;
    %or 5, 4, 1;
    %jmp/0xz  T_0.30, 5;
    %set/v v00B82C50_0, 0, 1;
    %set/v v00B82CA8_0, 0, 1;
T_0.30 ;
    %jmp T_0.29;
T_0.28 ;
    %load/v 8, v00A9E520_0, 1;
    %jmp/0xz  T_0.32, 8;
    %movi 8, 4, 10;
    %load/v 18, v00A9E628_0, 9;
    %mov 27, 0, 1;
    %cmp/u 8, 18, 10;
    %or 5, 4, 1;
    %jmp/0xz  T_0.34, 5;
    %set/v v00B82C50_0, 0, 1;
    %set/v v00B82CA8_0, 0, 1;
T_0.34 ;
    %jmp T_0.33;
T_0.32 ;
    %load/v 8, v00A9E1B0_0, 1;
    %jmp/0xz  T_0.36, 8;
    %movi 8, 8, 10;
    %load/v 18, v00A9E628_0, 9;
    %mov 27, 0, 1;
    %cmp/u 8, 18, 10;
    %or 5, 4, 1;
    %jmp/0xz  T_0.38, 5;
    %set/v v00B82C50_0, 0, 1;
    %set/v v00B82CA8_0, 0, 1;
T_0.38 ;
T_0.36 ;
T_0.33 ;
T_0.29 ;
T_0.25 ;
    %end;
S_00AD5E18 .scope task, "get_byte" "get_byte" 8 1126, 8 1126, S_00AD4D18;
 .timescale -9 -10;
v00AF49A0_0 .var "addr", 31 0;
v00AF49F8_0 .var "bank", 1 0;
v00AF4A50_0 .var "data", 7 0;
v00AF4AA8_0 .var "short", 15 0;
TD_wb_sdram_ctrl_tb.MEM0.get_byte ;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.40, 4;
    %load/x1p 8, v00AF49A0_0, 2;
    %jmp T_1.41;
T_1.40 ;
    %mov 8, 2, 2;
T_1.41 ;
; Save base=8 wid=2 in lookaside.
    %set/v v00AF49F8_0, 8, 2;
    %load/v 8, v00AF49F8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.42, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.43, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.44, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_1.45, 6;
    %jmp T_1.46;
T_1.42 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.47, 4;
    %load/x1p 24, v00AF49A0_0, 22;
    %jmp T_1.48;
T_1.47 ;
    %mov 24, 2, 22;
T_1.48 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E838, 16;
    %set/v v00AF4AA8_0, 8, 16;
    %jmp T_1.46;
T_1.43 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.49, 4;
    %load/x1p 24, v00AF49A0_0, 22;
    %jmp T_1.50;
T_1.49 ;
    %mov 24, 2, 22;
T_1.50 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E7E0, 16;
    %set/v v00AF4AA8_0, 8, 16;
    %jmp T_1.46;
T_1.44 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.51, 4;
    %load/x1p 24, v00AF49A0_0, 22;
    %jmp T_1.52;
T_1.51 ;
    %mov 24, 2, 22;
T_1.52 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E788, 16;
    %set/v v00AF4AA8_0, 8, 16;
    %jmp T_1.46;
T_1.45 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.53, 4;
    %load/x1p 24, v00AF49A0_0, 22;
    %jmp T_1.54;
T_1.53 ;
    %mov 24, 2, 22;
T_1.54 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E730, 16;
    %set/v v00AF4AA8_0, 8, 16;
    %jmp T_1.46;
T_1.46 ;
    %load/v 8, v00AF49A0_0, 1; Only need 1 of 32 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_1.55, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.57, 4;
    %load/x1p 8, v00AF4AA8_0, 8;
    %jmp T_1.58;
T_1.57 ;
    %mov 8, 2, 8;
T_1.58 ;
; Save base=8 wid=8 in lookaside.
    %set/v v00AF4A50_0, 8, 8;
    %jmp T_1.56;
T_1.55 ;
    %load/v 8, v00AF4AA8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v00AF4A50_0, 8, 8;
T_1.56 ;
    %end;
S_00AD59D8 .scope task, "get_short" "get_short" 8 1197, 8 1197, S_00AD4D18;
 .timescale -9 -10;
v00AAFD00_0 .var "addr", 31 0;
v00AAFCA8_0 .var "bank", 1 0;
v00AAFC50_0 .var "data", 15 0;
v00AF4948_0 .var "short", 15 0;
TD_wb_sdram_ctrl_tb.MEM0.get_short ;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.59, 4;
    %load/x1p 8, v00AAFD00_0, 2;
    %jmp T_2.60;
T_2.59 ;
    %mov 8, 2, 2;
T_2.60 ;
; Save base=8 wid=2 in lookaside.
    %set/v v00AAFCA8_0, 8, 2;
    %load/v 8, v00AAFCA8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_2.61, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_2.62, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_2.63, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_2.64, 6;
    %jmp T_2.65;
T_2.61 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.66, 4;
    %load/x1p 24, v00AAFD00_0, 22;
    %jmp T_2.67;
T_2.66 ;
    %mov 24, 2, 22;
T_2.67 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E838, 16;
    %set/v v00AF4948_0, 8, 16;
    %jmp T_2.65;
T_2.62 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.68, 4;
    %load/x1p 24, v00AAFD00_0, 22;
    %jmp T_2.69;
T_2.68 ;
    %mov 24, 2, 22;
T_2.69 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E7E0, 16;
    %set/v v00AF4948_0, 8, 16;
    %jmp T_2.65;
T_2.63 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.70, 4;
    %load/x1p 24, v00AAFD00_0, 22;
    %jmp T_2.71;
T_2.70 ;
    %mov 24, 2, 22;
T_2.71 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E788, 16;
    %set/v v00AF4948_0, 8, 16;
    %jmp T_2.65;
T_2.64 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.72, 4;
    %load/x1p 24, v00AAFD00_0, 22;
    %jmp T_2.73;
T_2.72 ;
    %mov 24, 2, 22;
T_2.73 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E730, 16;
    %set/v v00AF4948_0, 8, 16;
    %jmp T_2.65;
T_2.65 ;
    %load/v 8, v00AF4948_0, 16;
    %set/v v00AAFC50_0, 8, 16;
    %end;
S_00AD5598 .scope task, "set_byte" "set_byte" 8 1156, 8 1156, S_00AD4D18;
 .timescale -9 -10;
v00AAFE60_0 .var "addr", 31 0;
v00AAFE08_0 .var "bank", 1 0;
v00AAFDB0_0 .var "data", 7 0;
v00AAFD58_0 .var "short", 15 0;
TD_wb_sdram_ctrl_tb.MEM0.set_byte ;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.74, 4;
    %load/x1p 8, v00AAFE60_0, 2;
    %jmp T_3.75;
T_3.74 ;
    %mov 8, 2, 2;
T_3.75 ;
; Save base=8 wid=2 in lookaside.
    %set/v v00AAFE08_0, 8, 2;
    %load/v 8, v00AAFE08_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_3.76, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_3.77, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_3.78, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_3.79, 6;
    %jmp T_3.80;
T_3.76 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.81, 4;
    %load/x1p 24, v00AAFE60_0, 22;
    %jmp T_3.82;
T_3.81 ;
    %mov 24, 2, 22;
T_3.82 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E838, 16;
    %set/v v00AAFD58_0, 8, 16;
    %jmp T_3.80;
T_3.77 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.83, 4;
    %load/x1p 24, v00AAFE60_0, 22;
    %jmp T_3.84;
T_3.83 ;
    %mov 24, 2, 22;
T_3.84 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E7E0, 16;
    %set/v v00AAFD58_0, 8, 16;
    %jmp T_3.80;
T_3.78 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.85, 4;
    %load/x1p 24, v00AAFE60_0, 22;
    %jmp T_3.86;
T_3.85 ;
    %mov 24, 2, 22;
T_3.86 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E788, 16;
    %set/v v00AAFD58_0, 8, 16;
    %jmp T_3.80;
T_3.79 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.87, 4;
    %load/x1p 24, v00AAFE60_0, 22;
    %jmp T_3.88;
T_3.87 ;
    %mov 24, 2, 22;
T_3.88 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E730, 16;
    %set/v v00AAFD58_0, 8, 16;
    %jmp T_3.80;
T_3.80 ;
    %load/v 8, v00AAFE60_0, 1; Only need 1 of 32 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_3.89, 8;
    %load/v 8, v00AAFDB0_0, 8;
    %ix/load 0, 8, 0;
    %set/x0 v00AAFD58_0, 8, 8;
    %jmp T_3.90;
T_3.89 ;
    %load/v 8, v00AAFDB0_0, 8;
    %ix/load 0, 0, 0;
    %set/x0 v00AAFD58_0, 8, 8;
T_3.90 ;
    %load/v 8, v00AAFE08_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_3.91, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_3.92, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_3.93, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_3.94, 6;
    %jmp T_3.95;
T_3.91 ;
    %load/v 8, v00AAFD58_0, 16;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.96, 4;
    %load/x1p 24, v00AAFE60_0, 22;
    %jmp T_3.97;
T_3.96 ;
    %mov 24, 2, 22;
T_3.97 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E838, 8, 16;
t_0 ;
    %jmp T_3.95;
T_3.92 ;
    %load/v 8, v00AAFD58_0, 16;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.98, 4;
    %load/x1p 24, v00AAFE60_0, 22;
    %jmp T_3.99;
T_3.98 ;
    %mov 24, 2, 22;
T_3.99 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E7E0, 8, 16;
t_1 ;
    %jmp T_3.95;
T_3.93 ;
    %load/v 8, v00AAFD58_0, 16;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.100, 4;
    %load/x1p 24, v00AAFE60_0, 22;
    %jmp T_3.101;
T_3.100 ;
    %mov 24, 2, 22;
T_3.101 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E788, 8, 16;
t_2 ;
    %jmp T_3.95;
T_3.94 ;
    %load/v 8, v00AAFD58_0, 16;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.102, 4;
    %load/x1p 24, v00AAFE60_0, 22;
    %jmp T_3.103;
T_3.102 ;
    %mov 24, 2, 22;
T_3.103 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E730, 8, 16;
t_3 ;
    %jmp T_3.95;
T_3.95 ;
    %end;
S_00AD5158 .scope task, "set_short" "set_short" 8 1221, 8 1221, S_00AD4D18;
 .timescale -9 -10;
v00AAFF68_0 .var "addr", 31 0;
v00AAFF10_0 .var "bank", 1 0;
v00AAFEB8_0 .var "data", 15 0;
TD_wb_sdram_ctrl_tb.MEM0.set_short ;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.104, 4;
    %load/x1p 8, v00AAFF68_0, 2;
    %jmp T_4.105;
T_4.104 ;
    %mov 8, 2, 2;
T_4.105 ;
; Save base=8 wid=2 in lookaside.
    %set/v v00AAFF10_0, 8, 2;
    %load/v 8, v00AAFF10_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_4.106, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_4.107, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.108, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_4.109, 6;
    %jmp T_4.110;
T_4.106 ;
    %load/v 8, v00AAFEB8_0, 16;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.111, 4;
    %load/x1p 24, v00AAFF68_0, 22;
    %jmp T_4.112;
T_4.111 ;
    %mov 24, 2, 22;
T_4.112 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E838, 8, 16;
t_4 ;
    %jmp T_4.110;
T_4.107 ;
    %load/v 8, v00AAFEB8_0, 16;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.113, 4;
    %load/x1p 24, v00AAFF68_0, 22;
    %jmp T_4.114;
T_4.113 ;
    %mov 24, 2, 22;
T_4.114 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E7E0, 8, 16;
t_5 ;
    %jmp T_4.110;
T_4.108 ;
    %load/v 8, v00AAFEB8_0, 16;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.115, 4;
    %load/x1p 24, v00AAFF68_0, 22;
    %jmp T_4.116;
T_4.115 ;
    %mov 24, 2, 22;
T_4.116 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E788, 8, 16;
t_6 ;
    %jmp T_4.110;
T_4.109 ;
    %load/v 8, v00AAFEB8_0, 16;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.117, 4;
    %load/x1p 24, v00AAFF68_0, 22;
    %jmp T_4.118;
T_4.117 ;
    %mov 24, 2, 22;
T_4.118 ;
; Save base=24 wid=22 in lookaside.
    %ix/get 3, 24, 22;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E730, 8, 16;
t_7 ;
    %jmp T_4.110;
T_4.110 ;
    %end;
S_00AD48D8 .scope begin, "Sim" "Sim" 2 35, 2 35, S_00AD4058;
 .timescale -9 -10;
S_00AD4498 .scope begin, "Safety_Net" "Safety_Net" 2 95, 2 95, S_00AD4058;
 .timescale -9 -10;
    .scope S_00B41818;
T_5 ;
    %set/v v00B9A628_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00B41818;
T_6 ;
    %wait E_00AD07C0;
    %load/v 8, v00B9A4C8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v00B9A680_0, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B9A628_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00B9A6D8_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B9A628_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v00B9A418_0, 1;
    %jmp/0xz  T_6.6, 8;
    %load/v 8, v00B9A520_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B9A628_0, 0, 8;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v00B9A578_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B9A628_0, 0, 8;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00B41790;
T_7 ;
    %set/v v00B9A2B8_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00B41790;
T_8 ;
    %wait E_00AD07A0;
    %load/v 8, v00B9A158_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v00B9A310_0, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B9A2B8_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00B9A368_0, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B9A2B8_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v00B9A0A8_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v00B9A1B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B9A2B8_0, 0, 8;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v00B9A208_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B9A2B8_0, 0, 8;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00B41708;
T_9 ;
    %set/v v00B99F48_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00B41708;
T_10 ;
    %wait E_00AD38C0;
    %load/v 8, v00B97D88_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v00B99FA0_0, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B99F48_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v00B99FF8_0, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B99F48_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v00B97CD8_0, 1;
    %jmp/0xz  T_10.6, 8;
    %load/v 8, v00B97DE0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B99F48_0, 0, 8;
    %jmp T_10.7;
T_10.6 ;
    %load/v 8, v00B99E98_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B99F48_0, 0, 8;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00B41680;
T_11 ;
    %set/v v00B97B78_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00B41680;
T_12 ;
    %wait E_00AD38C0;
    %load/v 8, v00B97A18_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v00B97BD0_0, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97B78_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v00B97C28_0, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97B78_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/v 8, v00B97968_0, 1;
    %jmp/0xz  T_12.6, 8;
    %load/v 8, v00B97A70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97B78_0, 0, 8;
    %jmp T_12.7;
T_12.6 ;
    %load/v 8, v00B97AC8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97B78_0, 0, 8;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00B415F8;
T_13 ;
    %set/v v00B97808_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_00B415F8;
T_14 ;
    %wait E_00AD38C0;
    %load/v 8, v00B976A8_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v00B97860_0, 1;
    %jmp/0xz  T_14.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97808_0, 0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v00B978B8_0, 1;
    %jmp/0xz  T_14.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97808_0, 0, 1;
    %jmp T_14.5;
T_14.4 ;
    %load/v 8, v00B975F8_0, 1;
    %jmp/0xz  T_14.6, 8;
    %load/v 8, v00B97700_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97808_0, 0, 8;
    %jmp T_14.7;
T_14.6 ;
    %load/v 8, v00B97758_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97808_0, 0, 8;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00B3F8C0;
T_15 ;
    %set/v v00B88A98_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_00B3F8C0;
T_16 ;
    %wait E_00AD38C0;
    %load/v 8, v00B88938_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v00B88AF0_0, 1;
    %jmp/0xz  T_16.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88A98_0, 0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v00B88B48_0, 1;
    %jmp/0xz  T_16.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88A98_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/v 8, v00B88888_0, 1;
    %jmp/0xz  T_16.6, 8;
    %load/v 8, v00B88990_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88A98_0, 0, 8;
    %jmp T_16.7;
T_16.6 ;
    %load/v 8, v00B889E8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88A98_0, 0, 8;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00B3F838;
T_17 ;
    %set/v v00B886F8_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_00B3F838;
T_18 ;
    %wait E_00AD38C0;
    %load/v 8, v00B88598_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v00B88750_0, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B886F8_0, 0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v00B887A8_0, 1;
    %jmp/0xz  T_18.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B886F8_0, 0, 1;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v00B884E8_0, 1;
    %jmp/0xz  T_18.6, 8;
    %load/v 8, v00B885F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B886F8_0, 0, 8;
    %jmp T_18.7;
T_18.6 ;
    %load/v 8, v00B88648_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B886F8_0, 0, 8;
T_18.7 ;
T_18.5 ;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00B3F7B0;
T_19 ;
    %set/v v00B88388_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_00B3F7B0;
T_20 ;
    %wait E_00AD38C0;
    %load/v 8, v00B88228_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v00B883E0_0, 1;
    %jmp/0xz  T_20.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88388_0, 0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/v 8, v00B88438_0, 1;
    %jmp/0xz  T_20.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88388_0, 0, 1;
    %jmp T_20.5;
T_20.4 ;
    %load/v 8, v00B88178_0, 1;
    %jmp/0xz  T_20.6, 8;
    %load/v 8, v00B88280_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88388_0, 0, 8;
    %jmp T_20.7;
T_20.6 ;
    %load/v 8, v00B882D8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88388_0, 0, 8;
T_20.7 ;
T_20.5 ;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00B3F728;
T_21 ;
    %set/v v00B88018_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_00B3F728;
T_22 ;
    %wait E_00AD38C0;
    %load/v 8, v00B87EB8_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v00B88070_0, 1;
    %jmp/0xz  T_22.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88018_0, 0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v00B880C8_0, 1;
    %jmp/0xz  T_22.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88018_0, 0, 1;
    %jmp T_22.5;
T_22.4 ;
    %load/v 8, v00B87E08_0, 1;
    %jmp/0xz  T_22.6, 8;
    %load/v 8, v00B87F10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88018_0, 0, 8;
    %jmp T_22.7;
T_22.6 ;
    %load/v 8, v00B87F68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B88018_0, 0, 8;
T_22.7 ;
T_22.5 ;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00B3F6A0;
T_23 ;
    %set/v v00B87CA8_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_00B3F6A0;
T_24 ;
    %wait E_00AD38C0;
    %load/v 8, v00B87B48_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v00B87D00_0, 1;
    %jmp/0xz  T_24.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87CA8_0, 0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v00B87D58_0, 1;
    %jmp/0xz  T_24.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87CA8_0, 0, 1;
    %jmp T_24.5;
T_24.4 ;
    %load/v 8, v00B87A98_0, 1;
    %jmp/0xz  T_24.6, 8;
    %load/v 8, v00B87BA0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87CA8_0, 0, 8;
    %jmp T_24.7;
T_24.6 ;
    %load/v 8, v00B87BF8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87CA8_0, 0, 8;
T_24.7 ;
T_24.5 ;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00B3F618;
T_25 ;
    %set/v v00B87938_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_00B3F618;
T_26 ;
    %wait E_00AD38C0;
    %load/v 8, v00B877A8_0, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v00B87990_0, 1;
    %jmp/0xz  T_26.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87938_0, 0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v00B879E8_0, 1;
    %jmp/0xz  T_26.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87938_0, 0, 1;
    %jmp T_26.5;
T_26.4 ;
    %load/v 8, v00B876F8_0, 1;
    %jmp/0xz  T_26.6, 8;
    %load/v 8, v00B87800_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87938_0, 0, 8;
    %jmp T_26.7;
T_26.6 ;
    %load/v 8, v00B87888_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87938_0, 0, 8;
T_26.7 ;
T_26.5 ;
T_26.3 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00B3F590;
T_27 ;
    %set/v v00B87598_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_00B3F590;
T_28 ;
    %wait E_00AD38C0;
    %load/v 8, v00B87438_0, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v00B875F0_0, 1;
    %jmp/0xz  T_28.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87598_0, 0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v00B87648_0, 1;
    %jmp/0xz  T_28.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87598_0, 0, 1;
    %jmp T_28.5;
T_28.4 ;
    %load/v 8, v00B87388_0, 1;
    %jmp/0xz  T_28.6, 8;
    %load/v 8, v00B87490_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87598_0, 0, 8;
    %jmp T_28.7;
T_28.6 ;
    %load/v 8, v00B874E8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87598_0, 0, 8;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00B3F508;
T_29 ;
    %set/v v00B87228_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_00B3F508;
T_30 ;
    %wait E_00AD38C0;
    %load/v 8, v00B870C8_0, 1;
    %jmp/0xz  T_30.0, 8;
    %load/v 8, v00B87280_0, 1;
    %jmp/0xz  T_30.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87228_0, 0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v00B872D8_0, 1;
    %jmp/0xz  T_30.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87228_0, 0, 1;
    %jmp T_30.5;
T_30.4 ;
    %load/v 8, v00B87018_0, 1;
    %jmp/0xz  T_30.6, 8;
    %load/v 8, v00B87120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87228_0, 0, 8;
    %jmp T_30.7;
T_30.6 ;
    %load/v 8, v00B87178_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B87228_0, 0, 8;
T_30.7 ;
T_30.5 ;
T_30.3 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00B3F480;
T_31 ;
    %set/v v00B86EB8_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_00B3F480;
T_32 ;
    %wait E_00AD38C0;
    %load/v 8, v00B86D58_0, 1;
    %jmp/0xz  T_32.0, 8;
    %load/v 8, v00B86F10_0, 1;
    %jmp/0xz  T_32.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86EB8_0, 0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/v 8, v00B86F68_0, 1;
    %jmp/0xz  T_32.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86EB8_0, 0, 1;
    %jmp T_32.5;
T_32.4 ;
    %load/v 8, v00B86CA8_0, 1;
    %jmp/0xz  T_32.6, 8;
    %load/v 8, v00B86DB0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86EB8_0, 0, 8;
    %jmp T_32.7;
T_32.6 ;
    %load/v 8, v00B86E08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86EB8_0, 0, 8;
T_32.7 ;
T_32.5 ;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00B3F3F8;
T_33 ;
    %set/v v00B86B48_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_00B3F3F8;
T_34 ;
    %wait E_00AD38C0;
    %load/v 8, v00B869E8_0, 1;
    %jmp/0xz  T_34.0, 8;
    %load/v 8, v00B86BA0_0, 1;
    %jmp/0xz  T_34.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86B48_0, 0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/v 8, v00B86BF8_0, 1;
    %jmp/0xz  T_34.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86B48_0, 0, 1;
    %jmp T_34.5;
T_34.4 ;
    %load/v 8, v00B86938_0, 1;
    %jmp/0xz  T_34.6, 8;
    %load/v 8, v00B86A40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86B48_0, 0, 8;
    %jmp T_34.7;
T_34.6 ;
    %load/v 8, v00B86A98_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86B48_0, 0, 8;
T_34.7 ;
T_34.5 ;
T_34.3 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_00B3F370;
T_35 ;
    %set/v v00B867A8_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_00B3F370;
T_36 ;
    %wait E_00AD38C0;
    %load/v 8, v00B86648_0, 1;
    %jmp/0xz  T_36.0, 8;
    %load/v 8, v00B86800_0, 1;
    %jmp/0xz  T_36.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B867A8_0, 0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/v 8, v00B86888_0, 1;
    %jmp/0xz  T_36.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B867A8_0, 0, 1;
    %jmp T_36.5;
T_36.4 ;
    %load/v 8, v00B86598_0, 1;
    %jmp/0xz  T_36.6, 8;
    %load/v 8, v00B866A0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B867A8_0, 0, 8;
    %jmp T_36.7;
T_36.6 ;
    %load/v 8, v00B866F8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B867A8_0, 0, 8;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00B3F2E8;
T_37 ;
    %set/v v00B86438_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_00B3F2E8;
T_38 ;
    %wait E_00AD38C0;
    %load/v 8, v00B862D8_0, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v00B86490_0, 1;
    %jmp/0xz  T_38.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86438_0, 0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v00B864E8_0, 1;
    %jmp/0xz  T_38.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86438_0, 0, 1;
    %jmp T_38.5;
T_38.4 ;
    %load/v 8, v00B86228_0, 1;
    %jmp/0xz  T_38.6, 8;
    %load/v 8, v00B86330_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86438_0, 0, 8;
    %jmp T_38.7;
T_38.6 ;
    %load/v 8, v00B86388_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B86438_0, 0, 8;
T_38.7 ;
T_38.5 ;
T_38.3 ;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_00B3ED98;
T_39 ;
    %set/v v00B860C8_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_00B3ED98;
T_40 ;
    %wait E_00AD38C0;
    %load/v 8, v00B85F68_0, 1;
    %jmp/0xz  T_40.0, 8;
    %load/v 8, v00B86120_0, 1;
    %jmp/0xz  T_40.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B860C8_0, 0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/v 8, v00B86178_0, 1;
    %jmp/0xz  T_40.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B860C8_0, 0, 1;
    %jmp T_40.5;
T_40.4 ;
    %load/v 8, v00B85EB8_0, 1;
    %jmp/0xz  T_40.6, 8;
    %load/v 8, v00B85FC0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B860C8_0, 0, 8;
    %jmp T_40.7;
T_40.6 ;
    %load/v 8, v00B86018_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B860C8_0, 0, 8;
T_40.7 ;
T_40.5 ;
T_40.3 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00AD7D70;
T_41 ;
    %set/v v00B85D58_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_00AD7D70;
T_42 ;
    %wait E_00AD38C0;
    %load/v 8, v00B85BF8_0, 1;
    %jmp/0xz  T_42.0, 8;
    %load/v 8, v00B85DB0_0, 1;
    %jmp/0xz  T_42.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B85D58_0, 0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/v 8, v00B85E08_0, 1;
    %jmp/0xz  T_42.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B85D58_0, 0, 1;
    %jmp T_42.5;
T_42.4 ;
    %load/v 8, v00B85B48_0, 1;
    %jmp/0xz  T_42.6, 8;
    %load/v 8, v00B85C50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B85D58_0, 0, 8;
    %jmp T_42.7;
T_42.6 ;
    %load/v 8, v00B85CA8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B85D58_0, 0, 8;
T_42.7 ;
T_42.5 ;
T_42.3 ;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00AD6AD8;
T_43 ;
    %set/v v00B859E8_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_00AD6AD8;
T_44 ;
    %wait E_00AD38C0;
    %load/v 8, v00B85888_0, 1;
    %jmp/0xz  T_44.0, 8;
    %load/v 8, v00B85A40_0, 1;
    %jmp/0xz  T_44.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B859E8_0, 0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/v 8, v00B85A98_0, 1;
    %jmp/0xz  T_44.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B859E8_0, 0, 1;
    %jmp T_44.5;
T_44.4 ;
    %load/v 8, v00B857A8_0, 1;
    %jmp/0xz  T_44.6, 8;
    %load/v 8, v00B858E0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B859E8_0, 0, 8;
    %jmp T_44.7;
T_44.6 ;
    %load/v 8, v00B85938_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B859E8_0, 0, 8;
T_44.7 ;
T_44.5 ;
T_44.3 ;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_00B414E8;
T_45 ;
    %set/v v00B96890_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_00B414E8;
T_46 ;
    %wait E_00AD38C0;
    %load/v 8, v00B96730_0, 1;
    %jmp/0xz  T_46.0, 8;
    %load/v 8, v00B968E8_0, 1;
    %jmp/0xz  T_46.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96890_0, 0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/v 8, v00B96940_0, 1;
    %jmp/0xz  T_46.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96890_0, 0, 1;
    %jmp T_46.5;
T_46.4 ;
    %load/v 8, v00B96680_0, 1;
    %jmp/0xz  T_46.6, 8;
    %load/v 8, v00B96788_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96890_0, 0, 8;
    %jmp T_46.7;
T_46.6 ;
    %load/v 8, v00B967E0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96890_0, 0, 8;
T_46.7 ;
T_46.5 ;
T_46.3 ;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_00B41460;
T_47 ;
    %set/v v00B96520_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_00B41460;
T_48 ;
    %wait E_00AD38C0;
    %load/v 8, v00B963C0_0, 1;
    %jmp/0xz  T_48.0, 8;
    %load/v 8, v00B96578_0, 1;
    %jmp/0xz  T_48.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96520_0, 0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/v 8, v00B965D0_0, 1;
    %jmp/0xz  T_48.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96520_0, 0, 1;
    %jmp T_48.5;
T_48.4 ;
    %load/v 8, v00B96310_0, 1;
    %jmp/0xz  T_48.6, 8;
    %load/v 8, v00B96418_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96520_0, 0, 8;
    %jmp T_48.7;
T_48.6 ;
    %load/v 8, v00B96470_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96520_0, 0, 8;
T_48.7 ;
T_48.5 ;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_00B413D8;
T_49 ;
    %set/v v00B96158_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_00B413D8;
T_50 ;
    %wait E_00AD38C0;
    %load/v 8, v00B95FF8_0, 1;
    %jmp/0xz  T_50.0, 8;
    %load/v 8, v00B961B0_0, 1;
    %jmp/0xz  T_50.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96158_0, 0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/v 8, v00B96208_0, 1;
    %jmp/0xz  T_50.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96158_0, 0, 1;
    %jmp T_50.5;
T_50.4 ;
    %load/v 8, v00B95F48_0, 1;
    %jmp/0xz  T_50.6, 8;
    %load/v 8, v00B96050_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96158_0, 0, 8;
    %jmp T_50.7;
T_50.6 ;
    %load/v 8, v00B960A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B96158_0, 0, 8;
T_50.7 ;
T_50.5 ;
T_50.3 ;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_00B41350;
T_51 ;
    %set/v v00B95D30_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_00B41350;
T_52 ;
    %wait E_00AD38C0;
    %load/v 8, v00B95BD0_0, 1;
    %jmp/0xz  T_52.0, 8;
    %load/v 8, v00B95D88_0, 1;
    %jmp/0xz  T_52.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B95D30_0, 0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/v 8, v00B95DE0_0, 1;
    %jmp/0xz  T_52.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B95D30_0, 0, 1;
    %jmp T_52.5;
T_52.4 ;
    %load/v 8, v00B95B20_0, 1;
    %jmp/0xz  T_52.6, 8;
    %load/v 8, v00B95C28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B95D30_0, 0, 8;
    %jmp T_52.7;
T_52.6 ;
    %load/v 8, v00B95C80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B95D30_0, 0, 8;
T_52.7 ;
T_52.5 ;
T_52.3 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_00B412C8;
T_53 ;
    %set/v v00B95968_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_00B412C8;
T_54 ;
    %wait E_00AD38C0;
    %load/v 8, v00B95808_0, 1;
    %jmp/0xz  T_54.0, 8;
    %load/v 8, v00B959C0_0, 1;
    %jmp/0xz  T_54.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B95968_0, 0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/v 8, v00B95A18_0, 1;
    %jmp/0xz  T_54.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B95968_0, 0, 1;
    %jmp T_54.5;
T_54.4 ;
    %load/v 8, v00B95758_0, 1;
    %jmp/0xz  T_54.6, 8;
    %load/v 8, v00B95860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B95968_0, 0, 8;
    %jmp T_54.7;
T_54.6 ;
    %load/v 8, v00B958B8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B95968_0, 0, 8;
T_54.7 ;
T_54.5 ;
T_54.3 ;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_00B41240;
T_55 ;
    %set/v v00B955A0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_00B41240;
T_56 ;
    %wait E_00AD38C0;
    %load/v 8, v00B95440_0, 1;
    %jmp/0xz  T_56.0, 8;
    %load/v 8, v00B955F8_0, 1;
    %jmp/0xz  T_56.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B955A0_0, 0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/v 8, v00B95650_0, 1;
    %jmp/0xz  T_56.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B955A0_0, 0, 1;
    %jmp T_56.5;
T_56.4 ;
    %load/v 8, v00B95390_0, 1;
    %jmp/0xz  T_56.6, 8;
    %load/v 8, v00B95498_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B955A0_0, 0, 8;
    %jmp T_56.7;
T_56.6 ;
    %load/v 8, v00B954F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B955A0_0, 0, 8;
T_56.7 ;
T_56.5 ;
T_56.3 ;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_00B411B8;
T_57 ;
    %set/v v00B951D8_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_00B411B8;
T_58 ;
    %wait E_00AD38C0;
    %load/v 8, v00B95078_0, 1;
    %jmp/0xz  T_58.0, 8;
    %load/v 8, v00B95230_0, 1;
    %jmp/0xz  T_58.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B951D8_0, 0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/v 8, v00B95288_0, 1;
    %jmp/0xz  T_58.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B951D8_0, 0, 1;
    %jmp T_58.5;
T_58.4 ;
    %load/v 8, v00B94FC8_0, 1;
    %jmp/0xz  T_58.6, 8;
    %load/v 8, v00B950D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B951D8_0, 0, 8;
    %jmp T_58.7;
T_58.6 ;
    %load/v 8, v00B95128_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B951D8_0, 0, 8;
T_58.7 ;
T_58.5 ;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_00B41130;
T_59 ;
    %set/v v00B94E10_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_00B41130;
T_60 ;
    %wait E_00AD38C0;
    %load/v 8, v00B94CB0_0, 1;
    %jmp/0xz  T_60.0, 8;
    %load/v 8, v00B94E68_0, 1;
    %jmp/0xz  T_60.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94E10_0, 0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/v 8, v00B94EC0_0, 1;
    %jmp/0xz  T_60.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94E10_0, 0, 1;
    %jmp T_60.5;
T_60.4 ;
    %load/v 8, v00B94C00_0, 1;
    %jmp/0xz  T_60.6, 8;
    %load/v 8, v00B94D08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94E10_0, 0, 8;
    %jmp T_60.7;
T_60.6 ;
    %load/v 8, v00B94D60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94E10_0, 0, 8;
T_60.7 ;
T_60.5 ;
T_60.3 ;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_00B410A8;
T_61 ;
    %set/v v00B94A48_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_00B410A8;
T_62 ;
    %wait E_00AD38C0;
    %load/v 8, v00B948E8_0, 1;
    %jmp/0xz  T_62.0, 8;
    %load/v 8, v00B94AA0_0, 1;
    %jmp/0xz  T_62.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94A48_0, 0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/v 8, v00B94AF8_0, 1;
    %jmp/0xz  T_62.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94A48_0, 0, 1;
    %jmp T_62.5;
T_62.4 ;
    %load/v 8, v00B94838_0, 1;
    %jmp/0xz  T_62.6, 8;
    %load/v 8, v00B94940_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94A48_0, 0, 8;
    %jmp T_62.7;
T_62.6 ;
    %load/v 8, v00B94998_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94A48_0, 0, 8;
T_62.7 ;
T_62.5 ;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_00B41020;
T_63 ;
    %set/v v00B94680_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_00B41020;
T_64 ;
    %wait E_00AD38C0;
    %load/v 8, v00B94520_0, 1;
    %jmp/0xz  T_64.0, 8;
    %load/v 8, v00B946D8_0, 1;
    %jmp/0xz  T_64.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94680_0, 0, 0;
    %jmp T_64.3;
T_64.2 ;
    %load/v 8, v00B94730_0, 1;
    %jmp/0xz  T_64.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94680_0, 0, 1;
    %jmp T_64.5;
T_64.4 ;
    %load/v 8, v00B94470_0, 1;
    %jmp/0xz  T_64.6, 8;
    %load/v 8, v00B94578_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94680_0, 0, 8;
    %jmp T_64.7;
T_64.6 ;
    %load/v 8, v00B945D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B94680_0, 0, 8;
T_64.7 ;
T_64.5 ;
T_64.3 ;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_00B40F98;
T_65 ;
    %set/v v00B942B8_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_00B40F98;
T_66 ;
    %wait E_00AD38C0;
    %load/v 8, v00B94158_0, 1;
    %jmp/0xz  T_66.0, 8;
    %load/v 8, v00B94310_0, 1;
    %jmp/0xz  T_66.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B942B8_0, 0, 0;
    %jmp T_66.3;
T_66.2 ;
    %load/v 8, v00B94368_0, 1;
    %jmp/0xz  T_66.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B942B8_0, 0, 1;
    %jmp T_66.5;
T_66.4 ;
    %load/v 8, v00B940A8_0, 1;
    %jmp/0xz  T_66.6, 8;
    %load/v 8, v00B941B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B942B8_0, 0, 8;
    %jmp T_66.7;
T_66.6 ;
    %load/v 8, v00B94208_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B942B8_0, 0, 8;
T_66.7 ;
T_66.5 ;
T_66.3 ;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_00B40F10;
T_67 ;
    %set/v v00B93EF0_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_00B40F10;
T_68 ;
    %wait E_00AD38C0;
    %load/v 8, v00B92720_0, 1;
    %jmp/0xz  T_68.0, 8;
    %load/v 8, v00B93F48_0, 1;
    %jmp/0xz  T_68.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B93EF0_0, 0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/v 8, v00B93FA0_0, 1;
    %jmp/0xz  T_68.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B93EF0_0, 0, 1;
    %jmp T_68.5;
T_68.4 ;
    %load/v 8, v00B92670_0, 1;
    %jmp/0xz  T_68.6, 8;
    %load/v 8, v00B92778_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B93EF0_0, 0, 8;
    %jmp T_68.7;
T_68.6 ;
    %load/v 8, v00B927D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B93EF0_0, 0, 8;
T_68.7 ;
T_68.5 ;
T_68.3 ;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_00B40E88;
T_69 ;
    %set/v v00B924B8_0, 0, 1;
    %end;
    .thread T_69;
    .scope S_00B40E88;
T_70 ;
    %wait E_00AD38C0;
    %load/v 8, v00B92358_0, 1;
    %jmp/0xz  T_70.0, 8;
    %load/v 8, v00B92510_0, 1;
    %jmp/0xz  T_70.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B924B8_0, 0, 0;
    %jmp T_70.3;
T_70.2 ;
    %load/v 8, v00B92568_0, 1;
    %jmp/0xz  T_70.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B924B8_0, 0, 1;
    %jmp T_70.5;
T_70.4 ;
    %load/v 8, v00B922A8_0, 1;
    %jmp/0xz  T_70.6, 8;
    %load/v 8, v00B923B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B924B8_0, 0, 8;
    %jmp T_70.7;
T_70.6 ;
    %load/v 8, v00B92408_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B924B8_0, 0, 8;
T_70.7 ;
T_70.5 ;
T_70.3 ;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_00B40E00;
T_71 ;
    %set/v v00B920F0_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_00B40E00;
T_72 ;
    %wait E_00AD38C0;
    %load/v 8, v00B91F90_0, 1;
    %jmp/0xz  T_72.0, 8;
    %load/v 8, v00B92148_0, 1;
    %jmp/0xz  T_72.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B920F0_0, 0, 0;
    %jmp T_72.3;
T_72.2 ;
    %load/v 8, v00B921A0_0, 1;
    %jmp/0xz  T_72.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B920F0_0, 0, 1;
    %jmp T_72.5;
T_72.4 ;
    %load/v 8, v00B91EE0_0, 1;
    %jmp/0xz  T_72.6, 8;
    %load/v 8, v00B91FE8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B920F0_0, 0, 8;
    %jmp T_72.7;
T_72.6 ;
    %load/v 8, v00B92040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B920F0_0, 0, 8;
T_72.7 ;
T_72.5 ;
T_72.3 ;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_00B40D78;
T_73 ;
    %set/v v00B91D28_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_00B40D78;
T_74 ;
    %wait E_00AD38C0;
    %load/v 8, v00B91BC8_0, 1;
    %jmp/0xz  T_74.0, 8;
    %load/v 8, v00B91D80_0, 1;
    %jmp/0xz  T_74.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91D28_0, 0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/v 8, v00B91DD8_0, 1;
    %jmp/0xz  T_74.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91D28_0, 0, 1;
    %jmp T_74.5;
T_74.4 ;
    %load/v 8, v00B91B18_0, 1;
    %jmp/0xz  T_74.6, 8;
    %load/v 8, v00B91C20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91D28_0, 0, 8;
    %jmp T_74.7;
T_74.6 ;
    %load/v 8, v00B91C78_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91D28_0, 0, 8;
T_74.7 ;
T_74.5 ;
T_74.3 ;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_00B40CF0;
T_75 ;
    %set/v v00B91960_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_00B40CF0;
T_76 ;
    %wait E_00AD38C0;
    %load/v 8, v00B91800_0, 1;
    %jmp/0xz  T_76.0, 8;
    %load/v 8, v00B919B8_0, 1;
    %jmp/0xz  T_76.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91960_0, 0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/v 8, v00B91A10_0, 1;
    %jmp/0xz  T_76.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91960_0, 0, 1;
    %jmp T_76.5;
T_76.4 ;
    %load/v 8, v00B91750_0, 1;
    %jmp/0xz  T_76.6, 8;
    %load/v 8, v00B91858_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91960_0, 0, 8;
    %jmp T_76.7;
T_76.6 ;
    %load/v 8, v00B918B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91960_0, 0, 8;
T_76.7 ;
T_76.5 ;
T_76.3 ;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_00B40C68;
T_77 ;
    %set/v v00B91598_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_00B40C68;
T_78 ;
    %wait E_00AD38C0;
    %load/v 8, v00B91438_0, 1;
    %jmp/0xz  T_78.0, 8;
    %load/v 8, v00B915F0_0, 1;
    %jmp/0xz  T_78.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91598_0, 0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/v 8, v00B91648_0, 1;
    %jmp/0xz  T_78.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91598_0, 0, 1;
    %jmp T_78.5;
T_78.4 ;
    %load/v 8, v00B91388_0, 1;
    %jmp/0xz  T_78.6, 8;
    %load/v 8, v00B91490_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91598_0, 0, 8;
    %jmp T_78.7;
T_78.6 ;
    %load/v 8, v00B914E8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B91598_0, 0, 8;
T_78.7 ;
T_78.5 ;
T_78.3 ;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_00B40BE0;
T_79 ;
    %set/v v00B911D0_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_00B40BE0;
T_80 ;
    %wait E_00AD38C0;
    %load/v 8, v00B91070_0, 1;
    %jmp/0xz  T_80.0, 8;
    %load/v 8, v00B91228_0, 1;
    %jmp/0xz  T_80.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B911D0_0, 0, 0;
    %jmp T_80.3;
T_80.2 ;
    %load/v 8, v00B91280_0, 1;
    %jmp/0xz  T_80.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B911D0_0, 0, 1;
    %jmp T_80.5;
T_80.4 ;
    %load/v 8, v00B90FC0_0, 1;
    %jmp/0xz  T_80.6, 8;
    %load/v 8, v00B910C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B911D0_0, 0, 8;
    %jmp T_80.7;
T_80.6 ;
    %load/v 8, v00B91120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B911D0_0, 0, 8;
T_80.7 ;
T_80.5 ;
T_80.3 ;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_00B40B58;
T_81 ;
    %set/v v00B90E60_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_00B40B58;
T_82 ;
    %set/v v00B90EB8_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_00B40B58;
T_83 ;
    %wait E_00AD0080;
    %load/v 8, v00B90F10_0, 1;
    %jmp/0xz  T_83.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90E60_0, 0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/v 8, v00B90F68_0, 1;
    %jmp/0xz  T_83.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90E60_0, 0, 1;
    %jmp T_83.3;
T_83.2 ;
    %load/v 8, v00B90DB0_0, 1;
    %jmp/0xz  T_83.4, 8;
    %load/v 8, v00B90E08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90E60_0, 0, 8;
T_83.4 ;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_00B40B58;
T_84 ;
    %wait E_00AD3E60;
    %load/v 8, v00B90F10_0, 1;
    %jmp/0xz  T_84.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90EB8_0, 0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/v 8, v00B90F68_0, 1;
    %jmp/0xz  T_84.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90EB8_0, 0, 1;
    %jmp T_84.3;
T_84.2 ;
    %load/v 8, v00B90DB0_0, 1;
    %jmp/0xz  T_84.4, 8;
    %load/v 8, v00B90E08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90EB8_0, 0, 8;
T_84.4 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_00B40AD0;
T_85 ;
    %set/v v00B90BA0_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_00B40AD0;
T_86 ;
    %set/v v00B90BF8_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_00B40AD0;
T_87 ;
    %wait E_00AD0080;
    %load/v 8, v00B90C50_0, 1;
    %jmp/0xz  T_87.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90BA0_0, 0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/v 8, v00B90CA8_0, 1;
    %jmp/0xz  T_87.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90BA0_0, 0, 1;
    %jmp T_87.3;
T_87.2 ;
    %load/v 8, v00B90AF0_0, 1;
    %jmp/0xz  T_87.4, 8;
    %load/v 8, v00B90B48_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90BA0_0, 0, 8;
T_87.4 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_00B40AD0;
T_88 ;
    %wait E_00AD3E60;
    %load/v 8, v00B90C50_0, 1;
    %jmp/0xz  T_88.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90BF8_0, 0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/v 8, v00B90CA8_0, 1;
    %jmp/0xz  T_88.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90BF8_0, 0, 1;
    %jmp T_88.3;
T_88.2 ;
    %load/v 8, v00B90AF0_0, 1;
    %jmp/0xz  T_88.4, 8;
    %load/v 8, v00B90B48_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90BF8_0, 0, 8;
T_88.4 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_00B40A48;
T_89 ;
    %set/v v00B908E0_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_00B40A48;
T_90 ;
    %set/v v00B90938_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_00B40A48;
T_91 ;
    %wait E_00AD0080;
    %load/v 8, v00B90990_0, 1;
    %jmp/0xz  T_91.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B908E0_0, 0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/v 8, v00B909E8_0, 1;
    %jmp/0xz  T_91.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B908E0_0, 0, 1;
    %jmp T_91.3;
T_91.2 ;
    %load/v 8, v00B907D0_0, 1;
    %jmp/0xz  T_91.4, 8;
    %load/v 8, v00B90888_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B908E0_0, 0, 8;
T_91.4 ;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_00B40A48;
T_92 ;
    %wait E_00AD3E60;
    %load/v 8, v00B90990_0, 1;
    %jmp/0xz  T_92.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90938_0, 0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/v 8, v00B909E8_0, 1;
    %jmp/0xz  T_92.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90938_0, 0, 1;
    %jmp T_92.3;
T_92.2 ;
    %load/v 8, v00B907D0_0, 1;
    %jmp/0xz  T_92.4, 8;
    %load/v 8, v00B90888_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90938_0, 0, 8;
T_92.4 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_00B409C0;
T_93 ;
    %set/v v00B905C0_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_00B409C0;
T_94 ;
    %set/v v00B90618_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_00B409C0;
T_95 ;
    %wait E_00AD0080;
    %load/v 8, v00B90670_0, 1;
    %jmp/0xz  T_95.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B905C0_0, 0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/v 8, v00B906C8_0, 1;
    %jmp/0xz  T_95.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B905C0_0, 0, 1;
    %jmp T_95.3;
T_95.2 ;
    %load/v 8, v00B90510_0, 1;
    %jmp/0xz  T_95.4, 8;
    %load/v 8, v00B90568_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B905C0_0, 0, 8;
T_95.4 ;
T_95.3 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_00B409C0;
T_96 ;
    %wait E_00AD3E60;
    %load/v 8, v00B90670_0, 1;
    %jmp/0xz  T_96.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90618_0, 0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/v 8, v00B906C8_0, 1;
    %jmp/0xz  T_96.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90618_0, 0, 1;
    %jmp T_96.3;
T_96.2 ;
    %load/v 8, v00B90510_0, 1;
    %jmp/0xz  T_96.4, 8;
    %load/v 8, v00B90568_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90618_0, 0, 8;
T_96.4 ;
T_96.3 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_00B40938;
T_97 ;
    %set/v v00B90300_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_00B40938;
T_98 ;
    %set/v v00B90358_0, 0, 1;
    %end;
    .thread T_98;
    .scope S_00B40938;
T_99 ;
    %wait E_00AD0080;
    %load/v 8, v00B903B0_0, 1;
    %jmp/0xz  T_99.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90300_0, 0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/v 8, v00B90408_0, 1;
    %jmp/0xz  T_99.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90300_0, 0, 1;
    %jmp T_99.3;
T_99.2 ;
    %load/v 8, v00B90250_0, 1;
    %jmp/0xz  T_99.4, 8;
    %load/v 8, v00B902A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90300_0, 0, 8;
T_99.4 ;
T_99.3 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_00B40938;
T_100 ;
    %wait E_00AD3E60;
    %load/v 8, v00B903B0_0, 1;
    %jmp/0xz  T_100.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90358_0, 0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/v 8, v00B90408_0, 1;
    %jmp/0xz  T_100.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90358_0, 0, 1;
    %jmp T_100.3;
T_100.2 ;
    %load/v 8, v00B90250_0, 1;
    %jmp/0xz  T_100.4, 8;
    %load/v 8, v00B902A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90358_0, 0, 8;
T_100.4 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_00B408B0;
T_101 ;
    %set/v v00B90040_0, 0, 1;
    %end;
    .thread T_101;
    .scope S_00B408B0;
T_102 ;
    %set/v v00B90098_0, 0, 1;
    %end;
    .thread T_102;
    .scope S_00B408B0;
T_103 ;
    %wait E_00AD0080;
    %load/v 8, v00B900F0_0, 1;
    %jmp/0xz  T_103.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90040_0, 0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/v 8, v00B90148_0, 1;
    %jmp/0xz  T_103.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90040_0, 0, 1;
    %jmp T_103.3;
T_103.2 ;
    %load/v 8, v00B8FF90_0, 1;
    %jmp/0xz  T_103.4, 8;
    %load/v 8, v00B8FFE8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90040_0, 0, 8;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_00B408B0;
T_104 ;
    %wait E_00AD3E60;
    %load/v 8, v00B900F0_0, 1;
    %jmp/0xz  T_104.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90098_0, 0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/v 8, v00B90148_0, 1;
    %jmp/0xz  T_104.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90098_0, 0, 1;
    %jmp T_104.3;
T_104.2 ;
    %load/v 8, v00B8FF90_0, 1;
    %jmp/0xz  T_104.4, 8;
    %load/v 8, v00B8FFE8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B90098_0, 0, 8;
T_104.4 ;
T_104.3 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_00B40828;
T_105 ;
    %set/v v00B8FD80_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_00B40828;
T_106 ;
    %set/v v00B8FDD8_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_00B40828;
T_107 ;
    %wait E_00AD0080;
    %load/v 8, v00B8FE30_0, 1;
    %jmp/0xz  T_107.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FD80_0, 0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/v 8, v00B8FE88_0, 1;
    %jmp/0xz  T_107.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FD80_0, 0, 1;
    %jmp T_107.3;
T_107.2 ;
    %load/v 8, v00B8FCD0_0, 1;
    %jmp/0xz  T_107.4, 8;
    %load/v 8, v00B8FD28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FD80_0, 0, 8;
T_107.4 ;
T_107.3 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_00B40828;
T_108 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8FE30_0, 1;
    %jmp/0xz  T_108.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FDD8_0, 0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/v 8, v00B8FE88_0, 1;
    %jmp/0xz  T_108.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FDD8_0, 0, 1;
    %jmp T_108.3;
T_108.2 ;
    %load/v 8, v00B8FCD0_0, 1;
    %jmp/0xz  T_108.4, 8;
    %load/v 8, v00B8FD28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FDD8_0, 0, 8;
T_108.4 ;
T_108.3 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_00B407A0;
T_109 ;
    %set/v v00B8FAC0_0, 0, 1;
    %end;
    .thread T_109;
    .scope S_00B407A0;
T_110 ;
    %set/v v00B8FB18_0, 0, 1;
    %end;
    .thread T_110;
    .scope S_00B407A0;
T_111 ;
    %wait E_00AD0080;
    %load/v 8, v00B8FB70_0, 1;
    %jmp/0xz  T_111.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FAC0_0, 0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/v 8, v00B8FBC8_0, 1;
    %jmp/0xz  T_111.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FAC0_0, 0, 1;
    %jmp T_111.3;
T_111.2 ;
    %load/v 8, v00B8FA10_0, 1;
    %jmp/0xz  T_111.4, 8;
    %load/v 8, v00B8FA68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FAC0_0, 0, 8;
T_111.4 ;
T_111.3 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_00B407A0;
T_112 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8FB70_0, 1;
    %jmp/0xz  T_112.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FB18_0, 0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/v 8, v00B8FBC8_0, 1;
    %jmp/0xz  T_112.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FB18_0, 0, 1;
    %jmp T_112.3;
T_112.2 ;
    %load/v 8, v00B8FA10_0, 1;
    %jmp/0xz  T_112.4, 8;
    %load/v 8, v00B8FA68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8FB18_0, 0, 8;
T_112.4 ;
T_112.3 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_00B40718;
T_113 ;
    %set/v v00B8F800_0, 0, 1;
    %end;
    .thread T_113;
    .scope S_00B40718;
T_114 ;
    %set/v v00B8F858_0, 0, 1;
    %end;
    .thread T_114;
    .scope S_00B40718;
T_115 ;
    %wait E_00AD0080;
    %load/v 8, v00B8F8B0_0, 1;
    %jmp/0xz  T_115.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F800_0, 0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/v 8, v00B8F908_0, 1;
    %jmp/0xz  T_115.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F800_0, 0, 1;
    %jmp T_115.3;
T_115.2 ;
    %load/v 8, v00B8F750_0, 1;
    %jmp/0xz  T_115.4, 8;
    %load/v 8, v00B8F7A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F800_0, 0, 8;
T_115.4 ;
T_115.3 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_00B40718;
T_116 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8F8B0_0, 1;
    %jmp/0xz  T_116.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F858_0, 0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/v 8, v00B8F908_0, 1;
    %jmp/0xz  T_116.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F858_0, 0, 1;
    %jmp T_116.3;
T_116.2 ;
    %load/v 8, v00B8F750_0, 1;
    %jmp/0xz  T_116.4, 8;
    %load/v 8, v00B8F7A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F858_0, 0, 8;
T_116.4 ;
T_116.3 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_00B40690;
T_117 ;
    %set/v v00B8F540_0, 0, 1;
    %end;
    .thread T_117;
    .scope S_00B40690;
T_118 ;
    %set/v v00B8F598_0, 0, 1;
    %end;
    .thread T_118;
    .scope S_00B40690;
T_119 ;
    %wait E_00AD0080;
    %load/v 8, v00B8F5F0_0, 1;
    %jmp/0xz  T_119.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F540_0, 0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/v 8, v00B8F648_0, 1;
    %jmp/0xz  T_119.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F540_0, 0, 1;
    %jmp T_119.3;
T_119.2 ;
    %load/v 8, v00B8F490_0, 1;
    %jmp/0xz  T_119.4, 8;
    %load/v 8, v00B8F4E8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F540_0, 0, 8;
T_119.4 ;
T_119.3 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_00B40690;
T_120 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8F5F0_0, 1;
    %jmp/0xz  T_120.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F598_0, 0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/v 8, v00B8F648_0, 1;
    %jmp/0xz  T_120.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F598_0, 0, 1;
    %jmp T_120.3;
T_120.2 ;
    %load/v 8, v00B8F490_0, 1;
    %jmp/0xz  T_120.4, 8;
    %load/v 8, v00B8F4E8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F598_0, 0, 8;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_00B40608;
T_121 ;
    %set/v v00B8F280_0, 0, 1;
    %end;
    .thread T_121;
    .scope S_00B40608;
T_122 ;
    %set/v v00B8F2D8_0, 0, 1;
    %end;
    .thread T_122;
    .scope S_00B40608;
T_123 ;
    %wait E_00AD0080;
    %load/v 8, v00B8F330_0, 1;
    %jmp/0xz  T_123.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F280_0, 0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/v 8, v00B8F388_0, 1;
    %jmp/0xz  T_123.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F280_0, 0, 1;
    %jmp T_123.3;
T_123.2 ;
    %load/v 8, v00B8F1D0_0, 1;
    %jmp/0xz  T_123.4, 8;
    %load/v 8, v00B8F228_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F280_0, 0, 8;
T_123.4 ;
T_123.3 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_00B40608;
T_124 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8F330_0, 1;
    %jmp/0xz  T_124.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F2D8_0, 0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/v 8, v00B8F388_0, 1;
    %jmp/0xz  T_124.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F2D8_0, 0, 1;
    %jmp T_124.3;
T_124.2 ;
    %load/v 8, v00B8F1D0_0, 1;
    %jmp/0xz  T_124.4, 8;
    %load/v 8, v00B8F228_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F2D8_0, 0, 8;
T_124.4 ;
T_124.3 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_00B40580;
T_125 ;
    %set/v v00B8EFC0_0, 0, 1;
    %end;
    .thread T_125;
    .scope S_00B40580;
T_126 ;
    %set/v v00B8F018_0, 0, 1;
    %end;
    .thread T_126;
    .scope S_00B40580;
T_127 ;
    %wait E_00AD0080;
    %load/v 8, v00B8F070_0, 1;
    %jmp/0xz  T_127.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8EFC0_0, 0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/v 8, v00B8F0C8_0, 1;
    %jmp/0xz  T_127.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8EFC0_0, 0, 1;
    %jmp T_127.3;
T_127.2 ;
    %load/v 8, v00B8EF10_0, 1;
    %jmp/0xz  T_127.4, 8;
    %load/v 8, v00B8EF68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8EFC0_0, 0, 8;
T_127.4 ;
T_127.3 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_00B40580;
T_128 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8F070_0, 1;
    %jmp/0xz  T_128.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F018_0, 0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/v 8, v00B8F0C8_0, 1;
    %jmp/0xz  T_128.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F018_0, 0, 1;
    %jmp T_128.3;
T_128.2 ;
    %load/v 8, v00B8EF10_0, 1;
    %jmp/0xz  T_128.4, 8;
    %load/v 8, v00B8EF68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8F018_0, 0, 8;
T_128.4 ;
T_128.3 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_00B404F8;
T_129 ;
    %set/v v00B8ED00_0, 0, 1;
    %end;
    .thread T_129;
    .scope S_00B404F8;
T_130 ;
    %set/v v00B8ED58_0, 0, 1;
    %end;
    .thread T_130;
    .scope S_00B404F8;
T_131 ;
    %wait E_00AD0080;
    %load/v 8, v00B8EDB0_0, 1;
    %jmp/0xz  T_131.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8ED00_0, 0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/v 8, v00B8EE08_0, 1;
    %jmp/0xz  T_131.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8ED00_0, 0, 1;
    %jmp T_131.3;
T_131.2 ;
    %load/v 8, v00B8EC50_0, 1;
    %jmp/0xz  T_131.4, 8;
    %load/v 8, v00B8ECA8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8ED00_0, 0, 8;
T_131.4 ;
T_131.3 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_00B404F8;
T_132 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8EDB0_0, 1;
    %jmp/0xz  T_132.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8ED58_0, 0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/v 8, v00B8EE08_0, 1;
    %jmp/0xz  T_132.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8ED58_0, 0, 1;
    %jmp T_132.3;
T_132.2 ;
    %load/v 8, v00B8EC50_0, 1;
    %jmp/0xz  T_132.4, 8;
    %load/v 8, v00B8ECA8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8ED58_0, 0, 8;
T_132.4 ;
T_132.3 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_00B40470;
T_133 ;
    %set/v v00B8EA40_0, 0, 1;
    %end;
    .thread T_133;
    .scope S_00B40470;
T_134 ;
    %set/v v00B8EA98_0, 0, 1;
    %end;
    .thread T_134;
    .scope S_00B40470;
T_135 ;
    %wait E_00AD0080;
    %load/v 8, v00B8EAF0_0, 1;
    %jmp/0xz  T_135.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8EA40_0, 0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/v 8, v00B8EB48_0, 1;
    %jmp/0xz  T_135.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8EA40_0, 0, 1;
    %jmp T_135.3;
T_135.2 ;
    %load/v 8, v00B8E990_0, 1;
    %jmp/0xz  T_135.4, 8;
    %load/v 8, v00B8E9E8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8EA40_0, 0, 8;
T_135.4 ;
T_135.3 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_00B40470;
T_136 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8EAF0_0, 1;
    %jmp/0xz  T_136.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8EA98_0, 0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/v 8, v00B8EB48_0, 1;
    %jmp/0xz  T_136.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8EA98_0, 0, 1;
    %jmp T_136.3;
T_136.2 ;
    %load/v 8, v00B8E990_0, 1;
    %jmp/0xz  T_136.4, 8;
    %load/v 8, v00B8E9E8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8EA98_0, 0, 8;
T_136.4 ;
T_136.3 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_00B403E8;
T_137 ;
    %set/v v00B8E720_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_00B403E8;
T_138 ;
    %set/v v00B8E778_0, 0, 1;
    %end;
    .thread T_138;
    .scope S_00B403E8;
T_139 ;
    %wait E_00AD0080;
    %load/v 8, v00B8E7D0_0, 1;
    %jmp/0xz  T_139.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E720_0, 0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/v 8, v00B8E888_0, 1;
    %jmp/0xz  T_139.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E720_0, 0, 1;
    %jmp T_139.3;
T_139.2 ;
    %load/v 8, v00B8E670_0, 1;
    %jmp/0xz  T_139.4, 8;
    %load/v 8, v00B8E6C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E720_0, 0, 8;
T_139.4 ;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_00B403E8;
T_140 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8E7D0_0, 1;
    %jmp/0xz  T_140.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E778_0, 0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/v 8, v00B8E888_0, 1;
    %jmp/0xz  T_140.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E778_0, 0, 1;
    %jmp T_140.3;
T_140.2 ;
    %load/v 8, v00B8E670_0, 1;
    %jmp/0xz  T_140.4, 8;
    %load/v 8, v00B8E6C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E778_0, 0, 8;
T_140.4 ;
T_140.3 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_00B40360;
T_141 ;
    %set/v v00B8E460_0, 0, 1;
    %end;
    .thread T_141;
    .scope S_00B40360;
T_142 ;
    %set/v v00B8E4B8_0, 0, 1;
    %end;
    .thread T_142;
    .scope S_00B40360;
T_143 ;
    %wait E_00AD0080;
    %load/v 8, v00B8E510_0, 1;
    %jmp/0xz  T_143.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E460_0, 0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/v 8, v00B8E568_0, 1;
    %jmp/0xz  T_143.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E460_0, 0, 1;
    %jmp T_143.3;
T_143.2 ;
    %load/v 8, v00B8E3B0_0, 1;
    %jmp/0xz  T_143.4, 8;
    %load/v 8, v00B8E408_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E460_0, 0, 8;
T_143.4 ;
T_143.3 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_00B40360;
T_144 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8E510_0, 1;
    %jmp/0xz  T_144.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E4B8_0, 0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/v 8, v00B8E568_0, 1;
    %jmp/0xz  T_144.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E4B8_0, 0, 1;
    %jmp T_144.3;
T_144.2 ;
    %load/v 8, v00B8E3B0_0, 1;
    %jmp/0xz  T_144.4, 8;
    %load/v 8, v00B8E408_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E4B8_0, 0, 8;
T_144.4 ;
T_144.3 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_00B402D8;
T_145 ;
    %set/v v00B972E0_0, 0, 1;
    %end;
    .thread T_145;
    .scope S_00B402D8;
T_146 ;
    %set/v v00B97128_0, 0, 1;
    %end;
    .thread T_146;
    .scope S_00B402D8;
T_147 ;
    %set/v v00B97180_0, 0, 1;
    %end;
    .thread T_147;
    .scope S_00B402D8;
T_148 ;
    %set/v v00B971D8_0, 0, 1;
    %end;
    .thread T_148;
    .scope S_00B402D8;
T_149 ;
    %set/v v00B97230_0, 0, 1;
    %end;
    .thread T_149;
    .scope S_00B402D8;
T_150 ;
    %set/v v00B97390_0, 1, 1;
    %end;
    .thread T_150;
    .scope S_00B402D8;
T_151 ;
    %set/v v00B973E8_0, 1, 1;
    %end;
    .thread T_151;
    .scope S_00B402D8;
T_152 ;
    %set/v v00B96D08_0, 1, 4;
    %end;
    .thread T_152;
    .scope S_00B402D8;
T_153 ;
    %set/v v00B96F18_0, 1, 2;
    %end;
    .thread T_153;
    .scope S_00B402D8;
T_154 ;
    %set/v v00B96F70_0, 0, 2;
    %end;
    .thread T_154;
    .scope S_00B402D8;
T_155 ;
    %wait E_00AD0080;
    %load/v 8, v00B97440_0, 1;
    %load/v 9, v00B97440_0, 1;
    %inv 8, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00B96F18_0, 20, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v00B96F70_0, 20, 0;
    %jmp T_155;
    .thread T_155;
    .scope S_00B402D8;
T_156 ;
    %wait E_00AD0080;
    %load/v 8, v00B97180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97230_0, 20, 8;
    %jmp T_156;
    .thread T_156;
    .scope S_00B402D8;
T_157 ;
    %wait E_00AD3E60;
    %load/v 8, v00B96CB0_0, 4;
    %inv 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00B96D08_0, 20, 8;
    %jmp T_157;
    .thread T_157;
    .scope S_00B402D8;
T_158 ;
    %wait E_00AD3E60;
    %load/v 8, v00B97338_0, 1;
    %jmp/0xz  T_158.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B973E8_0, 20, 1;
    %jmp T_158.1;
T_158.0 ;
    %load/v 8, v00B97440_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B973E8_0, 0, 8;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_00B402D8;
T_159 ;
    %wait E_00AD3E60;
    %load/v 8, v00B97338_0, 1;
    %jmp/0xz  T_159.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97390_0, 20, 1;
    %jmp T_159.1;
T_159.0 ;
    %load/v 8, v00B97440_0, 1;
    %inv 8, 1;
    %load/v 9, v00B973E8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97390_0, 20, 8;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_00B402D8;
T_160 ;
    %wait E_00AD3E60;
    %load/v 8, v00B96E10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00B96EC0_0, 20, 8;
    %jmp T_160;
    .thread T_160;
    .scope S_00B402D8;
T_161 ;
    %wait E_00AD3E60;
    %load/v 8, v00B97338_0, 1;
    %jmp/0xz  T_161.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97128_0, 20, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/v 8, v00B97288_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97128_0, 20, 8;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_00B402D8;
T_162 ;
    %wait E_00AD3E60;
    %load/v 8, v00B97128_0, 1;
    %load/v 9, v00B97180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B97180_0, 20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B971D8_0, 20, 9;
    %jmp T_162;
    .thread T_162;
    .scope S_00B402D8;
T_163 ;
    %wait E_00AD3E60;
    %load/v 8, v00B97338_0, 1;
    %jmp/0xz  T_163.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B972E0_0, 20, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/v 8, v00B971D8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B972E0_0, 20, 8;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_00B402D8;
T_164 ;
    %wait E_00AD0080;
    %load/v 8, v00B970D0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00B96E68_0, 20, 8;
    %jmp T_164;
    .thread T_164;
    .scope S_00B40250;
T_165 ;
    %movi 8, 1, 2;
    %set/v v00B8E1A0_0, 8, 1;
    %end;
    .thread T_165;
    .scope S_00B40250;
T_166 ;
    %set/v v00B8DFE8_0, 0, 10;
    %end;
    .thread T_166;
    .scope S_00B40250;
T_167 ;
    %set/v v00B8E2A8_0, 0, 3;
    %end;
    .thread T_167;
    .scope S_00B40250;
T_168 ;
    %movi 8, 2, 2;
    %set/v v00B8E0F0_0, 8, 2;
    %end;
    .thread T_168;
    .scope S_00B40250;
T_169 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8E250_0, 1;
    %jmp/0xz  T_169.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v00B8DFE8_0, 20, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/v 8, v00B8E1F8_0, 1;
    %jmp/0xz  T_169.2, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v00B8DFE8_0, 20, 0;
    %jmp T_169.3;
T_169.2 ;
    %load/v 8, v00B8DFE8_0, 10;
    %mov 18, 0, 22;
    %addi 8, 1, 32;
    %ix/load 0, 10, 0;
    %assign/v0 v00B8DFE8_0, 20, 8;
T_169.3 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_00B40250;
T_170 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8E250_0, 1;
    %jmp/0xz  T_170.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00B8E0F0_0, 20, 8;
    %jmp T_170.1;
T_170.0 ;
    %load/v 8, v00B8E098_0, 1;
    %load/v 9, v00B8E2A8_0, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 0, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_170.2, 8;
    %load/v 8, v00B8E1F8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_170.4, 8;
    %load/v 8, v00B8E0F0_0, 2;
    %mov 10, 0, 30;
    %subi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v00B8E0F0_0, 20, 8;
T_170.4 ;
    %jmp T_170.3;
T_170.2 ;
    %load/v 8, v00B8E1F8_0, 1;
    %jmp/0xz  T_170.6, 8;
    %load/v 8, v00B8E0F0_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v00B8E0F0_0, 20, 8;
T_170.6 ;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_00B40250;
T_171 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8E2A8_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %inv 4, 1;
    %jmp/0xz  T_171.0, 4;
    %load/v 8, v00B8E2A8_0, 3;
    %mov 11, 0, 29;
    %subi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v00B8E2A8_0, 20, 8;
    %jmp T_171.1;
T_171.0 ;
    %load/v 8, v00B8E098_0, 1;
    %jmp/0xz  T_171.2, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00B8E2A8_0, 20, 8;
T_171.2 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_00B40250;
T_172 ;
    %wait E_00AD3E60;
    %load/v 8, v00B8E250_0, 1;
    %jmp/0xz  T_172.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E1A0_0, 20, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/v 8, v00B8E098_0, 1;
    %load/v 9, v00B8E2A8_0, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 0, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_172.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E1A0_0, 20, 1;
    %jmp T_172.3;
T_172.2 ;
    %load/v 8, v00B8E2A8_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_172.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v00B8E1A0_0, 20, 0;
T_172.4 ;
T_172.3 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_00AD6698;
T_173 ;
    %set/v v00BA1BD0_0, 0, 1;
    %end;
    .thread T_173;
    .scope S_00AD6698;
T_174 ;
    %set/v v00BA20F8_0, 0, 1;
    %end;
    .thread T_174;
    .scope S_00AD6698;
T_175 ;
    %set/v v00BA15A0_0, 0, 20;
    %end;
    .thread T_175;
    .scope S_00AD6698;
T_176 ;
    %set/v v00BA16A8_0, 0, 3;
    %end;
    .thread T_176;
    .scope S_00AD6698;
T_177 ;
    %set/v v00BA1700_0, 0, 1;
    %end;
    .thread T_177;
    .scope S_00AD6698;
T_178 ;
    %set/v v00BA1548_0, 0, 1;
    %end;
    .thread T_178;
    .scope S_00AD6698;
T_179 ;
    %set/v v00BA18B8_0, 0, 1;
    %end;
    .thread T_179;
    .scope S_00AD6698;
T_180 ;
    %set/v v00BA1128_0, 0, 1;
    %end;
    .thread T_180;
    .scope S_00AD6698;
T_181 ;
    %set/v v00BA1FF0_0, 0, 1;
    %end;
    .thread T_181;
    .scope S_00AD6698;
T_182 ;
    %set/v v00BA1860_0, 1, 1;
    %end;
    .thread T_182;
    .scope S_00AD6698;
T_183 ;
    %set/v v00BA1A70_0, 0, 3;
    %end;
    .thread T_183;
    .scope S_00AD6698;
T_184 ;
    %set/v v00BA1758_0, 0, 3;
    %end;
    .thread T_184;
    .scope S_00AD6698;
T_185 ;
    %set/v v00BA1B78_0, 0, 6;
    %end;
    .thread T_185;
    .scope S_00AD6698;
T_186 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_186.0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA16A8_0, 20, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/v 8, v00BA1B78_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_186.2, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_186.3, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_186.4, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_186.5, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_186.6, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_186.7, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_186.8, 6;
    %jmp T_186.9;
T_186.2 ;
    %load/v 8, v00BA1548_0, 1;
    %jmp/0xz  T_186.10, 8;
    %load/v 8, v00BA16A8_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_186.12, 4;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA16A8_0, 20, 8;
    %jmp T_186.13;
T_186.12 ;
    %load/v 8, v00BA19C0_0, 1;
    %jmp/0xz  T_186.14, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA16A8_0, 20, 8;
    %jmp T_186.15;
T_186.14 ;
    %load/v 8, v00BA1700_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_186.16, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA16A8_0, 20, 8;
    %jmp T_186.17;
T_186.16 ;
    %load/v 8, v00BA2258_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_186.18, 8;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA16A8_0, 20, 0;
T_186.18 ;
T_186.17 ;
T_186.15 ;
T_186.13 ;
T_186.10 ;
    %jmp T_186.9;
T_186.3 ;
    %load/v 8, v00BA19C0_0, 1;
    %jmp/0xz  T_186.20, 8;
    %movi 8, 32, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
    %jmp T_186.21;
T_186.20 ;
    %load/v 8, v00BA2258_0, 1;
    %jmp/0xz  T_186.22, 8;
    %movi 8, 2, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
T_186.22 ;
T_186.21 ;
    %jmp T_186.9;
T_186.4 ;
    %load/v 8, v00BA1FF0_0, 1;
    %load/v 9, v00BA2258_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_186.24, 8;
    %movi 8, 16, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
    %jmp T_186.25;
T_186.24 ;
    %load/v 8, v00BA22B0_0, 1;
    %jmp/0xz  T_186.26, 8;
    %movi 8, 8, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
    %jmp T_186.27;
T_186.26 ;
    %load/v 8, v00BA1860_0, 1;
    %jmp/0xz  T_186.28, 8;
    %movi 8, 4, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
T_186.28 ;
T_186.27 ;
T_186.25 ;
    %jmp T_186.9;
T_186.5 ;
    %load/v 8, v00BA11D8_0, 1;
    %inv 8, 1;
    %load/v 9, v00BA1FF0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_186.30, 8;
    %movi 8, 2, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
T_186.30 ;
    %jmp T_186.9;
T_186.6 ;
    %load/v 8, v00BA11D8_0, 1;
    %inv 8, 1;
    %load/v 9, v00BA1FF0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_186.32, 8;
    %movi 8, 2, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
T_186.32 ;
    %jmp T_186.9;
T_186.7 ;
    %load/v 8, v00BA1390_0, 1;
    %jmp/0xz  T_186.34, 8;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
T_186.34 ;
    %jmp T_186.9;
T_186.8 ;
    %load/v 8, v00BA1968_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_186.36, 8;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00BA1B78_0, 20, 8;
T_186.36 ;
    %jmp T_186.9;
T_186.9 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_00AD6698;
T_187 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_187.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1128_0, 20, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/v 8, v00BA2258_0, 1;
    %load/v 9, v00BA1BD0_0, 1;
    %load/v 10, v00BA11D8_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00BA20F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_187.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1128_0, 20, 1;
    %jmp T_187.3;
T_187.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1128_0, 20, 0;
T_187.3 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_00AD6698;
T_188 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_188.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1860_0, 20, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/v 8, v00BA1B78_0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/0xz  T_188.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1860_0, 20, 1;
    %jmp T_188.3;
T_188.2 ;
    %load/v 8, v00BA14F0_0, 9;
    %cmpi/u 8, 511, 9;
    %mov 8, 4, 1;
    %load/v 9, v00BA13E8_0, 1;
    %load/v 10, v00BA1498_0, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_188.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1860_0, 20, 0;
    %jmp T_188.5;
T_188.4 ;
    %load/v 8, v00BA1BD0_0, 1;
    %load/v 9, v00BA11D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_188.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1860_0, 20, 1;
    %jmp T_188.7;
T_188.6 ;
    %load/v 8, v00BA13E8_0, 1;
    %load/v 9, v00BA11D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_188.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1860_0, 20, 0;
T_188.8 ;
T_188.7 ;
T_188.5 ;
T_188.3 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_00AD6698;
T_189 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_189.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA20F8_0, 20, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/v 8, v00BA20F8_0, 1;
    %jmp/0xz  T_189.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA20F8_0, 20, 0;
    %jmp T_189.3;
T_189.2 ;
    %load/v 8, v00BA2360_0, 1;
    %load/v 9, v00BA1B78_0, 6;
    %cmpi/u 9, 2, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00BA2258_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_189.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA20F8_0, 20, 1;
    %jmp T_189.5;
T_189.4 ;
    %load/v 8, v00BA1B78_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v00BA2258_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA20F8_0, 20, 8;
T_189.5 ;
T_189.3 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_00AD6698;
T_190 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_190.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1BD0_0, 20, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/v 8, v00BA2258_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_190.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1BD0_0, 20, 0;
    %jmp T_190.3;
T_190.2 ;
    %load/v 8, v00BA2360_0, 1;
    %jmp/0xz  T_190.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1BD0_0, 20, 0;
    %jmp T_190.5;
T_190.4 ;
    %load/v 8, v00BA1BD0_0, 1;
    %load/v 9, v00BA11D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_190.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1BD0_0, 20, 0;
    %jmp T_190.7;
T_190.6 ;
    %load/v 8, v00BA1C80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1BD0_0, 20, 8;
T_190.7 ;
T_190.5 ;
T_190.3 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_00AD6698;
T_191 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_191.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1FF0_0, 20, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/v 8, v00BA1B78_0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/0xz  T_191.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1FF0_0, 20, 0;
    %jmp T_191.3;
T_191.2 ;
    %load/v 8, v00BA2258_0, 1;
    %inv 8, 1;
    %load/v 9, v00BA2360_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_191.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1FF0_0, 20, 1;
T_191.4 ;
T_191.3 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_00AD6698;
T_192 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_192.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1700_0, 20, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/v 8, v00BA1338_0, 1;
    %jmp/0xz  T_192.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1700_0, 20, 1;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_00AD6698;
T_193 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA1B78_0, 6;
    %cmpi/u 8, 1, 6;
    %mov 8, 4, 1;
    %load/v 9, v00BA2258_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_193.0, 8;
    %load/v 8, v00BA1CD8_0, 23;
    %ix/load 0, 9, 0;
    %assign/v0 v00BA14F0_0, 20, 8;
    %ix/load 0, 13, 0;
    %assign/v0 v00BA1A18_0, 20, 17;
    %jmp T_193.1;
T_193.0 ;
    %load/v 8, v00BA1498_0, 1;
    %load/v 9, v00BA13E8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v00BA11D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_193.2, 8;
    %load/v 8, v00BA14F0_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %ix/load 0, 9, 0;
    %assign/v0 v00BA14F0_0, 20, 8;
    %jmp T_193.3;
T_193.2 ;
    %load/v 8, v00BA2258_0, 1;
    %load/v 9, v00BA1BD0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_193.4, 8;
    %load/v 8, v00BA1CD8_0, 9; Only need 9 of 23 bits
; Save base=8 wid=9 in lookaside.
    %ix/load 0, 9, 0;
    %assign/v0 v00BA14F0_0, 20, 8;
T_193.4 ;
T_193.3 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_00AD6698;
T_194 ;
    %wait E_00AD3820;
    %load/v 8, v00BA1390_0, 1;
    %jmp/0xz  T_194.0, 8;
    %load/v 8, v00BA14F0_0, 9;
    %movi 23, 2, 4;
    %mov 17, 23, 4;
    %mov 21, 0, 2;
    %ix/load 0, 13, 0;
    %assign/v0 v00BA10D0_0, 20, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v00BA1180_0, 20, 21;
    %jmp T_194.1;
T_194.0 ;
    %load/v 8, v00BA1338_0, 1;
    %jmp/0xz  T_194.2, 8;
    %movi 8, 33, 15;
    %ix/load 0, 13, 0;
    %assign/v0 v00BA10D0_0, 20, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v00BA1180_0, 20, 21;
    %jmp T_194.3;
T_194.2 ;
    %load/v 8, v00BA12E0_0, 1;
    %jmp/0xz  T_194.4, 8;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_194.6, 4;
    %load/x1p 23, v00BA1CD8_0, 14;
    %jmp T_194.7;
T_194.6 ;
    %mov 23, 2, 14;
T_194.7 ;
    %mov 8, 23, 14; Move signal select into place
    %mov 22, 0, 1;
    %ix/load 0, 13, 0;
    %assign/v0 v00BA10D0_0, 20, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v00BA1180_0, 20, 21;
    %jmp T_194.5;
T_194.4 ;
    %mov 8, 0, 1;
    %load/v 9, v00BA14F0_0, 9;
    %mov 18, 0, 4;
    %mov 22, 0, 2;
    %ix/load 0, 13, 0;
    %assign/v0 v00BA10D0_0, 20, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v00BA1180_0, 20, 21;
T_194.5 ;
T_194.3 ;
T_194.1 ;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_00AD6698;
T_195 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_195.0, 8;
    %ix/load 0, 20, 0;
    %assign/v0 v00BA15A0_0, 20, 0;
    %jmp T_195.1;
T_195.0 ;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_195.2, 4;
    %load/x1p 8, v00BA15A0_0, 1;
    %jmp T_195.3;
T_195.2 ;
    %mov 8, 2, 1;
T_195.3 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_195.4, 8;
    %load/v 8, v00BA15F8_0, 20;
    %ix/load 0, 20, 0;
    %assign/v0 v00BA15A0_0, 20, 8;
T_195.4 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_00AD6698;
T_196 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_196.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1548_0, 20, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/v 8, v00BA1548_0, 1;
    %inv 8, 1;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_196.2, 4;
    %load/x1p 9, v00BA15A0_0, 1;
    %jmp T_196.3;
T_196.2 ;
    %mov 9, 2, 1;
T_196.3 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_196.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA1548_0, 20, 1;
T_196.4 ;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_00AD6698;
T_197 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA1808_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00BA1EE8_0, 20, 8;
    %jmp T_197;
    .thread T_197;
    .scope S_00AD6698;
T_198 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_198.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA1A70_0, 20, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/v 8, v00BA1390_0, 1;
    %jmp/0xz  T_198.2, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA1A70_0, 20, 8;
    %jmp T_198.3;
T_198.2 ;
    %load/v 8, v00BA1A70_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %inv 4, 1;
    %jmp/0xz  T_198.4, 4;
    %load/v 8, v00BA1A70_0, 3;
    %mov 11, 0, 29;
    %subi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA1A70_0, 20, 8;
T_198.4 ;
T_198.3 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_00AD6698;
T_199 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_199.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA1758_0, 20, 0;
    %jmp T_199.1;
T_199.0 ;
    %load/v 8, v00BA12E0_0, 1;
    %jmp/0xz  T_199.2, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA1758_0, 20, 8;
    %jmp T_199.3;
T_199.2 ;
    %load/v 8, v00BA1758_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %inv 4, 1;
    %jmp/0xz  T_199.4, 4;
    %load/v 8, v00BA1758_0, 3;
    %mov 11, 0, 29;
    %subi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v00BA1758_0, 20, 8;
T_199.4 ;
T_199.3 ;
T_199.1 ;
    %jmp T_199;
    .thread T_199;
    .scope S_00AD6698;
T_200 ;
    %wait E_00AD3E60;
    %load/v 8, v00BA20A0_0, 1;
    %jmp/0xz  T_200.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA18B8_0, 20, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/v 8, v00BA1E38_0, 3;
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_200.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA18B8_0, 20, 1;
    %jmp T_200.3;
T_200.2 ;
    %load/v 8, v00BA1910_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_200.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA18B8_0, 20, 0;
T_200.4 ;
T_200.3 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_00AD4D18;
T_201 ;
    %set/v v00B82E60_0, 3, 16;
    %set/v v00B82C50_0, 0, 1;
    %set/v v00B82CA8_0, 0, 1;
    %set/v v00AF4B58_0, 1, 1;
    %set/v v00A9F078_0, 1, 1;
    %set/v v00A9F020_0, 1, 1;
    %set/v v00A9EFC8_0, 1, 1;
    %set/v v00B830C8_0, 0, 1;
    %set/v v00B83120_0, 0, 1;
    %set/v v00B83178_0, 0, 1;
    %set/v v00B831D0_0, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B83C50, 0, 64;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B83C50, 0, 64;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B83C50, 0, 64;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B83C50, 0, 64;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B839E8, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B839E8, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B839E8, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B839E8, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B83A40, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B83A40, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B83A40, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B83A40, 0, 1;
    %set/v v00B82FC0_0, 0, 64;
    %set/v v00B836F8_0, 0, 64;
    %set/v v00B838E0_0, 0, 64;
    %set/v v00B832D8_0, 0, 64;
    %set/v v00B83330_0, 0, 64;
    %set/v v00B83388_0, 0, 64;
    %set/v v00B833E0_0, 0, 64;
    %set/v v00B83438_0, 0, 64;
    %set/v v00B83490_0, 0, 64;
    %set/v v00B834E8_0, 0, 64;
    %set/v v00B83540_0, 0, 64;
    %set/v v00B83598_0, 0, 64;
    %set/v v00B835F0_0, 0, 64;
    %set/v v00B83648_0, 0, 64;
    %set/v v00B836A0_0, 0, 64;
    %set/v v00B83750_0, 0, 64;
    %set/v v00B837A8_0, 0, 64;
    %set/v v00B83800_0, 0, 64;
    %set/v v00B83888_0, 0, 64;
    %vpi_call 8 203 "$timeformat", 6'sb110111, 2'sb01, " ns", 5'sb01100;
    %end;
    .thread T_201;
    .scope S_00AD4D18;
T_202 ;
    %wait E_00AD3540;
    %load/v 8, v00B82938_0, 1;
    %set/v v00B83BF8_0, 8, 1;
    %load/v 8, v00B828E0_0, 1;
    %set/v v00B82938_0, 8, 1;
    %wait E_00AD3400;
    %set/v v00B83BF8_0, 0, 1;
    %jmp T_202;
    .thread T_202;
    .scope S_00AD4D18;
T_203 ;
    %wait E_00AD3240;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82B48, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B82B48, 8, 4;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82B48, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B82B48, 8, 4;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82B48, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B82B48, 8, 4;
    %movi 8, 1, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B82B48, 8, 4;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82A40, 9;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B82A40, 8, 9;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82A40, 9;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B82A40, 8, 9;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82A40, 9;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B82A40, 8, 9;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B82A40, 0, 9;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E680, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00A9E680, 8, 2;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E680, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00A9E680, 8, 2;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E680, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00A9E680, 8, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00A9E680, 0, 2;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E6D8, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00A9E6D8, 8, 2;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E6D8, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00A9E6D8, 8, 2;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E6D8, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00A9E6D8, 8, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00A9E6D8, 0, 2;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00AF4B00, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00AF4B00, 8, 1;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00AF4B00, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00AF4B00, 8, 1;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00AF4B00, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00AF4B00, 8, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00AF4B00, 0, 1;
    %load/v 8, v00B82F68_0, 2;
    %set/v v00B82F10_0, 8, 2;
    %load/v 8, v00B82EB8_0, 2;
    %set/v v00B82F68_0, 8, 2;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.0, 6;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82BA0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B82BA0, 8, 32;
T_203.0 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.2, 6;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82BA0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B82BA0, 8, 32;
T_203.2 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.4, 6;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82BA0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B82BA0, 8, 32;
T_203.4 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.6, 6;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82BA0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B82BA0, 8, 32;
T_203.6 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B83A40, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.8, 6;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B83990, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B83990, 8, 32;
T_203.8 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B83A40, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.10, 6;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B83990, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B83990, 8, 32;
T_203.10 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B83A40, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.12, 6;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B83990, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B83990, 8, 32;
T_203.12 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B83A40, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.14, 6;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B83990, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B83990, 8, 32;
T_203.14 ;
    %load/v 8, v00B82FC0_0, 64;
    %mov 72, 0, 1;
    %addi 8, 1, 65;
    %set/v v00B82FC0_0, 8, 64;
    %load/v 8, v00A9EEC0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.16, 6;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.18, 8;
    %vpi_call 8 306 "$display", "%m : at time %t AREF : Auto Refresh", $time;
T_203.18 ;
    %vpi_func 8 310 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B836F8_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1107296256, 4072; load=66.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.20, 8;
    %vpi_call 8 311 "$display", "%m : at time %t ERROR: tRFC violation during Auto Refresh", $time;
T_203.20 ;
    %vpi_func 8 315 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83750_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %vpi_func 8 315 "$time", 74, 64;
    %mov 9, 74, 64;
    %mov 73, 0, 1;
    %load/v 74, v00B837A8_0, 64;
    %mov 138, 0, 1;
    %sub 9, 74, 65;
    %ix/get 4, 9, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 9, 5, 1;
    %or 8, 9, 1;
    %vpi_func 8 316 "$time", 74, 64;
    %mov 9, 74, 64;
    %mov 73, 0, 1;
    %load/v 74, v00B83800_0, 64;
    %mov 138, 0, 1;
    %sub 9, 74, 65;
    %ix/get 4, 9, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 9, 5, 1;
    %or 8, 9, 1;
    %vpi_func 8 316 "$time", 74, 64;
    %mov 9, 74, 64;
    %mov 73, 0, 1;
    %load/v 74, v00B83888_0, 64;
    %mov 138, 0, 1;
    %sub 9, 74, 65;
    %ix/get 4, 9, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 9, 5, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.22, 8;
    %vpi_call 8 317 "$display", "%m : at time %t ERROR: tRP violation during Auto Refresh", $time;
T_203.22 ;
    %load/v 8, v00B830C8_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 6, 1;
    %load/v 9, v00B83120_0, 1;
    %cmpi/u 9, 0, 1;
    %or 8, 6, 1;
    %load/v 9, v00B83178_0, 1;
    %cmpi/u 9, 0, 1;
    %or 8, 6, 1;
    %load/v 9, v00B831D0_0, 1;
    %cmpi/u 9, 0, 1;
    %or 8, 6, 1;
    %jmp/0xz  T_203.24, 8;
    %vpi_call 8 322 "$display", "%m : at time %t ERROR: All banks must be Precharge before Auto Refresh", $time;
T_203.24 ;
    %load/v 8, v00B82FC0_0, 64;
    %ix/get 4, 8, 64;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1073741824, 4067; load=2.00000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.26, 8;
    %vpi_call 8 327 "$display", "%m : at time %t ERROR: tMRD violation during Auto Refresh", $time;
T_203.26 ;
    %vpi_func 8 331 "$time", 8, 64;
    %set/v v00B836F8_0, 8, 64;
T_203.16 ;
    %load/v 8, v00B83070_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.28, 6;
    %load/v 8, v00A9EF18_0, 13;
    %set/v v00B83018_0, 8, 13;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.30, 8;
    %vpi_call 8 341 "$display", "%m : at time %t LMR  : Load Mode Register", $time;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.32, 4;
    %load/x1p 8, v00A9EF18_0, 3;
    %jmp T_203.33;
T_203.32 ;
    %mov 8, 2, 3;
T_203.33 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/1 T_203.34, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_203.35, 6;
    %vpi_call 8 346 "$display", "%m :                             CAS Latency      = Reserved";
    %jmp T_203.37;
T_203.34 ;
    %vpi_call 8 344 "$display", "%m :                             CAS Latency      = 2";
    %jmp T_203.37;
T_203.35 ;
    %vpi_call 8 345 "$display", "%m :                             CAS Latency      = 3";
    %jmp T_203.37;
T_203.37 ;
    %load/v 8, v00A9EF18_0, 3; Only need 3 of 13 bits
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/1 T_203.38, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_203.39, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_203.40, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_203.41, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_203.42, 6;
    %vpi_call 8 356 "$display", "%m :                             Burst Length     = Reserved";
    %jmp T_203.44;
T_203.38 ;
    %vpi_call 8 351 "$display", "%m :                             Burst Length     = 1";
    %jmp T_203.44;
T_203.39 ;
    %vpi_call 8 352 "$display", "%m :                             Burst Length     = 2";
    %jmp T_203.44;
T_203.40 ;
    %vpi_call 8 353 "$display", "%m :                             Burst Length     = 4";
    %jmp T_203.44;
T_203.41 ;
    %vpi_call 8 354 "$display", "%m :                             Burst Length     = 8";
    %jmp T_203.44;
T_203.42 ;
    %vpi_call 8 355 "$display", "%m :                             Burst Length     = Full";
    %jmp T_203.44;
T_203.44 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.45, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.46;
T_203.45 ;
    %mov 8, 2, 1;
T_203.46 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_203.47, 6;
    %vpi_call 8 361 "$display", "%m :                             Burst Type       = Sequential";
    %jmp T_203.48;
T_203.47 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.49, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.50;
T_203.49 ;
    %mov 8, 2, 1;
T_203.50 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.51, 6;
    %vpi_call 8 363 "$display", "%m :                             Burst Type       = Interleaved";
    %jmp T_203.52;
T_203.51 ;
    %vpi_call 8 365 "$display", "%m :                             Burst Type       = Reserved";
T_203.52 ;
T_203.48 ;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.53, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.54;
T_203.53 ;
    %mov 8, 2, 1;
T_203.54 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_203.55, 6;
    %vpi_call 8 370 "$display", "%m :                             Write Burst Mode = Programmed Burst Length";
    %jmp T_203.56;
T_203.55 ;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.57, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.58;
T_203.57 ;
    %mov 8, 2, 1;
T_203.58 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.59, 6;
    %vpi_call 8 372 "$display", "%m :                             Write Burst Mode = Single Location Access";
    %jmp T_203.60;
T_203.59 ;
    %vpi_call 8 374 "$display", "%m :                             Write Burst Mode = Reserved";
T_203.60 ;
T_203.56 ;
T_203.30 ;
    %load/v 8, v00B830C8_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 6, 1;
    %load/v 9, v00B83120_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %load/v 9, v00B83178_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %load/v 9, v00B831D0_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.61, 8;
    %vpi_call 8 380 "$display", "%m : at time %t ERROR: all banks must be Precharge before Load Mode Register", $time;
T_203.61 ;
    %vpi_func 8 384 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83750_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %vpi_func 8 384 "$time", 74, 64;
    %mov 9, 74, 64;
    %mov 73, 0, 1;
    %load/v 74, v00B837A8_0, 64;
    %mov 138, 0, 1;
    %sub 9, 74, 65;
    %ix/get 4, 9, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 9, 5, 1;
    %or 8, 9, 1;
    %vpi_func 8 385 "$time", 74, 64;
    %mov 9, 74, 64;
    %mov 73, 0, 1;
    %load/v 74, v00B83800_0, 64;
    %mov 138, 0, 1;
    %sub 9, 74, 65;
    %ix/get 4, 9, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 9, 5, 1;
    %or 8, 9, 1;
    %vpi_func 8 385 "$time", 74, 64;
    %mov 9, 74, 64;
    %mov 73, 0, 1;
    %load/v 74, v00B83888_0, 64;
    %mov 138, 0, 1;
    %sub 9, 74, 65;
    %ix/get 4, 9, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 9, 5, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.63, 8;
    %vpi_call 8 386 "$display", "%m : at time %t ERROR: tRP violation during Load Mode Register", $time;
T_203.63 ;
    %vpi_func 8 390 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B836F8_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1107296256, 4072; load=66.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.65, 8;
    %vpi_call 8 391 "$display", "%m : at time %t ERROR: tRFC violation during Load Mode Register", $time;
T_203.65 ;
    %load/v 8, v00B82FC0_0, 64;
    %ix/get 4, 8, 64;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1073741824, 4067; load=2.00000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.67, 8;
    %vpi_call 8 396 "$display", "%m : at time %t ERROR: tMRD violation during Load Mode Register", $time;
T_203.67 ;
    %set/v v00B82FC0_0, 0, 64;
T_203.28 ;
    %load/v 8, v00A9EF70_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.69, 6;
    %load/v 8, v00A9E8E8_0, 2;
    %cmpi/u 8, 0, 2;
    %mov 8, 6, 1;
    %load/v 9, v00AF4B58_0, 1;
    %cmpi/u 9, 1, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 1, 2;
    %mov 9, 6, 1;
    %load/v 10, v00A9F078_0, 1;
    %cmpi/u 10, 1, 1;
    %mov 10, 6, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 2, 2;
    %mov 9, 6, 1;
    %load/v 10, v00A9F020_0, 1;
    %cmpi/u 10, 1, 1;
    %mov 10, 6, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 3, 2;
    %mov 9, 6, 1;
    %load/v 10, v00A9EFC8_0, 1;
    %cmpi/u 10, 1, 1;
    %mov 10, 6, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.71, 8;
    %vpi_call 8 408 "$display", "%m : at time %t ERROR: Bank already activated -- data can be corrupted", $time;
T_203.71 ;
    %load/v 8, v00A9E8E8_0, 2;
    %cmpi/u 8, 0, 2;
    %mov 8, 6, 1;
    %load/v 9, v00B830C8_0, 1;
    %cmpi/u 9, 1, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.73, 8;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.75, 8;
    %vpi_call 8 415 "$display", "%m : at time %t ACT  : Bank = 0 Row = %h", $time, v00A9EF18_0;
T_203.75 ;
    %vpi_func 8 419 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83598_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4071; load=60.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.77, 8;
    %vpi_call 8 420 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 0", $time;
T_203.77 ;
    %vpi_func 8 424 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83750_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.79, 8;
    %vpi_call 8 425 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 0", $time;
T_203.79 ;
    %set/v v00AF4B58_0, 1, 1;
    %set/v v00B830C8_0, 0, 1;
    %load/v 8, v00A9EF18_0, 13;
    %set/v v00A9ED08_0, 8, 13;
    %vpi_func 8 432 "$time", 8, 64;
    %set/v v00B832D8_0, 8, 64;
    %vpi_func 8 433 "$time", 8, 64;
    %set/v v00B83598_0, 8, 64;
    %vpi_func 8 434 "$time", 8, 64;
    %set/v v00B83438_0, 8, 64;
T_203.73 ;
    %load/v 8, v00A9E8E8_0, 2;
    %cmpi/u 8, 1, 2;
    %mov 8, 4, 1;
    %load/v 9, v00B83120_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.81, 8;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.83, 8;
    %vpi_call 8 440 "$display", "%m : at time %t ACT  : Bank = 1 Row = %h", $time, v00A9EF18_0;
T_203.83 ;
    %vpi_func 8 444 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B835F0_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4071; load=60.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.85, 8;
    %vpi_call 8 445 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 1", $time;
T_203.85 ;
    %vpi_func 8 449 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B837A8_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.87, 8;
    %vpi_call 8 450 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 1", $time;
T_203.87 ;
    %set/v v00A9F078_0, 1, 1;
    %set/v v00B83120_0, 0, 1;
    %load/v 8, v00A9EF18_0, 13;
    %set/v v00A9E9F0_0, 8, 13;
    %vpi_func 8 457 "$time", 8, 64;
    %set/v v00B83330_0, 8, 64;
    %vpi_func 8 458 "$time", 8, 64;
    %set/v v00B835F0_0, 8, 64;
    %vpi_func 8 459 "$time", 8, 64;
    %set/v v00B83490_0, 8, 64;
T_203.81 ;
    %load/v 8, v00A9E8E8_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v00B83178_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.89, 8;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.91, 8;
    %vpi_call 8 465 "$display", "%m : at time %t ACT  : Bank = 2 Row = %h", $time, v00A9EF18_0;
T_203.91 ;
    %vpi_func 8 469 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83648_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4071; load=60.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.93, 8;
    %vpi_call 8 470 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 2", $time;
T_203.93 ;
    %vpi_func 8 474 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83800_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.95, 8;
    %vpi_call 8 475 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 2", $time;
T_203.95 ;
    %set/v v00A9F020_0, 1, 1;
    %set/v v00B83178_0, 0, 1;
    %load/v 8, v00A9EF18_0, 13;
    %set/v v00A9E998_0, 8, 13;
    %vpi_func 8 482 "$time", 8, 64;
    %set/v v00B83388_0, 8, 64;
    %vpi_func 8 483 "$time", 8, 64;
    %set/v v00B83648_0, 8, 64;
    %vpi_func 8 484 "$time", 8, 64;
    %set/v v00B834E8_0, 8, 64;
T_203.89 ;
    %load/v 8, v00A9E8E8_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v00B831D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.97, 8;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.99, 8;
    %vpi_call 8 490 "$display", "%m : at time %t ACT  : Bank = 3 Row = %h", $time, v00A9EF18_0;
T_203.99 ;
    %vpi_func 8 494 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B836A0_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4071; load=60.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.101, 8;
    %vpi_call 8 495 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 3", $time;
T_203.101 ;
    %vpi_func 8 499 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83888_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.103, 8;
    %vpi_call 8 500 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 3", $time;
T_203.103 ;
    %set/v v00A9EFC8_0, 1, 1;
    %set/v v00B831D0_0, 0, 1;
    %load/v 8, v00A9EF18_0, 13;
    %set/v v00A9E940_0, 8, 13;
    %vpi_func 8 507 "$time", 8, 64;
    %set/v v00B833E0_0, 8, 64;
    %vpi_func 8 508 "$time", 8, 64;
    %set/v v00B836A0_0, 8, 64;
    %vpi_func 8 509 "$time", 8, 64;
    %set/v v00B83540_0, 8, 64;
T_203.97 ;
    %load/v 8, v00B83280_0, 2;
    %load/v 10, v00A9E8E8_0, 2;
    %cmp/u 8, 10, 2;
    %inv 4, 1;
    %mov 8, 4, 1;
    %vpi_func 8 513 "$time", 74, 64;
    %mov 9, 74, 64;
    %mov 73, 0, 1;
    %load/v 74, v00B838E0_0, 64;
    %mov 138, 0, 1;
    %sub 9, 74, 65;
    %ix/get 4, 9, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1879048192, 4069; load=14.0000
    %cmp/wr 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.105, 8;
    %vpi_call 8 514 "$display", "%m : at time %t ERROR: tRRD violation during Activate bank = %h", $time, v00A9E8E8_0;
T_203.105 ;
    %vpi_func 8 518 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B836F8_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1107296256, 4072; load=66.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.107, 8;
    %vpi_call 8 519 "$display", "%m : at time %t ERROR: tRFC violation during Activate bank = %h", $time, v00A9E8E8_0;
T_203.107 ;
    %load/v 8, v00B82FC0_0, 64;
    %ix/get 4, 8, 64;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1073741824, 4067; load=2.00000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.109, 8;
    %vpi_call 8 524 "$display", "%m : at time %t ERROR: tMRD violation during Activate bank = %h", $time, v00A9E8E8_0;
T_203.109 ;
    %vpi_func 8 528 "$time", 8, 64;
    %set/v v00B838E0_0, 8, 64;
    %load/v 8, v00A9E8E8_0, 2;
    %set/v v00B83280_0, 8, 2;
T_203.69 ;
    %load/v 8, v00B83228_0, 1;
    %jmp/0xz  T_203.111, 8;
    %vpi_func 8 535 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B82FC0_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1073741824, 4067; load=2.00000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.113, 8;
    %vpi_call 8 536 "$display", "%m : at time %t ERROR: tMRD violaiton during Precharge", $time;
T_203.113 ;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.115, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.116;
T_203.115 ;
    %mov 8, 2, 1;
T_203.116 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %mov 8, 6, 1;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.117, 4;
    %load/x1p 9, v00A9EF18_0, 1;
    %jmp T_203.118;
T_203.117 ;
    %mov 9, 2, 1;
T_203.118 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 6, 1;
    %load/v 10, v00A9E8E8_0, 2;
    %cmpi/u 10, 0, 2;
    %mov 10, 6, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00AF4B58_0, 1;
    %cmpi/u 9, 1, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.119, 8;
    %set/v v00AF4B58_0, 0, 1;
    %set/v v00B830C8_0, 1, 1;
    %vpi_func 8 543 "$time", 8, 64;
    %set/v v00B83750_0, 8, 64;
    %vpi_func 8 546 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B832D8_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.121, 8;
    %vpi_call 8 547 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time;
T_203.121 ;
    %vpi_func 8 551 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 73, v00B83C50, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1879048192, 4069; load=14.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.123, 8;
    %vpi_call 8 552 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time;
T_203.123 ;
T_203.119 ;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.125, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.126;
T_203.125 ;
    %mov 8, 2, 1;
T_203.126 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %mov 8, 6, 1;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.127, 4;
    %load/x1p 9, v00A9EF18_0, 1;
    %jmp T_203.128;
T_203.127 ;
    %mov 9, 2, 1;
T_203.128 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 6, 1;
    %load/v 10, v00A9E8E8_0, 2;
    %cmpi/u 10, 1, 2;
    %mov 10, 6, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9F078_0, 1;
    %cmpi/u 9, 1, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.129, 8;
    %set/v v00A9F078_0, 0, 1;
    %set/v v00B83120_0, 1, 1;
    %vpi_func 8 560 "$time", 8, 64;
    %set/v v00B837A8_0, 8, 64;
    %vpi_func 8 563 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83330_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.131, 8;
    %vpi_call 8 564 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time;
T_203.131 ;
    %vpi_func 8 568 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 73, v00B83C50, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1879048192, 4069; load=14.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.133, 8;
    %vpi_call 8 569 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time;
T_203.133 ;
T_203.129 ;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.135, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.136;
T_203.135 ;
    %mov 8, 2, 1;
T_203.136 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %mov 8, 6, 1;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.137, 4;
    %load/x1p 9, v00A9EF18_0, 1;
    %jmp T_203.138;
T_203.137 ;
    %mov 9, 2, 1;
T_203.138 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 6, 1;
    %load/v 10, v00A9E8E8_0, 2;
    %cmpi/u 10, 2, 2;
    %mov 10, 6, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9F020_0, 1;
    %cmpi/u 9, 1, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.139, 8;
    %set/v v00A9F020_0, 0, 1;
    %set/v v00B83178_0, 1, 1;
    %vpi_func 8 577 "$time", 8, 64;
    %set/v v00B83800_0, 8, 64;
    %vpi_func 8 580 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83388_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.141, 8;
    %vpi_call 8 581 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time;
T_203.141 ;
    %vpi_func 8 585 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 73, v00B83C50, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1879048192, 4069; load=14.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.143, 8;
    %vpi_call 8 586 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time;
T_203.143 ;
T_203.139 ;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.145, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.146;
T_203.145 ;
    %mov 8, 2, 1;
T_203.146 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %mov 8, 6, 1;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.147, 4;
    %load/x1p 9, v00A9EF18_0, 1;
    %jmp T_203.148;
T_203.147 ;
    %mov 9, 2, 1;
T_203.148 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 6, 1;
    %load/v 10, v00A9E8E8_0, 2;
    %cmpi/u 10, 3, 2;
    %mov 10, 6, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9EFC8_0, 1;
    %cmpi/u 9, 1, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.149, 8;
    %set/v v00A9EFC8_0, 0, 1;
    %set/v v00B831D0_0, 1, 1;
    %vpi_func 8 594 "$time", 8, 64;
    %set/v v00B83888_0, 8, 64;
    %vpi_func 8 597 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B833E0_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.151, 8;
    %vpi_call 8 598 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time;
T_203.151 ;
    %vpi_func 8 602 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 73, v00B83C50, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1879048192, 4069; load=14.0000
    %cmp/wr 4, 5;
    %mov 8, 5, 1;
    %jmp/0xz  T_203.153, 8;
    %vpi_call 8 603 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time;
T_203.153 ;
T_203.149 ;
    %load/v 8, v00B82C50_0, 1;
    %cmpi/u 8, 1, 1;
    %mov 8, 6, 1;
    %load/v 9, v00A9E890_0, 2;
    %load/v 11, v00A9E8E8_0, 2;
    %cmp/u 9, 11, 2;
    %mov 9, 6, 1;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.155, 4;
    %load/x1p 10, v00A9EF18_0, 1;
    %jmp T_203.156;
T_203.155 ;
    %mov 10, 2, 1;
T_203.156 ;
; Save base=10 wid=1 in lookaside.
    %cmpi/u 10, 1, 1;
    %or 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.157, 8;
    %set/v v00B82C50_0, 0, 1;
T_203.157 ;
    %load/v 8, v0080DE40_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.159, 6;
    %movi 8, 4, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B82B48, 8, 4;
    %load/v 8, v00A9E8E8_0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00A9E6D8, 8, 2;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.161, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.162;
T_203.161 ;
    %mov 8, 2, 1;
T_203.162 ;
; Save base=8 wid=1 in lookaside.
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00AF4B00, 8, 1;
    %jmp T_203.160;
T_203.159 ;
    %load/v 8, v0080E100_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.163, 6;
    %movi 8, 4, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B82B48, 8, 4;
    %load/v 8, v00A9E8E8_0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00A9E6D8, 8, 2;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.165, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.166;
T_203.165 ;
    %mov 8, 2, 1;
T_203.166 ;
; Save base=8 wid=1 in lookaside.
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00AF4B00, 8, 1;
T_203.163 ;
T_203.160 ;
T_203.111 ;
    %load/v 8, v0080E2B8_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.167, 6;
    %load/v 8, v00B82C50_0, 1;
    %jmp/0xz  T_203.169, 8;
    %set/v v00B82C50_0, 0, 1;
T_203.169 ;
    %load/v 8, v0080DE40_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.171, 6;
    %movi 8, 6, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B82B48, 8, 4;
    %jmp T_203.172;
T_203.171 ;
    %load/v 8, v0080E100_0, 1;
    %jmp/0xz  T_203.173, 8;
    %movi 8, 6, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B82B48, 8, 4;
T_203.173 ;
T_203.172 ;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.175, 8;
    %vpi_call 8 640 "$display", "%m : at time %t BST  : Burst Terminate", $time;
T_203.175 ;
T_203.167 ;
    %load/v 8, v00B83AF0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_203.177, 6;
    %load/v 8, v00A9E8E8_0, 2;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v00B830C8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 1, 2;
    %mov 9, 4, 1;
    %load/v 10, v00B83120_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 2, 2;
    %mov 9, 4, 1;
    %load/v 10, v00B83178_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 3, 2;
    %mov 9, 4, 1;
    %load/v 10, v00B831D0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.179, 8;
    %vpi_call 8 649 "$display", "%m : at time %t ERROR: Bank is not Activated for Read", $time;
T_203.179 ;
    %load/v 8, v00A9E8E8_0, 2;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %vpi_func 8 653 "$time", 74, 64;
    %mov 9, 74, 64;
    %mov 73, 0, 1;
    %load/v 74, v00B83438_0, 64;
    %mov 138, 0, 1;
    %sub 9, 74, 65;
    %ix/get 4, 9, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 1, 2;
    %mov 9, 4, 1;
    %vpi_func 8 654 "$time", 75, 64;
    %mov 10, 75, 64;
    %mov 74, 0, 1;
    %load/v 75, v00B83490_0, 64;
    %mov 139, 0, 1;
    %sub 10, 75, 65;
    %ix/get 4, 10, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 2, 2;
    %mov 9, 4, 1;
    %vpi_func 8 655 "$time", 75, 64;
    %mov 10, 75, 64;
    %mov 74, 0, 1;
    %load/v 75, v00B834E8_0, 64;
    %mov 139, 0, 1;
    %sub 10, 75, 65;
    %ix/get 4, 10, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 3, 2;
    %mov 9, 4, 1;
    %vpi_func 8 656 "$time", 75, 64;
    %mov 10, 75, 64;
    %mov 74, 0, 1;
    %load/v 75, v00B83540_0, 64;
    %mov 139, 0, 1;
    %sub 10, 75, 65;
    %ix/get 4, 10, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.181, 8;
    %vpi_call 8 657 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time;
T_203.181 ;
    %load/v 8, v0080DE40_0, 1;
    %jmp/0xz  T_203.183, 8;
    %movi 8, 2, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B82B48, 8, 4;
    %load/v 8, v00A9EF18_0, 13;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B82A40, 8, 9;
    %load/v 8, v00A9E8E8_0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00A9E680, 8, 2;
    %jmp T_203.184;
T_203.183 ;
    %load/v 8, v0080E100_0, 1;
    %jmp/0xz  T_203.185, 8;
    %movi 8, 2, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B82B48, 8, 4;
    %load/v 8, v00A9EF18_0, 13;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B82A40, 8, 9;
    %load/v 8, v00A9E8E8_0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00A9E680, 8, 2;
T_203.185 ;
T_203.184 ;
    %load/v 8, v00B82C50_0, 1;
    %jmp/0xz  T_203.187, 8;
    %set/v v00B82C50_0, 0, 1;
    %ix/getv 3, v00B83938_0;
    %load/av 8, v00A9ED60, 1;
    %ix/getv 3, v00B83938_0;
    %load/av 9, v00B83DB0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.189, 8;
    %ix/getv 3, v00B83938_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v00B83A40, 1, 1;
t_8 ;
    %ix/getv 3, v00B83938_0;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v00B83990, 0, 32;
t_9 ;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.191, 8;
    %vpi_call 8 682 "$display", "%m : at time %t NOTE : Read interrupt Write with Autoprecharge", $time;
T_203.191 ;
T_203.189 ;
T_203.187 ;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.193, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.194;
T_203.193 ;
    %mov 8, 2, 1;
T_203.194 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_203.195, 8;
    %ix/getv 3, v00A9E8E8_0;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9ED60, 1, 1;
t_10 ;
    %ix/getv 3, v00A9E8E8_0;
   %jmp/1 t_11, 4;
   %ix/load 1, 0, 0;
   %set/av v00B82BA0, 0, 32;
t_11 ;
    %load/v 8, v00A9E8E8_0, 2;
    %set/v v00B83938_0, 8, 2;
    %ix/getv 3, v00A9E8E8_0;
   %jmp/1 t_12, 4;
   %ix/load 1, 0, 0;
   %set/av v00B83B48, 1, 1;
t_12 ;
T_203.195 ;
T_203.177 ;
    %load/v 8, v00B83D58_0, 1;
    %jmp/0xz  T_203.197, 8;
    %load/v 8, v00A9E8E8_0, 2;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v00B830C8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 1, 2;
    %mov 9, 4, 1;
    %load/v 10, v00B83120_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 2, 2;
    %mov 9, 4, 1;
    %load/v 10, v00B83178_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 3, 2;
    %mov 9, 4, 1;
    %load/v 10, v00B831D0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.199, 8;
    %vpi_call 8 701 "$display", "%m : at time %t ERROR: Bank is not Activated for Write", $time;
T_203.199 ;
    %load/v 8, v00A9E8E8_0, 2;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %vpi_func 8 705 "$time", 74, 64;
    %mov 9, 74, 64;
    %mov 73, 0, 1;
    %load/v 74, v00B83438_0, 64;
    %mov 138, 0, 1;
    %sub 9, 74, 65;
    %ix/get 4, 9, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 1, 2;
    %mov 9, 4, 1;
    %vpi_func 8 706 "$time", 75, 64;
    %mov 10, 75, 64;
    %mov 74, 0, 1;
    %load/v 75, v00B83490_0, 64;
    %mov 139, 0, 1;
    %sub 10, 75, 65;
    %ix/get 4, 10, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 2, 2;
    %mov 9, 4, 1;
    %vpi_func 8 707 "$time", 75, 64;
    %mov 10, 75, 64;
    %mov 74, 0, 1;
    %load/v 75, v00B834E8_0, 64;
    %mov 139, 0, 1;
    %sub 10, 75, 65;
    %ix/get 4, 10, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00A9E8E8_0, 2;
    %cmpi/u 9, 3, 2;
    %mov 9, 4, 1;
    %vpi_func 8 708 "$time", 75, 64;
    %mov 10, 75, 64;
    %mov 74, 0, 1;
    %load/v 75, v00B83540_0, 64;
    %mov 139, 0, 1;
    %sub 10, 75, 65;
    %ix/get 4, 10, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 2013265920, 4069; load=15.0000
    %cmp/wr 4, 5;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.201, 8;
    %vpi_call 8 709 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time;
T_203.201 ;
    %movi 8, 3, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B82B48, 8, 4;
    %load/v 8, v00A9EF18_0, 13;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B82A40, 8, 9;
    %load/v 8, v00A9E8E8_0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00A9E680, 8, 2;
    %load/v 8, v00B82C50_0, 1;
    %jmp/0xz  T_203.203, 8;
    %set/v v00B82C50_0, 0, 1;
    %ix/getv 3, v00B83938_0;
    %load/av 8, v00A9ED60, 1;
    %ix/getv 3, v00B83938_0;
    %load/av 9, v00B83DB0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.205, 8;
    %ix/getv 3, v00B83938_0;
   %jmp/1 t_13, 4;
   %ix/load 1, 0, 0;
   %set/av v00B83A40, 1, 1;
t_13 ;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.207, 8;
    %vpi_call 8 727 "$display", "%m : at time %t NOTE : Read Bank %h interrupt Write Bank %h with Autoprecharge", $time, v00A9E8E8_0, v00B83938_0;
T_203.207 ;
T_203.205 ;
T_203.203 ;
    %load/v 8, v00B82CA8_0, 1;
    %jmp/0xz  T_203.209, 8;
    %set/v v00B82CA8_0, 0, 1;
    %ix/getv 3, v00B83938_0;
    %load/av 8, v00A9ED60, 1;
    %ix/getv 3, v00B83938_0;
    %load/av 9, v00B83B48, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.211, 8;
    %ix/getv 3, v00B83938_0;
   %jmp/1 t_14, 4;
   %ix/load 1, 0, 0;
   %set/av v00B839E8, 1, 1;
t_14 ;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.213, 8;
    %vpi_call 8 742 "$display", "%m : at time %t NOTE : Write Bank %h interrupt Read Bank %h with Autoprecharge", $time, v00A9E8E8_0, v00B83938_0;
T_203.213 ;
T_203.211 ;
T_203.209 ;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.215, 4;
    %load/x1p 8, v00A9EF18_0, 1;
    %jmp T_203.216;
T_203.215 ;
    %mov 8, 2, 1;
T_203.216 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_203.217, 8;
    %ix/getv 3, v00A9E8E8_0;
   %jmp/1 t_15, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9ED60, 1, 1;
t_15 ;
    %ix/getv 3, v00A9E8E8_0;
   %jmp/1 t_16, 4;
   %ix/load 1, 0, 0;
   %set/av v00B82BA0, 0, 32;
t_16 ;
    %load/v 8, v00A9E8E8_0, 2;
    %set/v v00B83938_0, 8, 2;
    %ix/getv 3, v00A9E8E8_0;
   %jmp/1 t_17, 4;
   %ix/load 1, 0, 0;
   %set/av v00B83DB0, 1, 1;
t_17 ;
T_203.217 ;
T_203.197 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83DB0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.219, 8;
    %vpi_func 8 767 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B832D8_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v00A9E5D0_0, 1;
    %load/v 10, v00B83D00_0, 1;
    %or 9, 10, 1;
    %movi 10, 1, 32;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B82BA0, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %load/v 10, v00A9E578_0, 1;
    %movi 11, 2, 32;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E520_0, 1;
    %movi 11, 4, 32;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E1B0_0, 1;
    %movi 11, 8, 32;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83A40, 1;
    %movi 10, 1, 32;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B83990, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.221, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00A9ED60, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B83DB0, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B83A40, 0, 1;
    %set/v v00B830C8_0, 1, 1;
    %set/v v00AF4B58_0, 0, 1;
    %vpi_func 8 778 "$time", 8, 64;
    %ix/get 4, 8, 64;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1879048192, 4068; load=7.00000
    %add/wr 4, 5;
    %cvt/vr 8, 4, 64;
    %set/v v00B83750_0, 8, 64;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.223, 8;
    %vpi_call 8 780 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time;
T_203.223 ;
T_203.221 ;
T_203.219 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83DB0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.225, 8;
    %vpi_func 8 785 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83330_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v00A9E5D0_0, 1;
    %load/v 10, v00B83D00_0, 1;
    %or 9, 10, 1;
    %movi 10, 1, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B82BA0, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %load/v 10, v00A9E578_0, 1;
    %movi 11, 2, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E520_0, 1;
    %movi 11, 4, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E1B0_0, 1;
    %movi 11, 8, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83A40, 1;
    %movi 10, 1, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B83990, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.227, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00A9ED60, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B83DB0, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B83A40, 0, 1;
    %set/v v00B83120_0, 1, 1;
    %set/v v00A9F078_0, 0, 1;
    %vpi_func 8 796 "$time", 8, 64;
    %ix/get 4, 8, 64;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1879048192, 4068; load=7.00000
    %add/wr 4, 5;
    %cvt/vr 8, 4, 64;
    %set/v v00B837A8_0, 8, 64;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.229, 8;
    %vpi_call 8 798 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time;
T_203.229 ;
T_203.227 ;
T_203.225 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83DB0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.231, 8;
    %vpi_func 8 803 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83388_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v00A9E5D0_0, 1;
    %load/v 10, v00B83D00_0, 1;
    %or 9, 10, 1;
    %movi 10, 1, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B82BA0, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %load/v 10, v00A9E578_0, 1;
    %movi 11, 2, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E520_0, 1;
    %movi 11, 4, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E1B0_0, 1;
    %movi 11, 8, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83A40, 1;
    %movi 10, 1, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B83990, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.233, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00A9ED60, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B83DB0, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B83A40, 0, 1;
    %set/v v00B83178_0, 1, 1;
    %set/v v00A9F020_0, 0, 1;
    %vpi_func 8 814 "$time", 8, 64;
    %ix/get 4, 8, 64;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1879048192, 4068; load=7.00000
    %add/wr 4, 5;
    %cvt/vr 8, 4, 64;
    %set/v v00B83800_0, 8, 64;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.235, 8;
    %vpi_call 8 816 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time;
T_203.235 ;
T_203.233 ;
T_203.231 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83DB0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.237, 8;
    %vpi_func 8 821 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B833E0_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v00A9E5D0_0, 1;
    %load/v 10, v00B83D00_0, 1;
    %or 9, 10, 1;
    %movi 10, 1, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B82BA0, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %load/v 10, v00A9E578_0, 1;
    %movi 11, 2, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E520_0, 1;
    %movi 11, 4, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E1B0_0, 1;
    %movi 11, 8, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83A40, 1;
    %movi 10, 1, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B83990, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.239, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00A9ED60, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B83DB0, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B83A40, 0, 1;
    %set/v v00B831D0_0, 1, 1;
    %set/v v00A9EFC8_0, 0, 1;
    %vpi_func 8 832 "$time", 8, 64;
    %ix/get 4, 8, 64;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1879048192, 4068; load=7.00000
    %add/wr 4, 5;
    %cvt/vr 8, 4, 64;
    %set/v v00B83888_0, 8, 64;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.241, 8;
    %vpi_call 8 834 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time;
T_203.241 ;
T_203.239 ;
T_203.237 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83B48, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.243, 8;
    %vpi_func 8 845 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B832D8_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v00A9E5D0_0, 1;
    %movi 10, 1, 32;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B82BA0, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %load/v 10, v00A9E578_0, 1;
    %movi 11, 2, 32;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E520_0, 1;
    %movi 11, 4, 32;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E1B0_0, 1;
    %movi 11, 8, 32;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B839E8, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.245, 8;
    %set/v v00B830C8_0, 1, 1;
    %set/v v00AF4B58_0, 0, 1;
    %vpi_func 8 853 "$time", 8, 64;
    %set/v v00B83750_0, 8, 64;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00A9ED60, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B83B48, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v00B839E8, 0, 1;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.247, 8;
    %vpi_call 8 858 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time;
T_203.247 ;
T_203.245 ;
T_203.243 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83B48, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.249, 8;
    %vpi_func 8 863 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83330_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v00A9E5D0_0, 1;
    %movi 10, 1, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B82BA0, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %load/v 10, v00A9E578_0, 1;
    %movi 11, 2, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E520_0, 1;
    %movi 11, 4, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E1B0_0, 1;
    %movi 11, 8, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B839E8, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.251, 8;
    %set/v v00B83120_0, 1, 1;
    %set/v v00A9F078_0, 0, 1;
    %vpi_func 8 871 "$time", 8, 64;
    %set/v v00B837A8_0, 8, 64;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00A9ED60, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B83B48, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v00B839E8, 0, 1;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.253, 8;
    %vpi_call 8 876 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time;
T_203.253 ;
T_203.251 ;
T_203.249 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83B48, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.255, 8;
    %vpi_func 8 881 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B83388_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v00A9E5D0_0, 1;
    %movi 10, 1, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B82BA0, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %load/v 10, v00A9E578_0, 1;
    %movi 11, 2, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E520_0, 1;
    %movi 11, 4, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E1B0_0, 1;
    %movi 11, 8, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B839E8, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.257, 8;
    %set/v v00B83178_0, 1, 1;
    %set/v v00A9F020_0, 0, 1;
    %vpi_func 8 889 "$time", 8, 64;
    %set/v v00B83800_0, 8, 64;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00A9ED60, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B83B48, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00B839E8, 0, 1;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.259, 8;
    %vpi_call 8 894 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time;
T_203.259 ;
T_203.257 ;
T_203.255 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9ED60, 1;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B83B48, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_203.261, 8;
    %vpi_func 8 899 "$time", 73, 64;
    %mov 8, 73, 64;
    %mov 72, 0, 1;
    %load/v 73, v00B833E0_0, 64;
    %mov 137, 0, 1;
    %sub 8, 73, 65;
    %ix/get 4, 8, 65;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1241513984, 4071; load=37.0000
    %cmp/wr 5, 4;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v00A9E5D0_0, 1;
    %movi 10, 1, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 42, v00B82BA0, 32;
    %cmp/s 10, 42, 32;
    %or 5, 4, 1;
    %mov 10, 5, 1;
    %and 9, 10, 1;
    %load/v 10, v00A9E578_0, 1;
    %movi 11, 2, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E520_0, 1;
    %movi 11, 4, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %load/v 10, v00A9E1B0_0, 1;
    %movi 11, 8, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 43, v00B82BA0, 32;
    %cmp/s 11, 43, 32;
    %or 5, 4, 1;
    %mov 11, 5, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 9, v00B839E8, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.263, 8;
    %set/v v00B831D0_0, 1, 1;
    %set/v v00A9EFC8_0, 0, 1;
    %vpi_func 8 907 "$time", 8, 64;
    %set/v v00B83888_0, 8, 64;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00A9ED60, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B83B48, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v00B839E8, 0, 1;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.265, 8;
    %vpi_call 8 912 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time;
T_203.265 ;
T_203.263 ;
T_203.261 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82B48, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_203.267, 4;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E6D8, 2;
    %load/v 10, v00A9E890_0, 2;
    %cmp/u 8, 10, 2;
    %mov 8, 4, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v00AF4B00, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_203.269, 8;
    %load/v 8, v00B82CA8_0, 1;
    %jmp/0xz  T_203.271, 8;
    %set/v v00B82CA8_0, 0, 1;
T_203.271 ;
T_203.269 ;
    %jmp T_203.268;
T_203.267 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82B48, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 6, 5;
    %jmp/0xz  T_203.273, 4;
    %load/v 8, v00B82CA8_0, 1;
    %jmp/0xz  T_203.275, 8;
    %set/v v00B82CA8_0, 0, 1;
T_203.275 ;
T_203.273 ;
T_203.268 ;
    %load/v 8, v00B82CA8_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_203.277, 4;
    %ix/load 0, 16, 0;
    %assign/v0 v00B82E60_0, 30, 3;
T_203.277 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82B48, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 2, 5;
    %jmp/0xz  T_203.279, 4;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E680, 2;
    %set/v v00A9E890_0, 8, 2;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82A40, 9;
    %set/v v00B829E8_0, 8, 9;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82A40, 9;
    %set/v v00B82A98_0, 8, 9;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E680, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_203.281, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_203.282, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_203.283, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_203.284, 6;
    %jmp T_203.285;
T_203.281 ;
    %load/v 8, v00A9ED08_0, 13;
    %set/v v00B83BA0_0, 8, 13;
    %jmp T_203.285;
T_203.282 ;
    %load/v 8, v00A9E9F0_0, 13;
    %set/v v00B83BA0_0, 8, 13;
    %jmp T_203.285;
T_203.283 ;
    %load/v 8, v00A9E998_0, 13;
    %set/v v00B83BA0_0, 8, 13;
    %jmp T_203.285;
T_203.284 ;
    %load/v 8, v00A9E940_0, 13;
    %set/v v00B83BA0_0, 8, 13;
    %jmp T_203.285;
T_203.285 ;
    %set/v v00A9E628_0, 0, 9;
    %set/v v00B82C50_0, 0, 1;
    %set/v v00B82CA8_0, 1, 1;
    %jmp T_203.280;
T_203.279 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82B48, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 3, 5;
    %jmp/0xz  T_203.286, 4;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E680, 2;
    %set/v v00A9E890_0, 8, 2;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82A40, 9;
    %set/v v00B829E8_0, 8, 9;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00B82A40, 9;
    %set/v v00B82A98_0, 8, 9;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A9E680, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_203.288, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_203.289, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_203.290, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_203.291, 6;
    %jmp T_203.292;
T_203.288 ;
    %load/v 8, v00A9ED08_0, 13;
    %set/v v00B83BA0_0, 8, 13;
    %jmp T_203.292;
T_203.289 ;
    %load/v 8, v00A9E9F0_0, 13;
    %set/v v00B83BA0_0, 8, 13;
    %jmp T_203.292;
T_203.290 ;
    %load/v 8, v00A9E998_0, 13;
    %set/v v00B83BA0_0, 8, 13;
    %jmp T_203.292;
T_203.291 ;
    %load/v 8, v00A9E940_0, 13;
    %set/v v00B83BA0_0, 8, 13;
    %jmp T_203.292;
T_203.292 ;
    %set/v v00A9E628_0, 0, 9;
    %set/v v00B82C50_0, 1, 1;
    %set/v v00B82CA8_0, 0, 1;
T_203.286 ;
T_203.280 ;
    %load/v 8, v00B82C50_0, 1;
    %jmp/0xz  T_203.293, 8;
    %load/v 8, v00A9E890_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_203.295, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_203.296, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_203.297, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_203.298, 6;
    %jmp T_203.299;
T_203.295 ;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E838, 16;
    %set/v v00B82E08_0, 8, 16;
    %jmp T_203.299;
T_203.296 ;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E7E0, 16;
    %set/v v00B82E08_0, 8, 16;
    %jmp T_203.299;
T_203.297 ;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E788, 16;
    %set/v v00B82E08_0, 8, 16;
    %jmp T_203.299;
T_203.298 ;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E730, 16;
    %set/v v00B82E08_0, 8, 16;
    %jmp T_203.299;
T_203.299 ;
    %load/v 8, v00B82EB8_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_203.300, 4;
    %load/v 8, v00B82D58_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v00B82E08_0, 8, 8;
T_203.300 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.302, 4;
    %load/x1p 8, v00B82EB8_0, 1;
    %jmp T_203.303;
T_203.302 ;
    %mov 8, 2, 1;
T_203.303 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_203.304, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.306, 4;
    %load/x1p 8, v00B82D58_0, 8;
    %jmp T_203.307;
T_203.306 ;
    %mov 8, 2, 8;
T_203.307 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %set/x0 v00B82E08_0, 8, 8;
T_203.304 ;
    %load/v 8, v00A9E890_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_203.308, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_203.309, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_203.310, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_203.311, 6;
    %jmp T_203.312;
T_203.308 ;
    %load/v 8, v00B82E08_0, 16;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
   %jmp/1 t_18, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E838, 8, 16;
t_18 ;
    %jmp T_203.312;
T_203.309 ;
    %load/v 8, v00B82E08_0, 16;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
   %jmp/1 t_19, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E7E0, 8, 16;
t_19 ;
    %jmp T_203.312;
T_203.310 ;
    %load/v 8, v00B82E08_0, 16;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
   %jmp/1 t_20, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E788, 8, 16;
t_20 ;
    %jmp T_203.312;
T_203.311 ;
    %load/v 8, v00B82E08_0, 16;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
   %jmp/1 t_21, 4;
   %ix/load 1, 0, 0;
   %set/av v00A9E730, 8, 16;
t_21 ;
    %jmp T_203.312;
T_203.312 ;
    %load/v 8, v00B82EB8_0, 2;
    %cmpi/u 8, 3, 2;
    %inv 6, 1;
    %jmp/0xz  T_203.313, 6;
    %vpi_func 8 992 "$time", 8, 64;
    %ix/getv 3, v00A9E890_0;
   %jmp/1 t_22, 4;
   %ix/load 1, 0, 0;
   %set/av v00B83C50, 8, 64;
t_22 ;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.315, 8;
    %vpi_call 8 995 "$display", "%m : at time %t WRITE: Bank = %h Row = %h, Col = %h, Data = %h", $time, v00A9E890_0, v00B83BA0_0, v00B829E8_0, v00B82E08_0;
T_203.315 ;
    %jmp T_203.314;
T_203.313 ;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.317, 8;
    %vpi_call 8 999 "$display", "%m : at time %t WRITE: Bank = %h Row = %h, Col = %h, Data = Hi-Z due to DQM", $time, v00A9E890_0, v00B83BA0_0, v00B829E8_0;
T_203.317 ;
T_203.314 ;
    %delay 54, 0;
    %fork TD_wb_sdram_ctrl_tb.MEM0.Burst_decode, S_00AD6258;
    %join;
    %jmp T_203.294;
T_203.293 ;
    %load/v 8, v00B82CA8_0, 1;
    %jmp/0xz  T_203.319, 8;
    %load/v 8, v00A9E890_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_203.321, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_203.322, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_203.323, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_203.324, 6;
    %jmp T_203.325;
T_203.321 ;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E838, 16;
    %set/v v00B82E08_0, 8, 16;
    %jmp T_203.325;
T_203.322 ;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E7E0, 16;
    %set/v v00B82E08_0, 8, 16;
    %jmp T_203.325;
T_203.323 ;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E788, 16;
    %set/v v00B82E08_0, 8, 16;
    %jmp T_203.325;
T_203.324 ;
    %load/v 24, v00B829E8_0, 9;
    %load/v 33, v00B83BA0_0, 13;
    %ix/get 3, 24, 22;
    %load/av 8, v00A9E730, 16;
    %set/v v00B82E08_0, 8, 16;
    %jmp T_203.325;
T_203.325 ;
    %load/v 8, v00B82F10_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_203.326, 8;
    %ix/load 0, 0, 0;
    %set/x0 v00B82E08_0, 3, 8;
T_203.326 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_203.328, 4;
    %load/x1p 8, v00B82F10_0, 1;
    %jmp T_203.329;
T_203.328 ;
    %mov 8, 2, 1;
T_203.329 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_203.330, 8;
    %ix/load 0, 8, 0;
    %set/x0 v00B82E08_0, 3, 8;
T_203.330 ;
    %load/v 8, v00B82F10_0, 2;
    %cmpi/u 8, 3, 2;
    %inv 6, 1;
    %jmp/0xz  T_203.332, 6;
    %load/v 8, v00B82E08_0, 16;
    %set/v v00B84A98_0, 8, 16;
    %movi 8, 54, 7;
    %ix/get 0, 8, 7;
    %delayx 0;
    %load/v 8, v00B84A98_0, 16;
    %set/v v00B82E60_0, 8, 16;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.334, 8;
    %vpi_call 8 1027 "$display", "%m : at time %t READ : Bank = %h Row = %h, Col = %h, Data = %h", $time, v00A9E890_0, v00B83BA0_0, v00B829E8_0, v00B82E60_0;
T_203.334 ;
    %jmp T_203.333;
T_203.332 ;
    %set/v v00B84AF0_0, 3, 16;
    %movi 8, 54, 7;
    %ix/get 0, 8, 7;
    %delayx 0;
    %load/v 8, v00B84AF0_0, 16;
    %set/v v00B82E60_0, 8, 16;
    %load/v 8, v00B82D00_0, 1;
    %jmp/0xz  T_203.336, 8;
    %vpi_call 8 1032 "$display", "%m : at time %t READ : Bank = %h Row = %h, Col = %h, Data = Hi-Z due to DQM", $time, v00A9E890_0, v00B83BA0_0, v00B829E8_0;
T_203.336 ;
T_203.333 ;
    %fork TD_wb_sdram_ctrl_tb.MEM0.Burst_decode, S_00AD6258;
    %join;
T_203.319 ;
T_203.294 ;
    %jmp T_203;
    .thread T_203;
    .scope S_00AD4058;
T_204 ;
    %set/v v00BA2468_0, 1, 1;
    %end;
    .thread T_204;
    .scope S_00AD4058;
T_205 ;
    %delay 100, 0;
    %load/v 8, v00BA2468_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA2468_0, 0, 8;
    %jmp T_205;
    .thread T_205;
    .scope S_00AD4058;
T_206 ;
    %set/v v00BA2410_0, 1, 1;
    %end;
    .thread T_206;
    .scope S_00AD4058;
T_207 ;
    %delay 50, 0;
    %load/v 8, v00BA2410_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00BA2410_0, 0, 8;
    %jmp T_207;
    .thread T_207;
    .scope S_00AD4058;
T_208 ;
    %set/v v00BA2990_0, 1, 1;
    %end;
    .thread T_208;
    .scope S_00AD4058;
T_209 ;
    %set/v v00BA2678_0, 0, 1;
    %end;
    .thread T_209;
    .scope S_00AD4058;
T_210 ;
    %set/v v00BA28E0_0, 0, 1;
    %end;
    .thread T_210;
    .scope S_00AD4058;
T_211 ;
    %set/v v00BA2938_0, 0, 1;
    %end;
    .thread T_211;
    .scope S_00AD4058;
T_212 ;
    %set/v v00BA2620_0, 0, 3;
    %end;
    .thread T_212;
    .scope S_00AD4058;
T_213 ;
    %set/v v00BA25C8_0, 0, 2;
    %end;
    .thread T_213;
    .scope S_00AD4058;
T_214 ;
    %set/v v00BA2570_0, 0, 23;
    %end;
    .thread T_214;
    .scope S_00AD4058;
T_215 ;
    %set/v v00BA2888_0, 0, 4;
    %end;
    .thread T_215;
    .scope S_00AD4058;
T_216 ;
    %set/v v00BA2728_0, 0, 32;
    %end;
    .thread T_216;
    .scope S_00AD4058;
T_217 ;
    %fork t_24, S_00AD48D8;
    %jmp t_23;
    .scope S_00AD48D8;
t_24 ;
    %vpi_call 2 36 "$dumpfile", "tb.vcd";
    %vpi_call 2 37 "$dumpvars";
    %delay 20, 0;
    %set/v v00BA2990_0, 1, 1;
    %delay 200, 0;
    %set/v v00BA2990_0, 0, 1;
T_217.0 ;
    %load/v 8, v00BA2518_0, 1;
    %inv 8, 1;
    %jmp/0xz T_217.1, 8;
    %set/v v00BA2678_0, 0, 1;
    %set/v v00BA28E0_0, 0, 1;
    %delay 200, 0;
    %set/v v00BA2678_0, 1, 1;
    %set/v v00BA28E0_0, 1, 1;
T_217.2 ;
    %load/v 8, v00BA2518_0, 1;
    %inv 8, 1;
    %load/v 9, v00BA27D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz T_217.3, 8;
    %delay 200, 0;
    %jmp T_217.2;
T_217.3 ;
    %jmp T_217.0;
T_217.1 ;
    %set/v v00BA2678_0, 0, 1;
    %set/v v00BA28E0_0, 0, 1;
    %delay 400, 0;
    %movi 8, 2, 3;
    %set/v v00BA2620_0, 8, 3;
    %set/v v00BA2678_0, 1, 1;
    %set/v v00BA28E0_0, 1, 1;
    %set/v v00BA2938_0, 1, 1;
    %set/v v00BA2570_0, 0, 23;
    %set/v v00BA2888_0, 1, 4;
    %vpi_func 2 58 "$random", 8, 32;
    %set/v v00BA2728_0, 8, 32;
    %movi 8, 1, 32;
    %set/v v00BA24C0_0, 8, 32;
T_217.4 ;
    %load/v 8, v00BA24C0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_217.5, 5;
    %delay 200, 0;
T_217.6 ;
    %load/v 8, v00BA2518_0, 1;
    %inv 8, 1;
    %jmp/0xz T_217.7, 8;
    %delay 200, 0;
    %jmp T_217.6;
T_217.7 ;
    %load/v 8, v00BA24C0_0, 32;
    %cmpi/u 8, 15, 32;
    %jmp/0xz  T_217.8, 4;
    %set/v v00BA2620_0, 1, 3;
T_217.8 ;
    %load/v 8, v00BA24C0_0, 4; Only need 4 of 32 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v00BA2570_0, 8, 4;
    %vpi_func 2 64 "$random", 8, 32;
    %set/v v00BA2728_0, 8, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00BA24C0_0, 32;
    %set/v v00BA24C0_0, 8, 32;
    %jmp T_217.4;
T_217.5 ;
    %delay 200, 0;
    %set/v v00BA2678_0, 0, 1;
    %set/v v00BA28E0_0, 0, 1;
    %set/v v00BA2938_0, 0, 1;
    %delay 400, 0;
    %movi 8, 2, 3;
    %set/v v00BA2620_0, 8, 3;
    %set/v v00BA2678_0, 1, 1;
    %set/v v00BA28E0_0, 1, 1;
    %set/v v00BA2938_0, 0, 1;
    %set/v v00BA2570_0, 0, 23;
    %movi 8, 1, 32;
    %set/v v00BA24C0_0, 8, 32;
T_217.10 ;
    %load/v 8, v00BA24C0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_217.11, 5;
    %delay 200, 0;
T_217.12 ;
    %load/v 8, v00BA2518_0, 1;
    %inv 8, 1;
    %jmp/0xz T_217.13, 8;
    %delay 200, 0;
    %jmp T_217.12;
T_217.13 ;
    %load/v 8, v00BA24C0_0, 32;
    %cmpi/u 8, 15, 32;
    %jmp/0xz  T_217.14, 4;
    %set/v v00BA2620_0, 1, 3;
T_217.14 ;
    %load/v 8, v00BA24C0_0, 4; Only need 4 of 32 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v00BA2570_0, 8, 4;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00BA24C0_0, 32;
    %set/v v00BA24C0_0, 8, 32;
    %jmp T_217.10;
T_217.11 ;
    %delay 200, 0;
    %set/v v00BA2678_0, 0, 1;
    %set/v v00BA28E0_0, 0, 1;
    %delay 200, 0;
    %set/v v00BA2620_0, 0, 3;
    %set/v v00BA2678_0, 1, 1;
    %set/v v00BA28E0_0, 1, 1;
    %set/v v00BA2938_0, 0, 1;
    %set/v v00BA2570_0, 0, 23;
T_217.16 ;
    %load/v 8, v00BA2518_0, 1;
    %inv 8, 1;
    %jmp/0xz T_217.17, 8;
    %delay 200, 0;
    %jmp T_217.16;
T_217.17 ;
    %set/v v00BA2678_0, 0, 1;
    %set/v v00BA28E0_0, 0, 1;
    %delay 6000, 0;
    %vpi_call 2 90 "$display", "Test completed.";
    %vpi_call 2 91 "$finish";
    %end;
    .scope S_00AD4058;
t_23 %join;
    %end;
    .thread T_217;
    .scope S_00AD4058;
T_218 ;
    %fork t_26, S_00AD4498;
    %jmp t_25;
    .scope S_00AD4498;
t_26 ;
    %delay 7500000, 0;
    %vpi_call 2 98 "$display", "ERROR: Unclean exit";
    %vpi_call 2 99 "$finish";
    %end;
    .scope S_00AD4058;
t_25 %join;
    %end;
    .thread T_218;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "wb_sdram_ctrl_tb.v";
    "wb_sdram_ctrl.v";
    "misc.v";
    "ddr_datapath.v";
    "rfc.v";
    "fib20.v";
    "sdram256mbit.v";
