<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver iomodule v2_1: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XIOModule_Config Member List</h1>This is the complete list of members for <a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#ac6ae9a061286b668acd886f7489d62d6">AckBeforeService</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a68d551b0b51bcb14ebe271d3d1da2b2a">BaseAddress</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a142cd1bf70c176a0caec835083eb2281">BaseVector</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a712c14652d2ff15fe02b91085dc302ad">BaudRate</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a810c8e527dc561b0591c40ee8da5e8d5">DeviceId</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#aeca1391618560858c7824ad421da3ff7">FastIntr</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a3facc890f389449037d148efbdd8e989">GpoInit</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#afcb02fbe1f9b90712964890a1429373d">HandlerTable</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#af0f55a923987c88258fa20e1e6e24fb3">InputClockHz</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a07cb503a1259e99f7c58f24b8fc13e0f">IoBaseAddress</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#af918e849ecf4c42ea56df244bde6f7e6">Options</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a3ada4c4c2e16a8061c5bb91cd15841b4">PitMask</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a5c0381d3b8d1e99b208b782614f11f0d">PitPrescaler</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#ae298eeffae861524bf2c6c28bff619fb">PitReadable</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#afa1a7a766b5e49c877ef0a95f78a374f">PitSize</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_i_o_module___config.html#a3ebe198577cb922a5427f7d1bb1764bd">PitUsed</a></td><td><a class="el" href="struct_x_i_o_module___config.html">XIOModule_Config</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
