```verilog
module top_module (
    input wire [2:0] in,
    output wire [1:0] out
);

    // Population count logic: Count the number of 1's in the input vector
    assign out = in[0] + in[1] + in[2];

endmodule
```