{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 10:00:23 2023 " "Info: Processing started: Wed Feb 01 10:00:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exam5 -c exam5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exam5 -c exam5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exam5.v(101) " "Warning (10268): Verilog HDL information at exam5.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exam5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exam5.v" { { "Info" "ISGN_ENTITY_NAME" "1 exam5 " "Info: Found entity 1: exam5" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exam5 " "Info: Elaborating entity \"exam5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_sel exam5.v(7) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(7): object \"en_sel\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_7 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_7\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_8 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_8\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_10 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_10\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_11 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_11\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_13 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_13\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_14 exam5.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(13): object \"two_14\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_flag exam5.v(19) " "Warning (10036): Verilog HDL or VHDL warning at exam5.v(19): object \"read_flag\" assigned a value but never read" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam5.v(39) " "Warning (10230): Verilog HDL assignment warning at exam5.v(39): truncated value with size 32 to match size of target (16)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam5.v(50) " "Warning (10230): Verilog HDL assignment warning at exam5.v(50): truncated value with size 32 to match size of target (16)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle exam5.v(71) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(71): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start exam5.v(76) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(76): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start exam5.v(77) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(77): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_wait exam5.v(82) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(82): variable \"start_wait\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_wait exam5.v(83) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(83): variable \"start_wait\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "convert exam5.v(88) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(88): variable \"convert\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_wait exam5.v(89) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(89): variable \"start_wait\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "convert exam5.v(91) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(91): variable \"convert\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle exam5.v(96) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(96): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle exam5.v(97) " "Warning (10235): Verilog HDL Always Construct warning at exam5.v(97): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "idle exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"idle\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_wait exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"start_wait\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "convert exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"convert\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs_n exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"cs_n\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_n exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"wr_n\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_n exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"rd_n\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "anext_state exam5.v(61) " "Warning (10240): Verilog HDL Always Construct warning at exam5.v(61): inferring latch(es) for variable \"anext_state\", which holds its previous value in one or more paths through the always construct" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam5.v(104) " "Warning (10230): Verilog HDL assignment warning at exam5.v(104): truncated value with size 32 to match size of target (16)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(168) " "Warning (10230): Verilog HDL assignment warning at exam5.v(168): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(169) " "Warning (10230): Verilog HDL assignment warning at exam5.v(169): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(170) " "Warning (10230): Verilog HDL assignment warning at exam5.v(170): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(171) " "Warning (10230): Verilog HDL assignment warning at exam5.v(171): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(172) " "Warning (10230): Verilog HDL assignment warning at exam5.v(172): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(173) " "Warning (10230): Verilog HDL assignment warning at exam5.v(173): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(179) " "Warning (10230): Verilog HDL assignment warning at exam5.v(179): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(183) " "Warning (10230): Verilog HDL assignment warning at exam5.v(183): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam5.v(187) " "Warning (10230): Verilog HDL assignment warning at exam5.v(187): truncated value with size 32 to match size of target (8)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rs exam5.v(5) " "Warning (10034): Output port \"rs\" at exam5.v(5) has no driver" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "en exam5.v(5) " "Warning (10034): Output port \"en\" at exam5.v(5) has no driver" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rw exam5.v(5) " "Warning (10034): Output port \"rw\" at exam5.v(5) has no driver" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.11 exam5.v(61) " "Info (10041): Inferred latch for \"anext_state.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.10 exam5.v(61) " "Info (10041): Inferred latch for \"anext_state.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.01 exam5.v(61) " "Info (10041): Inferred latch for \"anext_state.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.00 exam5.v(61) " "Info (10041): Inferred latch for \"anext_state.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_n exam5.v(61) " "Info (10041): Inferred latch for \"rd_n\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_n exam5.v(61) " "Info (10041): Inferred latch for \"wr_n\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs_n exam5.v(61) " "Info (10041): Inferred latch for \"cs_n\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.11 exam5.v(61) " "Info (10041): Inferred latch for \"convert.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.10 exam5.v(61) " "Info (10041): Inferred latch for \"convert.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.01 exam5.v(61) " "Info (10041): Inferred latch for \"convert.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.00 exam5.v(61) " "Info (10041): Inferred latch for \"convert.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.11 exam5.v(61) " "Info (10041): Inferred latch for \"start_wait.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.10 exam5.v(61) " "Info (10041): Inferred latch for \"start_wait.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.01 exam5.v(61) " "Info (10041): Inferred latch for \"start_wait.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.00 exam5.v(61) " "Info (10041): Inferred latch for \"start_wait.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.11 exam5.v(61) " "Info (10041): Inferred latch for \"start.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.10 exam5.v(61) " "Info (10041): Inferred latch for \"start.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.01 exam5.v(61) " "Info (10041): Inferred latch for \"start.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.00 exam5.v(61) " "Info (10041): Inferred latch for \"start.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.11 exam5.v(61) " "Info (10041): Inferred latch for \"idle.11\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.10 exam5.v(61) " "Info (10041): Inferred latch for \"idle.10\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.01 exam5.v(61) " "Info (10041): Inferred latch for \"idle.01\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.00 exam5.v(61) " "Info (10041): Inferred latch for \"idle.00\" at exam5.v(61)" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "exam5.v" "Div0" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 118 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "exam5.v" "Mod0" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 120 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 118 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 118 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_veo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_veo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_veo " "Info: Found entity 1: lpm_divide_veo" {  } { { "db/lpm_divide_veo.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_divide_veo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Info: Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/abs_divider_jbg.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ble.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ble.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ble " "Info: Found entity 1: alt_u_div_ble" {  } { { "db/alt_u_div_ble.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_ble.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Info: Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_k7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7c " "Info: Found entity 1: add_sub_l7c" {  } { { "db/add_sub_l7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m7c " "Info: Found entity 1: add_sub_m7c" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_m7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_cd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_cd9 " "Info: Found entity 1: lpm_abs_cd9" {  } { { "db/lpm_abs_cd9.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_abs_cd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_le9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_le9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_le9 " "Info: Found entity 1: lpm_abs_le9" {  } { { "db/lpm_abs_le9.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_abs_le9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l0f " "Info: Found entity 1: add_sub_l0f" {  } { { "db/add_sub_l0f.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l0f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_cve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cve " "Info: Found entity 1: add_sub_cve" {  } { { "db/add_sub_cve.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_cve.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 120 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 120 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v6o.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_v6o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v6o " "Info: Found entity 1: lpm_divide_v6o" {  } { { "db/lpm_divide_v6o.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_divide_v6o.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_gbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_gbg " "Info: Found entity 1: abs_divider_gbg" {  } { { "db/abs_divider_gbg.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/abs_divider_gbg.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5le.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_5le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5le " "Info: Found entity 1: alt_u_div_5le" {  } { { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9d9 " "Info: Found entity 1: lpm_abs_9d9" {  } { { "db/lpm_abs_9d9.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_abs_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Info: Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_9ve.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "rw GND " "Warning (13410): Pin \"rw\" is stuck at GND" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs GND " "Warning (13410): Pin \"rs\" is stuck at GND" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en GND " "Warning (13410): Pin \"en\" is stuck at GND" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "acurrent_state~19 " "Info: Register \"acurrent_state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "acurrent_state~20 " "Info: Register \"acurrent_state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_reg\[0\] " "Info: Register \"data_reg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_reg\[1\] " "Info: Register \"data_reg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_reg\[2\] " "Info: Register \"data_reg\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adata\[2\] " "Warning (15610): No output dependent on input pin \"adata\[2\]\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adata\[1\] " "Warning (15610): No output dependent on input pin \"adata\[1\]\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adata\[0\] " "Warning (15610): No output dependent on input pin \"adata\[0\]\"" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Info: Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Info: Implemented 163 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/sdaf/exam5.map.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/sdaf/exam5.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 10:00:24 2023 " "Info: Processing ended: Wed Feb 01 10:00:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 10:00:24 2023 " "Info: Processing started: Wed Feb 01 10:00:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exam5 -c exam5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off exam5 -c exam5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "exam5 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"exam5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "Warning: No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rw " "Info: Pin rw not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rw } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs " "Info: Pin rs not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rs } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs_n " "Info: Pin cs_n not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { cs_n } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 2 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_n " "Info: Pin rd_n not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rd_n } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 2 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_n " "Info: Pin wr_n not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { wr_n } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 2 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[0\] " "Info: Pin dataout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[0] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[1\] " "Info: Pin dataout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[1] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[2\] " "Info: Pin dataout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[2] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[3\] " "Info: Pin dataout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[3] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[4\] " "Info: Pin dataout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[4] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[5\] " "Info: Pin dataout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[5] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[6\] " "Info: Pin dataout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[6] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[7\] " "Info: Pin dataout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[7] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[0\] " "Info: Pin en_s\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[0] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[1\] " "Info: Pin en_s\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[1] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[2\] " "Info: Pin en_s\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[2] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[3\] " "Info: Pin en_s\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[3] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[4\] " "Info: Pin en_s\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[4] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[5\] " "Info: Pin en_s\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[5] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[6\] " "Info: Pin en_s\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[6] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[7\] " "Info: Pin en_s\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[7] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[2\] " "Info: Pin adata\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[2] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[1\] " "Info: Pin adata\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[1] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[0\] " "Info: Pin adata\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[0] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rst } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { clk } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "intr_n " "Info: Pin intr_n not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { intr_n } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 6 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intr_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[7\] " "Info: Pin adata\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[7] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[6\] " "Info: Pin adata\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[6] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[5\] " "Info: Pin adata\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[5] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[4\] " "Info: Pin adata\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[4] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[3\] " "Info: Pin adata\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[3] } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock in PIN 20 " "Info: Automatically promoted some destinations of signal \"rst\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[15\] " "Info: Destination \"cnt_scan\[15\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[14\] " "Info: Destination \"cnt_scan\[14\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[13\] " "Info: Destination \"cnt_scan\[13\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[12\] " "Info: Destination \"cnt_scan\[12\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[11\] " "Info: Destination \"cnt_scan\[11\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[10\] " "Info: Destination \"cnt_scan\[10\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[9\] " "Info: Destination \"cnt_scan\[9\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[8\] " "Info: Destination \"cnt_scan\[8\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[7\] " "Info: Destination \"cnt_scan\[7\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[6\] " "Info: Destination \"cnt_scan\[6\]\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lcd_clk Global clock " "Info: Automatically promoted some destinations of signal \"lcd_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_clk " "Info: Destination \"lcd_clk\" may be non-global or may not use global clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 11 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 11 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 9 22 0 " "Info: Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 9 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 24 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.608 ns register register " "Info: Estimated most critical path is register to register delay of 9.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_reg\[5\] 1 REG LAB_X3_Y7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y7; Fanout = 2; REG Node = 'data_reg\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_reg[5] } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.978 ns) 3.046 ns lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~23 2 COMB LAB_X2_Y6 1 " "Info: 2: + IC(2.068 ns) + CELL(0.978 ns) = 3.046 ns; Loc. = LAB_X2_Y6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~23'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.046 ns" { data_reg[5] lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~23 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.445 ns lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~21 3 COMB LAB_X2_Y6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.399 ns) = 3.445 ns; Loc. = LAB_X2_Y6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~23 lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~21 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.679 ns lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~16 4 COMB LAB_X2_Y6 8 " "Info: 4: + IC(0.000 ns) + CELL(1.234 ns) = 4.679 ns; Loc. = LAB_X2_Y6; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~16'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~21 lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~16 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(0.914 ns) 8.156 ns dataout~20 5 COMB LAB_X9_Y7 1 " "Info: 5: + IC(2.563 ns) + CELL(0.914 ns) = 8.156 ns; Loc. = LAB_X9_Y7; Fanout = 1; COMB Node = 'dataout~20'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~16 dataout~20 } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(1.183 ns) 9.608 ns dataout\[5\]~reg0 6 REG LAB_X9_Y7 1 " "Info: 6: + IC(0.269 ns) + CELL(1.183 ns) = 9.608 ns; Loc. = LAB_X9_Y7; Fanout = 1; REG Node = 'dataout\[5\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { dataout~20 dataout[5]~reg0 } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.708 ns ( 49.00 % ) " "Info: Total cell delay = 4.708 ns ( 49.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 51.00 % ) " "Info: Total interconnect delay = 4.900 ns ( 51.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.608 ns" { data_reg[5] lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~23 lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~21 lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~16 dataout~20 dataout[5]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rw GND " "Info: Pin rw has GND driving its datain port" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rw } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rs GND " "Info: Pin rs has GND driving its datain port" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rs } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "en GND " "Info: Pin en has GND driving its datain port" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en } } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/sdaf/exam5.fit.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/sdaf/exam5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 10:00:25 2023 " "Info: Processing ended: Wed Feb 01 10:00:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 10:00:25 2023 " "Info: Processing started: Wed Feb 01 10:00:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exam5 -c exam5 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off exam5 -c exam5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 10:00:26 2023 " "Info: Processing ended: Wed Feb 01 10:00:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 10:00:26 2023 " "Info: Processing started: Wed Feb 01 10:00:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exam5 -c exam5 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exam5 -c exam5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.01_1464 " "Warning: Node \"anext_state.01_1464\" is a latch" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.11_1452 " "Warning: Node \"anext_state.11_1452\" is a latch" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.00_1470 " "Warning: Node \"anext_state.00_1470\" is a latch" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.10_1458 " "Warning: Node \"anext_state.10_1458\" is a latch" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cs_n\$latch " "Warning: Node \"cs_n\$latch\" is a latch" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd_n\$latch " "Warning: Node \"rd_n\$latch\" is a latch" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "wr_n\$latch " "Warning: Node \"wr_n\$latch\" is a latch" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rst " "Info: Assuming node \"rst\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcd_clk " "Info: Detected ripple clock \"lcd_clk\" as buffer" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 11 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register data_reg\[6\] register dataout\[5\]~reg0 70.08 MHz 14.27 ns Internal " "Info: Clock \"clk\" has Internal fmax of 70.08 MHz between source register \"data_reg\[6\]\" and destination register \"dataout\[5\]~reg0\" (period= 14.27 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.382 ns + Longest register register " "Info: + Longest register to register delay is 8.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_reg\[6\] 1 REG LC_X3_Y7_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N2; Fanout = 1; REG Node = 'data_reg\[6\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_reg[6] } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(1.077 ns) 3.052 ns lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~21 2 COMB LC_X2_Y6_N4 1 " "Info: 2: + IC(1.975 ns) + CELL(1.077 ns) = 3.052 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { data_reg[6] lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~21 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.027 ns lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~16 3 COMB LC_X2_Y6_N6 8 " "Info: 3: + IC(0.000 ns) + CELL(0.975 ns) = 4.027 ns; Loc. = LC_X2_Y6_N6; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_veo:auto_generated\|abs_divider_jbg:divider\|alt_u_div_ble:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~16'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~21 lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~16 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.030 ns) + CELL(0.200 ns) 7.257 ns dataout~20 4 COMB LC_X9_Y7_N4 1 " "Info: 4: + IC(3.030 ns) + CELL(0.200 ns) = 7.257 ns; Loc. = LC_X9_Y7_N4; Fanout = 1; COMB Node = 'dataout~20'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.230 ns" { lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~16 dataout~20 } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 8.382 ns dataout\[5\]~reg0 5 REG LC_X9_Y7_N5 1 " "Info: 5: + IC(0.534 ns) + CELL(0.591 ns) = 8.382 ns; Loc. = LC_X9_Y7_N5; Fanout = 1; REG Node = 'dataout\[5\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { dataout~20 dataout[5]~reg0 } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.843 ns ( 33.92 % ) " "Info: Total cell delay = 2.843 ns ( 33.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.539 ns ( 66.08 % ) " "Info: Total interconnect delay = 5.539 ns ( 66.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { data_reg[6] lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~21 lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~16 dataout~20 dataout[5]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { data_reg[6] {} lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~21 {} lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~16 {} dataout~20 {} dataout[5]~reg0 {} } { 0.000ns 1.975ns 0.000ns 3.030ns 0.534ns } { 0.000ns 1.077ns 0.975ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.179 ns - Smallest " "Info: - Smallest clock skew is -5.179 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 65; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns dataout\[5\]~reg0 2 REG LC_X9_Y7_N5 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N5; Fanout = 1; REG Node = 'dataout\[5\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk dataout[5]~reg0 } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[5]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[5]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.998 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 65; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd_clk 2 REG LC_X12_Y7_N9 26 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y7_N9; Fanout = 26; REG Node = 'lcd_clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk lcd_clk } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.885 ns) + CELL(0.918 ns) 8.998 ns data_reg\[6\] 3 REG LC_X3_Y7_N2 1 " "Info: 3: + IC(3.885 ns) + CELL(0.918 ns) = 8.998 ns; Loc. = LC_X3_Y7_N2; Fanout = 1; REG Node = 'data_reg\[6\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { lcd_clk data_reg[6] } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.51 % ) " "Info: Total cell delay = 3.375 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.623 ns ( 62.49 % ) " "Info: Total interconnect delay = 5.623 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.998 ns" { clk lcd_clk data_reg[6] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.998 ns" { clk {} clk~combout {} lcd_clk {} data_reg[6] {} } { 0.000ns 0.000ns 1.738ns 3.885ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[5]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[5]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.998 ns" { clk lcd_clk data_reg[6] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.998 ns" { clk {} clk~combout {} lcd_clk {} data_reg[6] {} } { 0.000ns 0.000ns 1.738ns 3.885ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { data_reg[6] lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~21 lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~16 dataout~20 dataout[5]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { data_reg[6] {} lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~21 {} lpm_divide:Div0|lpm_divide_veo:auto_generated|abs_divider_jbg:divider|alt_u_div_ble:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~16 {} dataout~20 {} dataout[5]~reg0 {} } { 0.000ns 1.975ns 0.000ns 3.030ns 0.534ns } { 0.000ns 1.077ns 0.975ns 0.200ns 0.591ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[5]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[5]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.998 ns" { clk lcd_clk data_reg[6] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.998 ns" { clk {} clk~combout {} lcd_clk {} data_reg[6] {} } { 0.000ns 0.000ns 1.738ns 3.885ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt_scan\[7\] rst clk 3.198 ns register " "Info: tsu for register \"cnt_scan\[7\]\" (data pin = \"rst\", clock pin = \"clk\") is 3.198 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.684 ns + Longest pin register " "Info: + Longest pin to register delay is 6.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rst 1 CLK PIN_20 48 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 48; CLK Node = 'rst'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.761 ns) + CELL(1.760 ns) 6.684 ns cnt_scan\[7\] 2 REG LC_X1_Y7_N9 2 " "Info: 2: + IC(3.761 ns) + CELL(1.760 ns) = 6.684 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'cnt_scan\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.521 ns" { rst cnt_scan[7] } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.923 ns ( 43.73 % ) " "Info: Total cell delay = 2.923 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 56.27 % ) " "Info: Total interconnect delay = 3.761 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { rst cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { rst {} rst~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 3.761ns } { 0.000ns 1.163ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 65; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt_scan\[7\] 2 REG LC_X1_Y7_N9 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'cnt_scan\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk cnt_scan[7] } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { rst cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { rst {} rst~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 3.761ns } { 0.000ns 1.163ns 1.760ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk en_s\[2\] en_s\[2\]~reg0 9.817 ns register " "Info: tco from clock \"clk\" to destination pin \"en_s\[2\]\" through register \"en_s\[2\]~reg0\" is 9.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 65; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns en_s\[2\]~reg0 2 REG LC_X9_Y7_N2 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N2; Fanout = 1; REG Node = 'en_s\[2\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk en_s[2]~reg0 } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk en_s[2]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} en_s[2]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.622 ns + Longest register pin " "Info: + Longest register to pin delay is 5.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns en_s\[2\]~reg0 1 REG LC_X9_Y7_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N2; Fanout = 1; REG Node = 'en_s\[2\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[2]~reg0 } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.322 ns) 5.622 ns en_s\[2\] 2 PIN PIN_27 0 " "Info: 2: + IC(3.300 ns) + CELL(2.322 ns) = 5.622 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'en_s\[2\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.622 ns" { en_s[2]~reg0 en_s[2] } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.30 % ) " "Info: Total cell delay = 2.322 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 58.70 % ) " "Info: Total interconnect delay = 3.300 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.622 ns" { en_s[2]~reg0 en_s[2] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.622 ns" { en_s[2]~reg0 {} en_s[2] {} } { 0.000ns 3.300ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk en_s[2]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} en_s[2]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.622 ns" { en_s[2]~reg0 en_s[2] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.622 ns" { en_s[2]~reg0 {} en_s[2] {} } { 0.000ns 3.300ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_reg\[7\] adata\[7\] clk 3.837 ns register " "Info: th for register \"data_reg\[7\]\" (data pin = \"adata\[7\]\", clock pin = \"clk\") is 3.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.998 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 65; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd_clk 2 REG LC_X12_Y7_N9 26 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y7_N9; Fanout = 26; REG Node = 'lcd_clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk lcd_clk } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.885 ns) + CELL(0.918 ns) 8.998 ns data_reg\[7\] 3 REG LC_X3_Y7_N9 2 " "Info: 3: + IC(3.885 ns) + CELL(0.918 ns) = 8.998 ns; Loc. = LC_X3_Y7_N9; Fanout = 2; REG Node = 'data_reg\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { lcd_clk data_reg[7] } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.51 % ) " "Info: Total cell delay = 3.375 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.623 ns ( 62.49 % ) " "Info: Total interconnect delay = 5.623 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.998 ns" { clk lcd_clk data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.998 ns" { clk {} clk~combout {} lcd_clk {} data_reg[7] {} } { 0.000ns 0.000ns 1.738ns 3.885ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.382 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns adata\[7\] 1 PIN PIN_142 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_142; Fanout = 1; PIN Node = 'adata\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[7] } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.970 ns) + CELL(0.280 ns) 5.382 ns data_reg\[7\] 2 REG LC_X3_Y7_N9 2 " "Info: 2: + IC(3.970 ns) + CELL(0.280 ns) = 5.382 ns; Loc. = LC_X3_Y7_N9; Fanout = 2; REG Node = 'data_reg\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.250 ns" { adata[7] data_reg[7] } "NODE_NAME" } } { "exam5.v" "" { Text "C:/Users/User/Desktop/sdaf/exam5.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 26.24 % ) " "Info: Total cell delay = 1.412 ns ( 26.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.970 ns ( 73.76 % ) " "Info: Total interconnect delay = 3.970 ns ( 73.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { adata[7] data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.382 ns" { adata[7] {} adata[7]~combout {} data_reg[7] {} } { 0.000ns 0.000ns 3.970ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.998 ns" { clk lcd_clk data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.998 ns" { clk {} clk~combout {} lcd_clk {} data_reg[7] {} } { 0.000ns 0.000ns 1.738ns 3.885ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { adata[7] data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.382 ns" { adata[7] {} adata[7]~combout {} data_reg[7] {} } { 0.000ns 0.000ns 3.970ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 10:00:26 2023 " "Info: Processing ended: Wed Feb 01 10:00:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Info: Quartus II Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
