{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 23:49:42 2016 " "Info: Processing started: Sun Apr 03 23:49:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week2 -c week2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off week2 -c week2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Info: Found design unit 1: alu-BHV" {  } { { "alu.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/alu.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/alu.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-TB " "Info: Found design unit 1: alu_tb-TB" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/alu_tb.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Info: Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/alu_tb.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-STR " "Info: Found design unit 1: datapath-STR" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-TB " "Info: Found design unit 1: datapath_tb-TB" {  } { { "datapath_tb.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath_tb.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Info: Found entity 1: datapath_tb" {  } { { "datapath_tb.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath_tb.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_mux8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_mux8-BHV " "Info: Found design unit 1: gen_mux8-BHV" {  } { { "gen_mux8.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/gen_mux8.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen_mux8 " "Info: Found entity 1: gen_mux8" {  } { { "gen_mux8.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/gen_mux8.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_mux16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen_mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_mux16-BHV " "Info: Found design unit 1: gen_mux16-BHV" {  } { { "gen_mux16.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/gen_mux16.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen_mux16 " "Info: Found entity 1: gen_mux16" {  } { { "gen_mux16.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/gen_mux16.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file mux8_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_pkg " "Info: Found design unit 1: mux8_pkg" {  } { { "mux8_pkg.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/mux8_pkg.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file mux16_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_pkg " "Info: Found design unit 1: mux16_pkg" {  } { { "mux16_pkg.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/mux16_pkg.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_bus8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_bus8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_bus8-STR " "Info: Found design unit 1: my_bus8-STR" {  } { { "my_bus8.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/my_bus8.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_bus8 " "Info: Found entity 1: my_bus8" {  } { { "my_bus8.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/my_bus8.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_bus16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_bus16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_bus16-STR " "Info: Found design unit 1: my_bus16-STR" {  } { { "my_bus16.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/my_bus16.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_bus16 " "Info: Found entity 1: my_bus16" {  } { { "my_bus16.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/my_bus16.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-BHV " "Info: Found design unit 1: reg-BHV" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/reg.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/reg.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Info: Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_h_sel datapath.vhd(80) " "Warning (10541): VHDL Signal Declaration warning at datapath.vhd(80): used implicit default value for signal \"pc_h_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_l_sel datapath.vhd(84) " "Warning (10541): VHDL Signal Declaration warning at datapath.vhd(84): used implicit default value for signal \"pc_l_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_incr_sel datapath.vhd(86) " "Warning (10541): VHDL Signal Declaration warning at datapath.vhd(86): used implicit default value for signal \"pc_incr_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x_h_sel datapath.vhd(100) " "Warning (10541): VHDL Signal Declaration warning at datapath.vhd(100): used implicit default value for signal \"x_h_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x_l_sel datapath.vhd(104) " "Warning (10541): VHDL Signal Declaration warning at datapath.vhd(104): used implicit default value for signal \"x_l_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x_incr_sel datapath.vhd(106) " "Warning (10541): VHDL Signal Declaration warning at datapath.vhd(106): used implicit default value for signal \"x_incr_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ext_in\[3\] datapath.vhd(131) " "Warning (10873): Using initial value X (don't care) for net \"ext_in\[3\]\" at datapath.vhd(131)" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 131 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_bus8 my_bus8:U_EXT_BUS " "Info: Elaborating entity \"my_bus8\" for hierarchy \"my_bus8:U_EXT_BUS\"" {  } { { "datapath.vhd" "U_EXT_BUS" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_mux8 my_bus8:U_EXT_BUS\|gen_mux8:U_MUX " "Info: Elaborating entity \"gen_mux8\" for hierarchy \"my_bus8:U_EXT_BUS\|gen_mux8:U_MUX\"" {  } { { "my_bus8.vhd" "U_MUX" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/my_bus8.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:U_INPORT0_REG " "Info: Elaborating entity \"reg\" for hierarchy \"reg:U_INPORT0_REG\"" {  } { { "datapath.vhd" "U_INPORT0_REG" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_bus16 my_bus16:U_ADDR_BUS " "Info: Elaborating entity \"my_bus16\" for hierarchy \"my_bus16:U_ADDR_BUS\"" {  } { { "datapath.vhd" "U_ADDR_BUS" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_mux16 my_bus16:U_ADDR_BUS\|gen_mux16:U_MUX " "Info: Elaborating entity \"gen_mux16\" for hierarchy \"my_bus16:U_ADDR_BUS\|gen_mux16:U_MUX\"" {  } { { "my_bus16.vhd" "U_MUX" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/my_bus16.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_bus8 my_bus8:U_INT_BUS " "Info: Elaborating entity \"my_bus8\" for hierarchy \"my_bus8:U_INT_BUS\"" {  } { { "datapath.vhd" "U_INT_BUS" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_mux8 my_bus8:U_INT_BUS\|gen_mux8:U_MUX " "Info: Elaborating entity \"gen_mux8\" for hierarchy \"my_bus8:U_INT_BUS\|gen_mux8:U_MUX\"" {  } { { "my_bus8.vhd" "U_MUX" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/my_bus8.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_mux8 gen_mux8:U_PC_H_IN " "Info: Elaborating entity \"gen_mux8\" for hierarchy \"gen_mux8:U_PC_H_IN\"" {  } { { "datapath.vhd" "U_PC_H_IN" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_mux8 gen_mux8:U_X_H_IN " "Info: Elaborating entity \"gen_mux8\" for hierarchy \"gen_mux8:U_X_H_IN\"" {  } { { "datapath.vhd" "U_X_H_IN" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 396 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_mux16 gen_mux16:U_X_INCR_MUX " "Info: Elaborating entity \"gen_mux16\" for hierarchy \"gen_mux16:U_X_INCR_MUX\"" {  } { { "datapath.vhd" "U_X_INCR_MUX" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 450 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:U_ALU " "Info: Elaborating entity \"alu\" for hierarchy \"alu:U_ALU\"" {  } { { "datapath.vhd" "U_ALU" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 480 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:U_C_REG " "Info: Elaborating entity \"reg\" for hierarchy \"reg:U_C_REG\"" {  } { { "datapath.vhd" "U_C_REG" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_l_en " "Warning (15610): No output dependent on input pin \"pc_l_en\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_h_en " "Warning (15610): No output dependent on input pin \"pc_h_en\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week2/datapath.vhd" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "467 " "Info: Implemented 467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Info: Implemented 42 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Info: Implemented 44 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Info: Implemented 381 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 23:49:44 2016 " "Info: Processing ended: Sun Apr 03 23:49:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
