m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dG:/Documents/ece-429/fetch-decode
valu
Z0 !s110 1442201747
!i10b 1
!s100 _2P8<O>Mz>L6FcMC]9LRl0
IojL;DgiOAg0GJobj]b06J3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Stuart/Documents/GitHub/mips-verilog/register-file
w1437368266
8C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/alu.v
FC:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/alu.v
L0 1
Z3 OP;L;10.4a;61
r1
!s85 0
31
Z4 !s108 1442201747.000000
!s107 C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/alu.v|
!s101 -O0
!i113 1
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vdata_memory2
!s110 1442201748
!i10b 1
!s100 e^K4k_mI[3jYlGg>72KXW3
IXe20;iRck^2bW;E>:6Dc]2
R1
R2
w1437376246
8C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/data_memory.v
FC:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/data_memory.v
L0 6
R3
r1
!s85 0
31
R4
!s107 C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/data_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/data_memory.v|
!s101 -O0
!i113 1
R5
vdecode
R0
!i10b 1
!s100 C66<jh3hUWHY4bhk193bf2
ImeKbif3nJ[U6?QHloi;S]1
R1
R2
w1437511796
8C:/Users/Stuart/Documents/GitHub/mips-verilog/fetch-decode/decode.v
FC:/Users/Stuart/Documents/GitHub/mips-verilog/fetch-decode/decode.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/Stuart/Documents/GitHub/mips-verilog/fetch-decode/decode.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stuart/Documents/GitHub/mips-verilog/fetch-decode/decode.v|
!s101 -O0
!i113 1
R5
vexecute
!s110 1434429748
!i10b 1
!s100 WCE04`2mlelU30UPmH55W1
I?7NZ`X5mn434k_f2cClHP3
R1
dG:/Documents/ece-429/register-file
w1434226414
8G:/Documents/ece-429/register-file/execute.v
FG:/Documents/ece-429/register-file/execute.v
L0 1
R3
r1
!s85 0
31
!s108 1434429748.000000
!s107 G:/Documents/ece-429/register-file/execute.v|
!s90 -reportprogress|300|-work|work|-stats=none|G:/Documents/ece-429/register-file/execute.v|
!s101 -O0
!i113 1
R5
vfetch
R0
!i10b 1
!s100 URJaWAg_iV]66Z@58FOo01
I4RB1jljXYGbdC=fQOb[T22
R1
R2
w1437018341
8C:/Users/Stuart/Documents/GitHub/mips-verilog/fetch-decode/fetch.v
FC:/Users/Stuart/Documents/GitHub/mips-verilog/fetch-decode/fetch.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Stuart/Documents/GitHub/mips-verilog/fetch-decode/fetch.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stuart/Documents/GitHub/mips-verilog/fetch-decode/fetch.v|
!s101 -O0
!i113 1
R5
vmips_memory2
R0
!i10b 1
!s100 _Oa1eaJW<gL:4h5YU_BAU1
IKW91:@4Ih5e@Yd0lno>0L1
R1
R2
w1437376232
8C:/Users/Stuart/Documents/GitHub/mips-verilog/memory/memory2.v
FC:/Users/Stuart/Documents/GitHub/mips-verilog/memory/memory2.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Users/Stuart/Documents/GitHub/mips-verilog/memory/memory2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stuart/Documents/GitHub/mips-verilog/memory/memory2.v|
!s101 -O0
!i113 1
R5
vregister_file
R0
!i10b 1
!s100 [57kO46:a0kYh`eH?hB2h3
ITdMjXdgBQ?PFlkeVe9z^a0
R1
R2
w1437363667
8C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/register-file.v
FC:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/register-file.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/register-file.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/register-file.v|
!s101 -O0
!i113 1
R5
vtestbench
R0
!i10b 1
!s100 e7C@;0c3Go@Z@gY8QkdoX3
Id0jP:JeMhK`8;4CETlLN50
R1
R2
w1437513262
8C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/testbench.v
FC:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/testbench.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stuart/Documents/GitHub/mips-verilog/register-file/testbench.v|
!s101 -O0
!i113 1
R5
