<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: llvm::SIRegisterInfo Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('db/d1a/structllvm_1_1SIRegisterInfo.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SIRegisterInfo Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d9/d8e/SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Inheritance diagram for llvm::SIRegisterInfo:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
 <div class="center">
  <img src="../../db/d1a/structllvm_1_1SIRegisterInfo.png" usemap="#llvm::SIRegisterInfo_map" alt=""/>
  <map id="llvm::SIRegisterInfo_map" name="llvm::SIRegisterInfo_map">
<area href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html" alt="llvm::AMDGPURegisterInfo" shape="rect" coords="0,56,161,80"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ad6294a17e5cfe9ac08a34d8664355510"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a> { <br/>
&#160;&#160;<a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">TGID_X</a>, 
<a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">TGID_Y</a>, 
<a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">TGID_Z</a>, 
<a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">SCRATCH_WAVE_OFFSET</a>, 
<br/>
&#160;&#160;<a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">SCRATCH_PTR</a>
<br/>
 }</td></tr>
<tr class="separator:ad6294a17e5cfe9ac08a34d8664355510"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a115ac9ec310fa1ba5cb1b7ea635b6a8e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ac9ec310fa1ba5cb1b7ea635b6a8e">SIRegisterInfo</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr class="separator:a115ac9ec310fa1ba5cb1b7ea635b6a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae11cbd7196aeff4a4b2a12be9835f28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aae11cbd7196aeff4a4b2a12be9835f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dbd22ec4e0cc058f8290a8b98cacc6"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aa7dbd22ec4e0cc058f8290a8b98cacc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eafea62423808eaf1bec18900ec929e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a5eafea62423808eaf1bec18900ec929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b8d8b2c16c95d360a6ee74d8227b5b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">eliminateFrameIndex</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, int SPAdj, unsigned FIOperandNum, <a class="el" href="../../d9/d9a/classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a45b8d8b2c16c95d360a6ee74d8227b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f70d3003a988a239a6b578becbc95b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a07f70d3003a988a239a6b578becbc95b">getCFGStructurizerRegClass</a> (<a class="el" href="../../de/d87/classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="memdesc:a07f70d3003a988a239a6b578becbc95b"><td class="mdescLeft">&#160;</td><td class="mdescRight">get the register class of the specified type to use in the CFGStructurizer  <a href="#a07f70d3003a988a239a6b578becbc95b">More...</a><br/></td></tr>
<tr class="separator:a07f70d3003a988a239a6b578becbc95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c1a295ddbde837c8cca82c2dcfc47f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">getHWRegIndex</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a15c1a295ddbde837c8cca82c2dcfc47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519c631a1eee03f772cedaecd57241f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">getPhysRegClass</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a519c631a1eee03f772cedaecd57241f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the 'base' register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VReg_32 SGPR0_SGPR1 -&gt; SReg_32, etc.  <a href="#a519c631a1eee03f772cedaecd57241f6">More...</a><br/></td></tr>
<tr class="separator:a519c631a1eee03f772cedaecd57241f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbb9fe4d28e1990553a4d19b7a0833d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5dbb9fe4d28e1990553a4d19b7a0833d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115ab05f8cddeb3059603ff085ecab7b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a115ab05f8cddeb3059603ff085ecab7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6ef6ad6f8278143c1665ce34f79da2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">getEquivalentVGPRClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0b6ef6ad6f8278143c1665ce34f79da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20f050ef31d80ad33c98bdbc05ce691"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, unsigned SubIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af20f050ef31d80ad33c98bdbc05ce691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e4a4ce6cbdb33ffcc22f2679676a42"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a> (unsigned Reg, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC, unsigned Channel) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a54e4a4ce6cbdb33ffcc22f2679676a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df3ad394d6549581149c5362f7becdb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a7df3ad394d6549581149c5362f7becdb">regClassCanUseImmediate</a> (int RCID) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a7df3ad394d6549581149c5362f7becdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bafa95073b457f1d7fcfc0afaf170d4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a3bafa95073b457f1d7fcfc0afaf170d4">regClassCanUseImmediate</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a3bafa95073b457f1d7fcfc0afaf170d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82656e7bc60f0666651b1887d9d28c1f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, enum <a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a> <a class="el" href="../../dd/d38/classllvm_1_1Value.html">Value</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a82656e7bc60f0666651b1887d9d28c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register that <code><a class="el" href="../../dd/d38/classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a></code> is stored in.  <a href="#a82656e7bc60f0666651b1887d9d28c1f">More...</a><br/></td></tr>
<tr class="separator:a82656e7bc60f0666651b1887d9d28c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f1237520dfe109f5ca3bae48b81cb5"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">getSubRegFromChannel</a> (unsigned Channel) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a20f1237520dfe109f5ca3bae48b81cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750fb4c7b191a38a34f9ccea0e94fd2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a750fb4c7b191a38a34f9ccea0e94fd2e">getCalleeSavedRegs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a750fb4c7b191a38a34f9ccea0e94fd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0dc8c21b6e14de74e4b92779414f1f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a1e0dc8c21b6e14de74e4b92779414f1f">getFrameRegister</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a1e0dc8c21b6e14de74e4b92779414f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985b5495f47bc35cb6240b8bb61f86c2"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a985b5495f47bc35cb6240b8bb61f86c2">getIndirectSubReg</a> (unsigned IndirectIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a985b5495f47bc35cb6240b8bb61f86c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:afe9c61c3b0d699c9ce89369bfd1c915c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a></td></tr>
<tr class="separator:afe9c61c3b0d699c9ce89369bfd1c915c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:ab81c2688fecd521e727ed4a2247e24de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#ab81c2688fecd521e727ed4a2247e24de">CalleeSavedReg</a> = AMDGPU::NoRegister</td></tr>
<tr class="separator:ab81c2688fecd521e727ed4a2247e24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00023">23</a> of file <a class="el" href="../../d9/d8e/SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">llvm::SIRegisterInfo::PreloadedValue</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730"></a>TGID_X</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341"></a>TGID_Y</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443"></a>TGID_Z</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3"></a>SCRATCH_WAVE_OFFSET</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189"></a>SCRATCH_PTR</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00078">78</a> of file <a class="el" href="../../d9/d8e/SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                      {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">TGID_X</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">TGID_Y</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">TGID_Z</a>,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">SCRATCH_WAVE_OFFSET</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">SCRATCH_PTR</a></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  };</div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">llvm::SIRegisterInfo::SCRATCH_WAVE_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00082">SIRegisterInfo.h:82</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">llvm::SIRegisterInfo::TGID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00081">SIRegisterInfo.h:81</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">llvm::SIRegisterInfo::TGID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00079">SIRegisterInfo.h:79</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">llvm::SIRegisterInfo::SCRATCH_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00083">SIRegisterInfo.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">llvm::SIRegisterInfo::TGID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00080">SIRegisterInfo.h:80</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a115ac9ec310fa1ba5cb1b7ea635b6a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SIRegisterInfo::SIRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>st</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00026">26</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;: <a class="code" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a4316a0f022f450df7583d08fe94fe90a">AMDGPURegisterInfo</a>(st)</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  { }</div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a4316a0f022f450df7583d08fe94fe90a"><div class="ttname"><a href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a4316a0f022f450df7583d08fe94fe90a">llvm::AMDGPURegisterInfo::AMDGPURegisterInfo</a></div><div class="ttdeci">AMDGPURegisterInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html#l00020">AMDGPURegisterInfo.cpp:20</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a45b8d8b2c16c95d360a6ee74d8227b5b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d9a/classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#ab3cb674ac850aeac41ee8f5e2184f724">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00046">46</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                                                {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;getParent()-&gt;getParent();</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *FrameInfo = MF-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a>.<a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a5c714ee75aa7dfc74269a8a7ef93ff06">getInstrInfo</a>());</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FIOp = MI-&gt;getOperand(FIOperandNum);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">int</span> Index = MI-&gt;getOperand(FIOperandNum).getIndex();</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  int64_t Offset = FrameInfo-&gt;<a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#aefac52e417d31959e35868879aba672b">getObjectOffset</a>(Index);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  FIOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Offset);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">isImmOperandLegal</a>(MI, FIOperandNum, FIOp)) {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordtype">unsigned</span> TmpReg = RS-&gt;<a class="code" href="../../d9/d9a/classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">scavengeRegister</a>(&amp;AMDGPU::VReg_32RegClass, MI, SPAdj);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MI-&gt;getParent(), <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, MI-&gt;getDebugLoc(),</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            TII-&gt;get(AMDGPU::V_MOV_B32_e32), TmpReg)</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            .addImm(Offset);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    FIOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(TmpReg, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7db02b21d284294b8d9369803fe1c13b"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00128">MachineInstr.cpp:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_afe9c61c3b0d699c9ce89369bfd1c915c"><div class="ttname"><a href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">llvm::AMDGPURegisterInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d44/AMDGPURegisterInfo_8h_source.html#l00033">AMDGPURegisterInfo.h:33</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d6a/HexagonCopyToCombine_8cpp_source.html#l00114">HexagonCopyToCombine.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6ac08c887175fb87df138bbe5ac96f86"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">llvm::SIInstrInfo::isImmOperandLegal</a></div><div class="ttdeci">bool isImmOperandLegal(const MachineInstr *MI, unsigned OpNo, const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00564">SIInstrInfo.cpp:564</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00111">MachineInstr.cpp:111</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00024">SIInstrInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_aefac52e417d31959e35868879aba672b"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#aefac52e417d31959e35868879aba672b">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00408">MachineFrameInfo.h:408</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a5c714ee75aa7dfc74269a8a7ef93ff06"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a5c714ee75aa7dfc74269a8a7ef93ff06">llvm::AMDGPUSubtarget::getInstrInfo</a></div><div class="ttdeci">const AMDGPUInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00068">AMDGPUSubtarget.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a2134bf85be7643db8d1f65d6c9cdbe91"><div class="ttname"><a href="../../d9/d9a/classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">unsigned scavengeRegister(const TargetRegisterClass *RegClass, MachineBasicBlock::iterator I, int SPAdj)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dc6/RegisterScavenging_8cpp_source.html#l00362">RegisterScavenging.cpp:362</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a750fb4c7b191a38a34f9ccea0e94fd2e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> * AMDGPURegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html#l00033">33</a> of file <a class="el" href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                                                      {</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">return</span> &amp;<a class="code" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#ab81c2688fecd521e727ed4a2247e24de">CalleeSavedReg</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_ab81c2688fecd521e727ed4a2247e24de"><div class="ttname"><a href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#ab81c2688fecd521e727ed4a2247e24de">llvm::AMDGPURegisterInfo::CalleeSavedReg</a></div><div class="ttdeci">static const MCPhysReg CalleeSavedReg</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d44/AMDGPURegisterInfo_8h_source.html#l00032">AMDGPURegisterInfo.h:32</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a07f70d3003a988a239a6b578becbc95b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getCFGStructurizerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d87/classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>get the register class of the specified type to use in the CFGStructurizer </p>

<p>Reimplemented from <a class="el" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a2f380d4d7324dc3bcf316f8e12e5f9ac">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00066">66</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                                                                 {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">switch</span>(VT.<a class="code" href="../../de/d87/classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>: <span class="keywordflow">return</span> &amp;AMDGPU::VReg_32RegClass;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  }</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="../../de/d87/classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d88/MachineValueType_8h_source.html#l00156">MachineValueType.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d88/MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0b6ef6ad6f8278143c1665ce34f79da2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentVGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="../../d4/dc4/structA.html">A</a> VGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00114">114</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                                                               {</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(SRC)) {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="keywordflow">return</span> SRC;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SRC == &amp;AMDGPU::SCCRegRegClass) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VCCRegRegClass;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SGPR_32RegClass)) {</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_32RegClass;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SGPR_64RegClass)) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64RegClass;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SReg_128RegClass)) {</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128RegClass;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SReg_256RegClass)) {</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256RegClass;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SReg_512RegClass)) {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512RegClass;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    }</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00105">SIRegisterInfo.cpp:105</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1e0dc8c21b6e14de74e4b92779414f1f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPURegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                                                             {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<span class="stringliteral">&quot;Subroutines not supported yet&quot;</span>);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a15c1a295ddbde837c8cca82c2dcfc47f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIRegisterInfo::getHWRegIndex </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#ad968346460df5c2fc85e32ceafd42a58">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00074">74</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                                         {</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">return</span> getEncodingValue(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp; 0xff;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a985b5495f47bc35cb6240b8bb61f86c2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPURegisterInfo::getIndirectSubReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>IndirectIndex</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html#l00061">61</a> of file <a class="el" href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                                                           {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">getSubRegFromChannel</a>(IndirectIndex);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a20f1237520dfe109f5ca3bae48b81cb5"><div class="ttname"><a href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">unsigned getSubRegFromChannel(unsigned Channel) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html#l00049">AMDGPURegisterInfo.cpp:49</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a519c631a1eee03f772cedaecd57241f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getPhysRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the 'base' register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VReg_32 SGPR0_SGPR1 -&gt; SReg_32, etc. </p>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00078">78</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                                                             {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BaseClasses[] = {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    &amp;AMDGPU::VReg_32RegClass,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    &amp;AMDGPU::SReg_32RegClass,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    &amp;AMDGPU::VReg_64RegClass,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    &amp;AMDGPU::SReg_64RegClass,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    &amp;AMDGPU::SReg_128RegClass,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    &amp;AMDGPU::SReg_256RegClass</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  };</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BaseClass : BaseClasses) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">if</span> (BaseClass-&gt;contains(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">return</span> BaseClass;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    }</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  }</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a54e4a4ce6cbdb33ffcc22f2679676a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIRegisterInfo::getPhysRegSubReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SubRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><code>Channel</code> This is the register channel (e.g. a value from 0-16), not the SubReg index. </p>
<dl class="section return"><dt>Returns</dt><dd>The sub-register of Reg that is in Channel. </dd></dl>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00148">148</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                                                  {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">unsigned</span> Index = <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">getHWRegIndex</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">return</span> SubRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a>(Index + Channel);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a39c785261a4ae01068d801a8b62c6b52"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00070">TargetRegisterInfo.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a15c1a295ddbde837c8cca82c2dcfc47f"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">llvm::SIRegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00074">SIRegisterInfo.cpp:74</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a82656e7bc60f0666651b1887d9d28c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIRegisterInfo::getPreloadedValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the physical register that <code><a class="el" href="../../dd/d38/classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a></code> is stored in. </p>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00171">171</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                                                            {</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="../../dd/d38/classllvm_1_1Value.html">Value</a>) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">SIRegisterInfo::TGID_X</a>:</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.getRegister(MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> + 0);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">SIRegisterInfo::TGID_Y</a>:</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.getRegister(MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> + 1);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">SIRegisterInfo::TGID_Z</a>:</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.getRegister(MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> + 2);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">SIRegisterInfo::SCRATCH_WAVE_OFFSET</a>:</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.getRegister(MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> + 4);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">SIRegisterInfo::SCRATCH_PTR</a>:</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SGPR2_SGPR3;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  }</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected preloaded value type&quot;</span>);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">llvm::SIRegisterInfo::SCRATCH_WAVE_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00082">SIRegisterInfo.h:82</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">llvm::SIRegisterInfo::TGID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00081">SIRegisterInfo.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00235">MachineFunction.h:235</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">llvm::SIRegisterInfo::TGID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00079">SIRegisterInfo.h:79</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">llvm::SIRegisterInfo::SCRATCH_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00083">SIRegisterInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acd9afaf24f3a59010e6da0eacb0d9e55"><div class="ttname"><a href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">llvm::SIMachineFunctionInfo::NumUserSGPRs</a></div><div class="ttdeci">unsigned NumUserSGPRs</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00062">SIMachineFunctionInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00027">SIMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="../../dd/d38/classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d8e/Value_8h_source.html#l00069">Value.h:69</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">llvm::SIRegisterInfo::TGID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00080">SIRegisterInfo.h:80</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa7dbd22ec4e0cc058f8290a8b98cacc6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIRegisterInfo::getRegPressureLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00037">37</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                                                        {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordflow">return</span> RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a>();</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afca05003ab96838dace0b075e176f731"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00066">TargetRegisterInfo.h:66</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aae11cbd7196aeff4a4b2a12be9835f28"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> SIRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00030">30</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                                                         {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  Reserved.set(AMDGPU::EXEC);</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  Reserved.set(AMDGPU::INDIRECT_BASE_ADDR);</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">return</span> Reserved;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af20f050ef31d80ad33c98bdbc05ce691"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getSubRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class that is used for a sub-register of <code>RC</code> for the given <code>SubIdx</code>. If <code>SubIdx</code> equals NoSubRegister, <code>RC</code> will be returned. </dd></dl>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00134">134</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                                                               {</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">if</span> (SubIdx == AMDGPU::NoSubRegister)</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// If this register has a sub-register, we can safely assume it is a 32-bit</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// register, because all of SI&#39;s sub-registers are 32-bit.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(RC)) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  }</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a5dbb9fe4d28e1990553a4d19b7a0833d"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00098">SIRegisterInfo.cpp:98</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a20f1237520dfe109f5ca3bae48b81cb5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPURegisterInfo::getSubRegFromChannel </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channel</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the sub reg enum value for the given <code>Channel</code> (e.g. getSubRegFromChannel(0) -&gt; AMDGPU::sub0) </dd></dl>

<p>Definition at line <a class="el" href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html#l00049">49</a> of file <a class="el" href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                                                        {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[] = {</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3, AMDGPU::sub4,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7, AMDGPU::sub8, AMDGPU::sub9,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    AMDGPU::sub10, AMDGPU::sub11, AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    AMDGPU::sub15</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  };</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Channel &lt; <a class="code" href="../../d9/d4a/namespacellvm.html#a87fe4ea0ca8a418247f61eedb7ee89dc">array_lengthof</a>(SubRegs));</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">return</span> SubRegs[Channel];</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_a87fe4ea0ca8a418247f61eedb7ee89dc"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a87fe4ea0ca8a418247f61eedb7ee89dc">llvm::array_lengthof</a></div><div class="ttdeci">LLVM_CONSTEXPR size_t array_lengthof(T(&amp;)[N])</div><div class="ttdoc">Find the length of an array. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d98/STLExtras_8h_source.html#l00295">STLExtras.h:295</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a115ab05f8cddeb3059603ff085ecab7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::hasVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains VGPR registers. </dd></dl>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00105">105</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                                                 {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_32RegClass, RC) ||</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_64RegClass, RC) ||</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_96RegClass, RC) ||</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_128RegClass, RC) ||</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_256RegClass, RC) ||</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_512RegClass, RC);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5dbb9fe4d28e1990553a4d19b7a0833d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::isSGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only SGPR registers </dd></dl>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00098">98</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                                                    {</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">if</span> (!RC) {</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  }</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(RC);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00105">SIRegisterInfo.cpp:105</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7df3ad394d6549581149c5362f7becdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::regClassCanUseImmediate </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>RCID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this register class can accept inline immediates. </dd></dl>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00155">155</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                                           {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">switch</span> (RCID) {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SSrc_32RegClassID:</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SSrc_64RegClassID:</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VSrc_32RegClassID:</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VSrc_64RegClassID:</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  }</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3bafa95073b457f1d7fcfc0afaf170d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::regClassCanUseImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this register class can accept inline immediates. </dd></dl>

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00166">166</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                                                  {</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a7df3ad394d6549581149c5362f7becdb">regClassCanUseImmediate</a>(RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>());</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a25f9ba8e78af92ca34f9c1bba7881601"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00053">TargetRegisterInfo.h:53</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a7df3ad394d6549581149c5362f7becdb"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a7df3ad394d6549581149c5362f7becdb">llvm::SIRegisterInfo::regClassCanUseImmediate</a></div><div class="ttdeci">bool regClassCanUseImmediate(int RCID) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00155">SIRegisterInfo.cpp:155</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5eafea62423808eaf1bec18900ec929e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00042">42</a> of file <a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                                                               {</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordflow">return</span> Fn.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>()-&gt;<a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#af3ff0e4de58fa083458d9336b9c92699">hasStackObjects</a>();</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_af3ff0e4de58fa083458d9336b9c92699"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#af3ff0e4de58fa083458d9336b9c92699">llvm::MachineFrameInfo::hasStackObjects</a></div><div class="ttdeci">bool hasStackObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00258">MachineFrameInfo.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ab81c2688fecd521e727ed4a2247e24de"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> AMDGPURegisterInfo::CalleeSavedReg = AMDGPU::NoRegister</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d44/AMDGPURegisterInfo_8h_source.html#l00032">32</a> of file <a class="el" href="../../d7/d44/AMDGPURegisterInfo_8h_source.html">AMDGPURegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe9c61c3b0d699c9ce89369bfd1c915c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&amp; llvm::AMDGPURegisterInfo::ST</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d44/AMDGPURegisterInfo_8h_source.html#l00033">33</a> of file <a class="el" href="../../d7/d44/AMDGPURegisterInfo_8h_source.html">AMDGPURegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li><a class="el" href="../../d9/d8e/SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a></li>
<li><a class="el" href="../../d1/d41/SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:58:14 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
