Classic Timing Analyzer report for part2
Wed May 02 10:43:48 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.411 ns   ; SW[14] ; LEDG[6] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 11.411 ns       ; SW[14] ; LEDG[6]  ;
; N/A   ; None              ; 11.287 ns       ; SW[17] ; LEDG[1]  ;
; N/A   ; None              ; 11.279 ns       ; SW[17] ; LEDG[0]  ;
; N/A   ; None              ; 11.266 ns       ; SW[17] ; LEDG[2]  ;
; N/A   ; None              ; 11.260 ns       ; SW[17] ; LEDG[3]  ;
; N/A   ; None              ; 11.157 ns       ; SW[17] ; LEDG[7]  ;
; N/A   ; None              ; 11.085 ns       ; SW[17] ; LEDG[4]  ;
; N/A   ; None              ; 11.071 ns       ; SW[17] ; LEDG[6]  ;
; N/A   ; None              ; 11.070 ns       ; SW[17] ; LEDG[5]  ;
; N/A   ; None              ; 10.975 ns       ; SW[13] ; LEDG[5]  ;
; N/A   ; None              ; 10.906 ns       ; SW[15] ; LEDG[7]  ;
; N/A   ; None              ; 10.703 ns       ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.892 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.835 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.615 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.430 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 7.593 ns        ; SW[8]  ; LEDG[0]  ;
; N/A   ; None              ; 7.456 ns        ; SW[9]  ; LEDG[1]  ;
; N/A   ; None              ; 7.448 ns        ; SW[10] ; LEDG[2]  ;
; N/A   ; None              ; 7.407 ns        ; SW[11] ; LEDG[3]  ;
; N/A   ; None              ; 7.277 ns        ; SW[7]  ; LEDG[7]  ;
; N/A   ; None              ; 7.272 ns        ; SW[12] ; LEDG[4]  ;
; N/A   ; None              ; 7.051 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 6.743 ns        ; SW[6]  ; LEDG[6]  ;
; N/A   ; None              ; 6.654 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.621 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 6.610 ns        ; SW[2]  ; LEDG[2]  ;
; N/A   ; None              ; 6.572 ns        ; SW[1]  ; LEDG[1]  ;
; N/A   ; None              ; 6.532 ns        ; SW[3]  ; LEDG[3]  ;
; N/A   ; None              ; 6.460 ns        ; SW[4]  ; LEDG[4]  ;
; N/A   ; None              ; 6.458 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 6.452 ns        ; SW[0]  ; LEDG[0]  ;
; N/A   ; None              ; 6.152 ns        ; SW[5]  ; LEDG[5]  ;
; N/A   ; None              ; 5.990 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.884 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 5.877 ns        ; SW[1]  ; LEDR[1]  ;
; N/A   ; None              ; 5.850 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.705 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.659 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.434 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.273 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.143 ns        ; SW[2]  ; LEDR[2]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Wed May 02 10:43:47 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only
Info: Longest tpd from source pin "SW[14]" to destination pin "LEDG[6]" is 11.411 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; PIN Node = 'SW[14]'
    Info: 2: + IC(6.771 ns) + CELL(0.420 ns) = 8.033 ns; Loc. = LCCOMB_X57_Y1_N20; Fanout = 1; COMB Node = 'M~110'
    Info: 3: + IC(0.570 ns) + CELL(2.808 ns) = 11.411 ns; Loc. = PIN_AA20; Fanout = 0; PIN Node = 'LEDG[6]'
    Info: Total cell delay = 4.070 ns ( 35.67 % )
    Info: Total interconnect delay = 7.341 ns ( 64.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 111 megabytes of memory during processing
    Info: Processing ended: Wed May 02 10:43:48 2007
    Info: Elapsed time: 00:00:01


