<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonVLIWPacketizer.h source code [llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::HexagonPacketizerList "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonVLIWPacketizer.h.html'>HexagonVLIWPacketizer.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonPacketizer.h - VLIW packetizer --------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONVLIWPACKETIZER_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONVLIWPACKETIZER_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONVLIWPACKETIZER_H" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONVLIWPACKETIZER_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONVLIWPACKETIZER_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/CodeGen/DFAPacketizer.h.html">"llvm/CodeGen/DFAPacketizer.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include &lt;vector&gt;</u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>class</b> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo" data-ref-filename="llvm..HexagonInstrInfo" id="llvm::HexagonInstrInfo">HexagonInstrInfo</a>;</td></tr>
<tr><th id="20">20</th><td><b>class</b> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo" id="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>;</td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo" data-ref-filename="llvm..MachineBranchProbabilityInfo" id="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo" id="llvm::MachineLoopInfo">MachineLoopInfo</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="type def" id="llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList" data-ref-filename="llvm..HexagonPacketizerList">HexagonPacketizerList</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList" title='llvm::VLIWPacketizerList' data-ref="llvm::VLIWPacketizerList" data-ref-filename="llvm..VLIWPacketizerList">VLIWPacketizerList</a> {</td></tr>
<tr><th id="28">28</th><td>  <i>// Vector of instructions assigned to the packet that has just been created.</i></td></tr>
<tr><th id="29">29</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <dfn class="decl field" id="llvm::HexagonPacketizerList::OldPacketMIs" title='llvm::HexagonPacketizerList::OldPacketMIs' data-ref="llvm::HexagonPacketizerList::OldPacketMIs" data-ref-filename="llvm..HexagonPacketizerList..OldPacketMIs">OldPacketMIs</dfn>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <i>// Has the instruction been promoted to a dot-new instruction.</i></td></tr>
<tr><th id="32">32</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::PromotedToDotNew" title='llvm::HexagonPacketizerList::PromotedToDotNew' data-ref="llvm::HexagonPacketizerList::PromotedToDotNew" data-ref-filename="llvm..HexagonPacketizerList..PromotedToDotNew">PromotedToDotNew</dfn>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <i>// Has the instruction been glued to allocframe.</i></td></tr>
<tr><th id="35">35</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::GlueAllocframeStore" title='llvm::HexagonPacketizerList::GlueAllocframeStore' data-ref="llvm::HexagonPacketizerList::GlueAllocframeStore" data-ref-filename="llvm..HexagonPacketizerList..GlueAllocframeStore">GlueAllocframeStore</dfn>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i>// Has the feeder instruction been glued to new value jump.</i></td></tr>
<tr><th id="38">38</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::GlueToNewValueJump" title='llvm::HexagonPacketizerList::GlueToNewValueJump' data-ref="llvm::HexagonPacketizerList::GlueToNewValueJump" data-ref-filename="llvm..HexagonPacketizerList..GlueToNewValueJump">GlueToNewValueJump</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <i>// This holds the offset value, when pruning the dependences.</i></td></tr>
<tr><th id="41">41</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl field" id="llvm::HexagonPacketizerList::ChangedOffset" title='llvm::HexagonPacketizerList::ChangedOffset' data-ref="llvm::HexagonPacketizerList::ChangedOffset" data-ref-filename="llvm..HexagonPacketizerList..ChangedOffset">ChangedOffset</dfn>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <i>// Check if there is a dependence between some instruction already in this</i></td></tr>
<tr><th id="44">44</th><td><i>  // packet and this instruction.</i></td></tr>
<tr><th id="45">45</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence" data-ref-filename="llvm..HexagonPacketizerList..Dependence">Dependence</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i>// Only check for dependence if there are resources available to</i></td></tr>
<tr><th id="48">48</th><td><i>  // schedule this instruction.</i></td></tr>
<tr><th id="49">49</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence" data-ref-filename="llvm..HexagonPacketizerList..FoundSequentialDependence">FoundSequentialDependence</dfn>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::MemShufDisabled" title='llvm::HexagonPacketizerList::MemShufDisabled' data-ref="llvm::HexagonPacketizerList::MemShufDisabled" data-ref-filename="llvm..HexagonPacketizerList..MemShufDisabled">MemShufDisabled</dfn> = <b>false</b>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i>// Track MIs with ignored dependence.</i></td></tr>
<tr><th id="54">54</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*&gt; <dfn class="decl field" id="llvm::HexagonPacketizerList::IgnoreDepMIs" title='llvm::HexagonPacketizerList::IgnoreDepMIs' data-ref="llvm::HexagonPacketizerList::IgnoreDepMIs" data-ref-filename="llvm..HexagonPacketizerList..IgnoreDepMIs">IgnoreDepMIs</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i>// Set to true if the packet contains an instruction that stalls with an</i></td></tr>
<tr><th id="57">57</th><td><i>  // instruction from the previous packet.</i></td></tr>
<tr><th id="58">58</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::PacketStalls" title='llvm::HexagonPacketizerList::PacketStalls' data-ref="llvm::HexagonPacketizerList::PacketStalls" data-ref-filename="llvm..HexagonPacketizerList..PacketStalls">PacketStalls</dfn> = <b>false</b>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i>// Set to true if the packet has a duplex pair of sub-instructions.</i></td></tr>
<tr><th id="61">61</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::PacketHasDuplex" title='llvm::HexagonPacketizerList::PacketHasDuplex' data-ref="llvm::HexagonPacketizerList::PacketHasDuplex" data-ref-filename="llvm..HexagonPacketizerList..PacketHasDuplex">PacketHasDuplex</dfn> = <b>false</b>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i>// Set to true if the packet has a instruction that can only be executed</i></td></tr>
<tr><th id="64">64</th><td><i>  // in SLOT0.</i></td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::PacketHasSLOT0OnlyInsn" title='llvm::HexagonPacketizerList::PacketHasSLOT0OnlyInsn' data-ref="llvm::HexagonPacketizerList::PacketHasSLOT0OnlyInsn" data-ref-filename="llvm..HexagonPacketizerList..PacketHasSLOT0OnlyInsn">PacketHasSLOT0OnlyInsn</dfn> = <b>false</b>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>protected</b>:</td></tr>
<tr><th id="68">68</th><td>  <i class="doc">/// A handle to the branch probability pass.</i></td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo" data-ref-filename="llvm..MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="decl field" id="llvm::HexagonPacketizerList::MBPI" title='llvm::HexagonPacketizerList::MBPI' data-ref="llvm::HexagonPacketizerList::MBPI" data-ref-filename="llvm..HexagonPacketizerList..MBPI">MBPI</dfn>;</td></tr>
<tr><th id="70">70</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a> *<dfn class="decl field" id="llvm::HexagonPacketizerList::MLI" title='llvm::HexagonPacketizerList::MLI' data-ref="llvm::HexagonPacketizerList::MLI" data-ref-filename="llvm..HexagonPacketizerList..MLI">MLI</dfn>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>private</b>:</td></tr>
<tr><th id="73">73</th><td>  <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo" data-ref-filename="llvm..HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="decl field" id="llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII" data-ref-filename="llvm..HexagonPacketizerList..HII">HII</dfn>;</td></tr>
<tr><th id="74">74</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="decl field" id="llvm::HexagonPacketizerList::HRI" title='llvm::HexagonPacketizerList::HRI' data-ref="llvm::HexagonPacketizerList::HRI" data-ref-filename="llvm..HexagonPacketizerList..HRI">HRI</dfn>;</td></tr>
<tr><th id="75">75</th><td>  <em>const</em> <em>bool</em> <dfn class="decl field" id="llvm::HexagonPacketizerList::Minimal" title='llvm::HexagonPacketizerList::Minimal' data-ref="llvm::HexagonPacketizerList::Minimal" data-ref-filename="llvm..HexagonPacketizerList..Minimal">Minimal</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><b>public</b>:</td></tr>
<tr><th id="78">78</th><td>  <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsEPKNS_28MachineBranchProbabilityInfoEb" title='llvm::HexagonPacketizerList::HexagonPacketizerList' data-ref="_ZN4llvm21HexagonPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsEPKNS_28MachineBranchProbabilityInfoEb" data-ref-filename="_ZN4llvm21HexagonPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsEPKNS_28MachineBranchProbabilityInfoEb" id="_ZN4llvm21HexagonPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsEPKNS_28MachineBranchProbabilityInfoEb">HexagonPacketizerList</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF" data-ref-filename="1MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col2 decl" id="2MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="2MLI" data-ref-filename="2MLI">MLI</dfn>,</td></tr>
<tr><th id="79">79</th><td>                        <a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults" data-ref-filename="llvm..AAResults">AAResults</a> *<dfn class="local col3 decl" id="3AA" title='AA' data-type='llvm::AAResults *' data-ref="3AA" data-ref-filename="3AA">AA</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo" data-ref-filename="llvm..MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="local col4 decl" id="4MBPI" title='MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="4MBPI" data-ref-filename="4MBPI">MBPI</dfn>,</td></tr>
<tr><th id="80">80</th><td>                        <em>bool</em> <dfn class="local col5 decl" id="5Minimal" title='Minimal' data-type='bool' data-ref="5Minimal" data-ref-filename="5Minimal">Minimal</dfn>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i>// initPacketizerState - initialize some internal flags.</i></td></tr>
<tr><th id="83">83</th><td>  <em>void</em> <a class="virtual decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList19initPacketizerStateEv" title='llvm::HexagonPacketizerList::initPacketizerState' data-ref="_ZN4llvm21HexagonPacketizerList19initPacketizerStateEv" data-ref-filename="_ZN4llvm21HexagonPacketizerList19initPacketizerStateEv" id="_ZN4llvm21HexagonPacketizerList19initPacketizerStateEv">initPacketizerState</a>() override;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i>// ignorePseudoInstruction - Ignore bundling of pseudo instructions.</i></td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <a class="virtual decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList23ignorePseudoInstructionERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::HexagonPacketizerList::ignorePseudoInstruction' data-ref="_ZN4llvm21HexagonPacketizerList23ignorePseudoInstructionERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm21HexagonPacketizerList23ignorePseudoInstructionERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" id="_ZN4llvm21HexagonPacketizerList23ignorePseudoInstructionERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">ignorePseudoInstruction</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="6MI" data-ref-filename="6MI">MI</dfn>,</td></tr>
<tr><th id="87">87</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="7MBB" data-ref-filename="7MBB">MBB</dfn>) override;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i>// isSoloInstruction - return true if instruction MI can not be packetized</i></td></tr>
<tr><th id="90">90</th><td><i>  // with any other instruction, which means that MI itself is a packet.</i></td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <a class="virtual decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList17isSoloInstructionERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::isSoloInstruction' data-ref="_ZN4llvm21HexagonPacketizerList17isSoloInstructionERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList17isSoloInstructionERKNS_12MachineInstrE" id="_ZN4llvm21HexagonPacketizerList17isSoloInstructionERKNS_12MachineInstrE">isSoloInstruction</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="8MI" data-ref-filename="8MI">MI</dfn>) override;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i>// isLegalToPacketizeTogether - Is it legal to packetize SUI and SUJ</i></td></tr>
<tr><th id="94">94</th><td><i>  // together.</i></td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <a class="virtual decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_" title='llvm::HexagonPacketizerList::isLegalToPacketizeTogether' data-ref="_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_" data-ref-filename="_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_" id="_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_">isLegalToPacketizeTogether</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col9 decl" id="9SUI" title='SUI' data-type='llvm::SUnit *' data-ref="9SUI" data-ref-filename="9SUI">SUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col0 decl" id="10SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="10SUJ" data-ref-filename="10SUJ">SUJ</dfn>) override;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i>// isLegalToPruneDependencies - Is it legal to prune dependece between SUI</i></td></tr>
<tr><th id="98">98</th><td><i>  // and SUJ.</i></td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="virtual decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList26isLegalToPruneDependenciesEPNS_5SUnitES2_" title='llvm::HexagonPacketizerList::isLegalToPruneDependencies' data-ref="_ZN4llvm21HexagonPacketizerList26isLegalToPruneDependenciesEPNS_5SUnitES2_" data-ref-filename="_ZN4llvm21HexagonPacketizerList26isLegalToPruneDependenciesEPNS_5SUnitES2_" id="_ZN4llvm21HexagonPacketizerList26isLegalToPruneDependenciesEPNS_5SUnitES2_">isLegalToPruneDependencies</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col1 decl" id="11SUI" title='SUI' data-type='llvm::SUnit *' data-ref="11SUI" data-ref-filename="11SUI">SUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col2 decl" id="12SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="12SUJ" data-ref-filename="12SUJ">SUJ</dfn>) override;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList15foundLSInPacketEv" title='llvm::HexagonPacketizerList::foundLSInPacket' data-ref="_ZN4llvm21HexagonPacketizerList15foundLSInPacketEv" data-ref-filename="_ZN4llvm21HexagonPacketizerList15foundLSInPacketEv" id="_ZN4llvm21HexagonPacketizerList15foundLSInPacketEv">foundLSInPacket</a>();</td></tr>
<tr><th id="102">102</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="virtual decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList11addToPacketERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::addToPacket' data-ref="_ZN4llvm21HexagonPacketizerList11addToPacketERNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList11addToPacketERNS_12MachineInstrE" id="_ZN4llvm21HexagonPacketizerList11addToPacketERNS_12MachineInstrE">addToPacket</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="13MI" data-ref-filename="13MI">MI</dfn>) override;</td></tr>
<tr><th id="103">103</th><td>  <em>void</em> <a class="virtual decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::HexagonPacketizerList::endPacket' data-ref="_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" id="_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">endPacket</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="14MBB" data-ref-filename="14MBB">MBB</dfn>,</td></tr>
<tr><th id="104">104</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="15MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="15MI" data-ref-filename="15MI">MI</dfn>) override;</td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <a class="virtual decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::shouldAddToPacket' data-ref="_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE" id="_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE">shouldAddToPacket</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="16MI" data-ref-filename="16MI">MI</dfn>) override;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>void</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList21unpacketizeSoloInstrsERNS_15MachineFunctionE" title='llvm::HexagonPacketizerList::unpacketizeSoloInstrs' data-ref="_ZN4llvm21HexagonPacketizerList21unpacketizeSoloInstrsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21HexagonPacketizerList21unpacketizeSoloInstrsERNS_15MachineFunctionE" id="_ZN4llvm21HexagonPacketizerList21unpacketizeSoloInstrsERNS_15MachineFunctionE">unpacketizeSoloInstrs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="17MF" data-ref-filename="17MF">MF</dfn>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><b>protected</b>:</td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm21HexagonPacketizerList18getmemShufDisabledEv" title='llvm::HexagonPacketizerList::getmemShufDisabled' data-ref="_ZN4llvm21HexagonPacketizerList18getmemShufDisabledEv" data-ref-filename="_ZN4llvm21HexagonPacketizerList18getmemShufDisabledEv">getmemShufDisabled</dfn>() {</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <a class="member field" href="#llvm::HexagonPacketizerList::MemShufDisabled" title='llvm::HexagonPacketizerList::MemShufDisabled' data-ref="llvm::HexagonPacketizerList::MemShufDisabled" data-ref-filename="llvm..HexagonPacketizerList..MemShufDisabled">MemShufDisabled</a>;</td></tr>
<tr><th id="112">112</th><td>  };</td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21HexagonPacketizerList18setmemShufDisabledEb" title='llvm::HexagonPacketizerList::setmemShufDisabled' data-ref="_ZN4llvm21HexagonPacketizerList18setmemShufDisabledEb" data-ref-filename="_ZN4llvm21HexagonPacketizerList18setmemShufDisabledEb">setmemShufDisabled</dfn>(<em>bool</em> <dfn class="local col8 decl" id="18val" title='val' data-type='bool' data-ref="18val" data-ref-filename="18val">val</dfn>) {</td></tr>
<tr><th id="114">114</th><td>    <a class="member field" href="#llvm::HexagonPacketizerList::MemShufDisabled" title='llvm::HexagonPacketizerList::MemShufDisabled' data-ref="llvm::HexagonPacketizerList::MemShufDisabled" data-ref-filename="llvm..HexagonPacketizerList..MemShufDisabled">MemShufDisabled</a> = <a class="local col8 ref" href="#18val" title='val' data-ref="18val" data-ref-filename="18val">val</a>;</td></tr>
<tr><th id="115">115</th><td>  };</td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList15isCallDependentERKNS_12MachineInstrENS_4SDep4KindEj" title='llvm::HexagonPacketizerList::isCallDependent' data-ref="_ZN4llvm21HexagonPacketizerList15isCallDependentERKNS_12MachineInstrENS_4SDep4KindEj" data-ref-filename="_ZN4llvm21HexagonPacketizerList15isCallDependentERKNS_12MachineInstrENS_4SDep4KindEj" id="_ZN4llvm21HexagonPacketizerList15isCallDependentERKNS_12MachineInstrENS_4SDep4KindEj">isCallDependent</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="19MI" data-ref-filename="19MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep" data-ref-filename="llvm..SDep">SDep</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind" data-ref-filename="llvm..SDep..Kind">Kind</a> <dfn class="local col0 decl" id="20DepType" title='DepType' data-type='SDep::Kind' data-ref="20DepType" data-ref-filename="20DepType">DepType</dfn>,</td></tr>
<tr><th id="117">117</th><td>                       <em>unsigned</em> <dfn class="local col1 decl" id="21DepReg" title='DepReg' data-type='unsigned int' data-ref="21DepReg" data-ref-filename="21DepReg">DepReg</dfn>);</td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList15promoteToDotCurERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::promoteToDotCur' data-ref="_ZN4llvm21HexagonPacketizerList15promoteToDotCurERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm21HexagonPacketizerList15promoteToDotCurERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" id="_ZN4llvm21HexagonPacketizerList15promoteToDotCurERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">promoteToDotCur</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep" data-ref-filename="llvm..SDep">SDep</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind" data-ref-filename="llvm..SDep..Kind">Kind</a> <dfn class="local col3 decl" id="23DepType" title='DepType' data-type='SDep::Kind' data-ref="23DepType" data-ref-filename="23DepType">DepType</dfn>,</td></tr>
<tr><th id="119">119</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col4 decl" id="24MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="24MII" data-ref-filename="24MII">MII</dfn>,</td></tr>
<tr><th id="120">120</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="25RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="25RC" data-ref-filename="25RC">RC</dfn>);</td></tr>
<tr><th id="121">121</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::canPromoteToDotCur' data-ref="_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" id="_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">canPromoteToDotCur</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="26MI" data-ref-filename="26MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col7 decl" id="27PacketSU" title='PacketSU' data-type='const llvm::SUnit *' data-ref="27PacketSU" data-ref-filename="27PacketSU">PacketSU</dfn>,</td></tr>
<tr><th id="122">122</th><td>                          <em>unsigned</em> <dfn class="local col8 decl" id="28DepReg" title='DepReg' data-type='unsigned int' data-ref="28DepReg" data-ref-filename="28DepReg">DepReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col9 decl" id="29MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="29MII" data-ref-filename="29MII">MII</dfn>,</td></tr>
<tr><th id="123">123</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC" data-ref-filename="30RC">RC</dfn>);</td></tr>
<tr><th id="124">124</th><td>  <em>void</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList13cleanUpDotCurEv" title='llvm::HexagonPacketizerList::cleanUpDotCur' data-ref="_ZN4llvm21HexagonPacketizerList13cleanUpDotCurEv" data-ref-filename="_ZN4llvm21HexagonPacketizerList13cleanUpDotCurEv" id="_ZN4llvm21HexagonPacketizerList13cleanUpDotCurEv">cleanUpDotCur</a>();</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList15promoteToDotNewERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::promoteToDotNew' data-ref="_ZN4llvm21HexagonPacketizerList15promoteToDotNewERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm21HexagonPacketizerList15promoteToDotNewERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" id="_ZN4llvm21HexagonPacketizerList15promoteToDotNewERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">promoteToDotNew</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="31MI" data-ref-filename="31MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep" data-ref-filename="llvm..SDep">SDep</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind" data-ref-filename="llvm..SDep..Kind">Kind</a> <dfn class="local col2 decl" id="32DepType" title='DepType' data-type='SDep::Kind' data-ref="32DepType" data-ref-filename="32DepType">DepType</dfn>,</td></tr>
<tr><th id="127">127</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="33MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="33MII" data-ref-filename="33MII">MII</dfn>,</td></tr>
<tr><th id="128">128</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="34RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="34RC" data-ref-filename="34RC">RC</dfn>);</td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList18canPromoteToDotNewERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::canPromoteToDotNew' data-ref="_ZN4llvm21HexagonPacketizerList18canPromoteToDotNewERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm21HexagonPacketizerList18canPromoteToDotNewERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" id="_ZN4llvm21HexagonPacketizerList18canPromoteToDotNewERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">canPromoteToDotNew</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col6 decl" id="36PacketSU" title='PacketSU' data-type='const llvm::SUnit *' data-ref="36PacketSU" data-ref-filename="36PacketSU">PacketSU</dfn>,</td></tr>
<tr><th id="130">130</th><td>                          <em>unsigned</em> <dfn class="local col7 decl" id="37DepReg" title='DepReg' data-type='unsigned int' data-ref="37DepReg" data-ref-filename="37DepReg">DepReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="38MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="38MII" data-ref-filename="38MII">MII</dfn>,</td></tr>
<tr><th id="131">131</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="39RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="39RC" data-ref-filename="39RC">RC</dfn>);</td></tr>
<tr><th id="132">132</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList20canPromoteToNewValueERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::HexagonPacketizerList::canPromoteToNewValue' data-ref="_ZN4llvm21HexagonPacketizerList20canPromoteToNewValueERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEE" data-ref-filename="_ZN4llvm21HexagonPacketizerList20canPromoteToNewValueERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEE" id="_ZN4llvm21HexagonPacketizerList20canPromoteToNewValueERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEE">canPromoteToNewValue</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="40MI" data-ref-filename="40MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col1 decl" id="41PacketSU" title='PacketSU' data-type='const llvm::SUnit *' data-ref="41PacketSU" data-ref-filename="41PacketSU">PacketSU</dfn>,</td></tr>
<tr><th id="133">133</th><td>                            <em>unsigned</em> <dfn class="local col2 decl" id="42DepReg" title='DepReg' data-type='unsigned int' data-ref="42DepReg" data-ref-filename="42DepReg">DepReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="43MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="43MII" data-ref-filename="43MII">MII</dfn>);</td></tr>
<tr><th id="134">134</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j" title='llvm::HexagonPacketizerList::canPromoteToNewValueStore' data-ref="_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j" data-ref-filename="_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j" id="_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j">canPromoteToNewValueStore</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="44MI" data-ref-filename="44MI">MI</dfn>,</td></tr>
<tr><th id="135">135</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45PacketMI" title='PacketMI' data-type='const llvm::MachineInstr &amp;' data-ref="45PacketMI" data-ref-filename="45PacketMI">PacketMI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="46DepReg" title='DepReg' data-type='unsigned int' data-ref="46DepReg" data-ref-filename="46DepReg">DepReg</dfn>);</td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::demoteToDotOld' data-ref="_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE" id="_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE">demoteToDotOld</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="47MI" data-ref-filename="47MI">MI</dfn>);</td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList12useCallersSPERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::useCallersSP' data-ref="_ZN4llvm21HexagonPacketizerList12useCallersSPERNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList12useCallersSPERNS_12MachineInstrE" id="_ZN4llvm21HexagonPacketizerList12useCallersSPERNS_12MachineInstrE">useCallersSP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="48MI" data-ref-filename="48MI">MI</dfn>);</td></tr>
<tr><th id="138">138</th><td>  <em>void</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::useCalleesSP' data-ref="_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE" id="_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE">useCalleesSP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="49MI" data-ref-filename="49MI">MI</dfn>);</td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList12updateOffsetEPNS_5SUnitES2_" title='llvm::HexagonPacketizerList::updateOffset' data-ref="_ZN4llvm21HexagonPacketizerList12updateOffsetEPNS_5SUnitES2_" data-ref-filename="_ZN4llvm21HexagonPacketizerList12updateOffsetEPNS_5SUnitES2_" id="_ZN4llvm21HexagonPacketizerList12updateOffsetEPNS_5SUnitES2_">updateOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col0 decl" id="50SUI" title='SUI' data-type='llvm::SUnit *' data-ref="50SUI" data-ref-filename="50SUI">SUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col1 decl" id="51SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="51SUJ" data-ref-filename="51SUJ">SUJ</dfn>);</td></tr>
<tr><th id="140">140</th><td>  <em>void</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList17undoChangedOffsetERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::undoChangedOffset' data-ref="_ZN4llvm21HexagonPacketizerList17undoChangedOffsetERNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList17undoChangedOffsetERNS_12MachineInstrE" id="_ZN4llvm21HexagonPacketizerList17undoChangedOffsetERNS_12MachineInstrE">undoChangedOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="52MI" data-ref-filename="52MI">MI</dfn>);</td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList24arePredicatesComplementsERNS_12MachineInstrES2_" title='llvm::HexagonPacketizerList::arePredicatesComplements' data-ref="_ZN4llvm21HexagonPacketizerList24arePredicatesComplementsERNS_12MachineInstrES2_" data-ref-filename="_ZN4llvm21HexagonPacketizerList24arePredicatesComplementsERNS_12MachineInstrES2_" id="_ZN4llvm21HexagonPacketizerList24arePredicatesComplementsERNS_12MachineInstrES2_">arePredicatesComplements</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53MI1" title='MI1' data-type='llvm::MachineInstr &amp;' data-ref="53MI1" data-ref-filename="53MI1">MI1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI2" title='MI2' data-type='llvm::MachineInstr &amp;' data-ref="54MI2" data-ref-filename="54MI2">MI2</dfn>);</td></tr>
<tr><th id="142">142</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj" title='llvm::HexagonPacketizerList::restrictingDepExistInPacket' data-ref="_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj" data-ref-filename="_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj" id="_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj">restrictingDepExistInPacket</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>&amp;, <em>unsigned</em>);</td></tr>
<tr><th id="143">143</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList12isNewifiableERKNS_12MachineInstrEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::isNewifiable' data-ref="_ZN4llvm21HexagonPacketizerList12isNewifiableERKNS_12MachineInstrEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm21HexagonPacketizerList12isNewifiableERKNS_12MachineInstrEPKNS_19TargetRegisterClassE" id="_ZN4llvm21HexagonPacketizerList12isNewifiableERKNS_12MachineInstrEPKNS_19TargetRegisterClassE">isNewifiable</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="55MI" data-ref-filename="55MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="56NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="56NewRC" data-ref-filename="56NewRC">NewRC</dfn>);</td></tr>
<tr><th id="144">144</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm21HexagonPacketizerList12isCurifiableERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::isCurifiable' data-ref="_ZN4llvm21HexagonPacketizerList12isCurifiableERNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList12isCurifiableERNS_12MachineInstrE">isCurifiable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="57MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="57MI" data-ref-filename="57MI">MI</dfn>);</td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::cannotCoexist' data-ref="_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_" id="_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_">cannotCoexist</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="58MI" data-ref-filename="58MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59MJ" title='MJ' data-type='const llvm::MachineInstr &amp;' data-ref="59MJ" data-ref-filename="59MJ">MJ</dfn>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21HexagonPacketizerList18isPromotedToDotNewEv" title='llvm::HexagonPacketizerList::isPromotedToDotNew' data-ref="_ZNK4llvm21HexagonPacketizerList18isPromotedToDotNewEv" data-ref-filename="_ZNK4llvm21HexagonPacketizerList18isPromotedToDotNewEv">isPromotedToDotNew</dfn>() <em>const</em> {</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> <a class="member field" href="#llvm::HexagonPacketizerList::PromotedToDotNew" title='llvm::HexagonPacketizerList::PromotedToDotNew' data-ref="llvm::HexagonPacketizerList::PromotedToDotNew" data-ref-filename="llvm..HexagonPacketizerList..PromotedToDotNew">PromotedToDotNew</a>;</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" title='llvm::HexagonPacketizerList::tryAllocateResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" data-ref-filename="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" id="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb">tryAllocateResourcesForConstExt</a>(<em>bool</em> <dfn class="local col0 decl" id="60Reserve" title='Reserve' data-type='bool' data-ref="60Reserve" data-ref-filename="60Reserve">Reserve</dfn>);</td></tr>
<tr><th id="152">152</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv" title='llvm::HexagonPacketizerList::canReserveResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv" data-ref-filename="_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv" id="_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv">canReserveResourcesForConstExt</a>();</td></tr>
<tr><th id="153">153</th><td>  <em>void</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv" title='llvm::HexagonPacketizerList::reserveResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv" data-ref-filename="_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv" id="_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv">reserveResourcesForConstExt</a>();</td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasDeadDependence' data-ref="_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_" id="_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_">hasDeadDependence</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="61I" data-ref-filename="61I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="62J" data-ref-filename="62J">J</dfn>);</td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasControlDependence' data-ref="_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_" id="_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_">hasControlDependence</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="63I" data-ref-filename="63I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="64J" data-ref-filename="64J">J</dfn>);</td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList20hasRegMaskDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasRegMaskDependence' data-ref="_ZN4llvm21HexagonPacketizerList20hasRegMaskDependenceERKNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm21HexagonPacketizerList20hasRegMaskDependenceERKNS_12MachineInstrES3_" id="_ZN4llvm21HexagonPacketizerList20hasRegMaskDependenceERKNS_12MachineInstrES3_">hasRegMaskDependence</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="65I" data-ref-filename="65I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="66J" data-ref-filename="66J">J</dfn>);</td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList22hasDualStoreDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasDualStoreDependence' data-ref="_ZN4llvm21HexagonPacketizerList22hasDualStoreDependenceERKNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm21HexagonPacketizerList22hasDualStoreDependenceERKNS_12MachineInstrES3_" id="_ZN4llvm21HexagonPacketizerList22hasDualStoreDependenceERKNS_12MachineInstrES3_">hasDualStoreDependence</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="67I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="67I" data-ref-filename="67I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="68J" data-ref-filename="68J">J</dfn>);</td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::producesStall' data-ref="_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE" id="_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE">producesStall</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="69MI" data-ref-filename="69MI">MI</dfn>);</td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <a class="decl fn" href="HexagonVLIWPacketizer.cpp.html#_ZN4llvm21HexagonPacketizerList31isPureSlot0InsnWithNoSlot1StoreERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::isPureSlot0InsnWithNoSlot1Store' data-ref="_ZN4llvm21HexagonPacketizerList31isPureSlot0InsnWithNoSlot1StoreERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm21HexagonPacketizerList31isPureSlot0InsnWithNoSlot1StoreERKNS_12MachineInstrE" id="_ZN4llvm21HexagonPacketizerList31isPureSlot0InsnWithNoSlot1StoreERKNS_12MachineInstrE">isPureSlot0InsnWithNoSlot1Store</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="70MI" data-ref-filename="70MI">MI</dfn>);</td></tr>
<tr><th id="160">160</th><td>};</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#<span data-ppcond="9">endif</span> // LLVM_LIB_TARGET_HEXAGON_HEXAGONVLIWPACKETIZER_H</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='HexagonVLIWPacketizer.cpp.html'>llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>