Classic Timing Analyzer report for top_de2
Fri Dec  6 11:12:45 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                           ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                                          ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 4.695 ns                         ; rst                                           ; timer:inst9|state.vga_high                  ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 9.524 ns                         ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync                                   ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                      ; altera_reserved_tdo                         ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 1.326 ns                         ; dbg_inputs[7]                                 ; controller:inst4|cur_state.drop_timer_reset ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 127.75 MHz ( period = 7.828 ns ) ; piece_lut:inst7|mask[0]                       ; sr_if:inst2|do1                             ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 141.00 MHz ( period = 7.092 ns ) ; sld_hub:auto_hub|irf_reg[1][5]                ; sld_hub:auto_hub|tdo                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                               ;                                             ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                          ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; piece_lut:inst7|mask[0]                                                                             ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 132.22 MHz ( period = 7.563 ns )                    ; piece_lut:inst7|mask[1]                                                                             ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.355 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; de_piece:inst6|state.reset                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 134.48 MHz ( period = 7.436 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.232 ns                ;
; N/A                                     ; 135.61 MHz ( period = 7.374 ns )                    ; de_piece:inst6|cur_addr[0]                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; de_piece:inst6|cur_addr[1]                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.146 ns                ;
; N/A                                     ; 136.17 MHz ( period = 7.344 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.007 ns                ;
; N/A                                     ; 138.85 MHz ( period = 7.202 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.998 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 140.71 MHz ( period = 7.107 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.906 ns                ;
; N/A                                     ; 140.96 MHz ( period = 7.094 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 141.58 MHz ( period = 7.063 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.846 ns                ;
; N/A                                     ; 141.64 MHz ( period = 7.060 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 141.66 MHz ( period = 7.059 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.862 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.825 ns                ;
; N/A                                     ; 142.53 MHz ( period = 7.016 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 142.69 MHz ( period = 7.008 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 142.78 MHz ( period = 7.004 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.810 ns                ;
; N/A                                     ; 143.04 MHz ( period = 6.991 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.778 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.37 MHz ( period = 6.975 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.771 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.796 ns                ;
; N/A                                     ; 143.45 MHz ( period = 6.971 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.794 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 144.24 MHz ( period = 6.933 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.716 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.693 ns                ;
; N/A                                     ; 145.33 MHz ( period = 6.881 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 145.67 MHz ( period = 6.865 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.648 ns                ;
; N/A                                     ; 145.73 MHz ( period = 6.862 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.661 ns                ;
; N/A                                     ; 145.79 MHz ( period = 6.859 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.665 ns                ;
; N/A                                     ; 146.09 MHz ( period = 6.845 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.616 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.636 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.625 ns                ;
; N/A                                     ; 146.97 MHz ( period = 6.804 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.597 ns                ;
; N/A                                     ; 147.02 MHz ( period = 6.802 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.621 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.594 ns                ;
; N/A                                     ; 147.54 MHz ( period = 6.778 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.565 ns                ;
; N/A                                     ; 147.58 MHz ( period = 6.776 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.595 ns                ;
; N/A                                     ; 147.75 MHz ( period = 6.768 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.567 ns                ;
; N/A                                     ; 148.32 MHz ( period = 6.742 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 148.39 MHz ( period = 6.739 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.540 ns                ;
; N/A                                     ; 148.46 MHz ( period = 6.736 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.559 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 148.57 MHz ( period = 6.731 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.524 ns                ;
; N/A                                     ; 148.57 MHz ( period = 6.731 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 148.59 MHz ( period = 6.730 ns )                    ; de_piece:inst6|cur_addr[3]                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 149.10 MHz ( period = 6.707 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 149.19 MHz ( period = 6.703 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.507 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.498 ns                ;
; N/A                                     ; 149.39 MHz ( period = 6.694 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 149.43 MHz ( period = 6.692 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.499 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.497 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.511 ns                ;
; N/A                                     ; 149.70 MHz ( period = 6.680 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.478 ns                ;
; N/A                                     ; 150.29 MHz ( period = 6.654 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 150.31 MHz ( period = 6.653 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 150.40 MHz ( period = 6.649 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.448 ns                ;
; N/A                                     ; 150.47 MHz ( period = 6.646 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 150.49 MHz ( period = 6.645 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.468 ns                ;
; N/A                                     ; 150.49 MHz ( period = 6.645 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.466 ns                ;
; N/A                                     ; 150.53 MHz ( period = 6.643 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.466 ns                ;
; N/A                                     ; 150.78 MHz ( period = 6.632 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.431 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.425 ns                ;
; N/A                                     ; 150.94 MHz ( period = 6.625 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.416 ns                ;
; N/A                                     ; 150.97 MHz ( period = 6.624 ns )                    ; controller:inst4|cur_state.rotate                                                                   ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.423 ns                ;
; N/A                                     ; 151.31 MHz ( period = 6.609 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.412 ns                ;
; N/A                                     ; 151.33 MHz ( period = 6.608 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.419 ns                ;
; N/A                                     ; 151.38 MHz ( period = 6.606 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.424 ns                ;
; N/A                                     ; 151.47 MHz ( period = 6.602 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.422 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.401 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.397 ns                ;
; N/A                                     ; 151.54 MHz ( period = 6.599 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.406 ns                ;
; N/A                                     ; 151.61 MHz ( period = 6.596 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.399 ns                ;
; N/A                                     ; 151.70 MHz ( period = 6.592 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 152.05 MHz ( period = 6.577 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.380 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.360 ns                ;
; N/A                                     ; 152.32 MHz ( period = 6.565 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.384 ns                ;
; N/A                                     ; 152.39 MHz ( period = 6.562 ns )                    ; controller:inst4|cur_state.game_over                                                                ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 152.44 MHz ( period = 6.560 ns )                    ; controller:inst4|cur_state.game_over                                                                ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.380 ns                ;
; N/A                                     ; 152.44 MHz ( period = 6.560 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.335 ns                ;
; N/A                                     ; 152.56 MHz ( period = 6.555 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.355 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.360 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 152.93 MHz ( period = 6.539 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.358 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; controller:inst4|cur_state.init                                                                     ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 153.19 MHz ( period = 6.528 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 153.23 MHz ( period = 6.526 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.311 ns                ;
; N/A                                     ; 153.30 MHz ( period = 6.523 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.30 MHz ( period = 6.523 ns )                    ; controller:inst4|cur_state.key                                                                      ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.324 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; controller:inst4|cur_state.key                                                                      ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 153.42 MHz ( period = 6.518 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.305 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 153.66 MHz ( period = 6.508 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.331 ns                ;
; N/A                                     ; 153.87 MHz ( period = 6.499 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.286 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.298 ns                ;
; N/A                                     ; 153.99 MHz ( period = 6.494 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.287 ns                ;
; N/A                                     ; 154.06 MHz ( period = 6.491 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.314 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 154.15 MHz ( period = 6.487 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.307 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.303 ns                ;
; N/A                                     ; 154.25 MHz ( period = 6.483 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.286 ns                ;
; N/A                                     ; 154.42 MHz ( period = 6.476 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; controller:inst4|cur_state.draw                                                                     ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; controller:inst4|cur_state.draw                                                                     ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.267 ns                ;
; N/A                                     ; 154.58 MHz ( period = 6.469 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.289 ns                ;
; N/A                                     ; 154.63 MHz ( period = 6.467 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.287 ns                ;
; N/A                                     ; 154.82 MHz ( period = 6.459 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.277 ns                ;
; N/A                                     ; 154.82 MHz ( period = 6.459 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.260 ns                ;
; N/A                                     ; 154.87 MHz ( period = 6.457 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|state.vga_high                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 155.04 MHz ( period = 6.450 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.227 ns                ;
; N/A                                     ; 155.09 MHz ( period = 6.448 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.267 ns                ;
; N/A                                     ; 155.21 MHz ( period = 6.443 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.246 ns                ;
; N/A                                     ; 155.30 MHz ( period = 6.439 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 155.35 MHz ( period = 6.437 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.225 ns                ;
; N/A                                     ; 155.45 MHz ( period = 6.433 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 155.52 MHz ( period = 6.430 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.213 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.202 ns                ;
; N/A                                     ; 155.71 MHz ( period = 6.422 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.209 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.202 ns                ;
; N/A                                     ; 155.84 MHz ( period = 6.417 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 155.91 MHz ( period = 6.414 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.206 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 156.08 MHz ( period = 6.407 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 156.10 MHz ( period = 6.406 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.206 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.211 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.196 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.186 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.181 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.183 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.194 ns                ;
; N/A                                     ; 156.42 MHz ( period = 6.393 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.183 ns                ;
; N/A                                     ; 156.45 MHz ( period = 6.392 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.196 ns                ;
; N/A                                     ; 156.45 MHz ( period = 6.392 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.175 ns                ;
; N/A                                     ; 156.47 MHz ( period = 6.391 ns )                    ; controller:inst4|cur_state.game_over                                                                ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.207 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.188 ns                ;
; N/A                                     ; 156.54 MHz ( period = 6.388 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; timer:inst9|state.vga_high                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.207 ns                ;
; N/A                                     ; 156.89 MHz ( period = 6.374 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[47] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 157.04 MHz ( period = 6.368 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 157.04 MHz ( period = 6.368 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 157.08 MHz ( period = 6.366 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.147 ns                ;
; N/A                                     ; 157.11 MHz ( period = 6.365 ns )                    ; controller:inst4|cur_state.game_over                                                                ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.181 ns                ;
; N/A                                     ; 157.16 MHz ( period = 6.363 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.165 ns                ;
; N/A                                     ; 157.18 MHz ( period = 6.362 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.152 ns                ;
; N/A                                     ; 157.38 MHz ( period = 6.354 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 157.38 MHz ( period = 6.354 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.147 ns                ;
; N/A                                     ; 157.43 MHz ( period = 6.352 ns )                    ; controller:inst4|cur_state.key                                                                      ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.171 ns                ;
; N/A                                     ; 157.43 MHz ( period = 6.352 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 157.60 MHz ( period = 6.345 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.128 ns                ;
; N/A                                     ; 157.70 MHz ( period = 6.341 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 157.75 MHz ( period = 6.339 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 157.75 MHz ( period = 6.339 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 157.75 MHz ( period = 6.339 ns )                    ; controller:inst4|cur_state.rotate                                                                   ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.142 ns                ;
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|cur_ready                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|cur_count[4]                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|cur_count[5]                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|cur_count[7]                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|cur_count[6]                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|cur_count[0]                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|cur_count[3]                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|cur_count[1]                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|cur_count[2]                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.83 MHz ( period = 6.336 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.114 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; timer:inst9|state.reset                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.152 ns                ;
; N/A                                     ; 157.95 MHz ( period = 6.331 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; timer:inst9|state.vga_high                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 157.95 MHz ( period = 6.331 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; timer:inst12|state.vga_low                                                                  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.151 ns                ;
; N/A                                     ; 158.00 MHz ( period = 6.329 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; timer:inst12|state.done                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; controller:inst4|cur_state.key                                                                      ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 158.18 MHz ( period = 6.322 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.115 ns                ;
; N/A                                     ; 158.18 MHz ( period = 6.322 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 158.20 MHz ( period = 6.321 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; timer:inst9|state.done                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.139 ns                ;
; N/A                                     ; 158.35 MHz ( period = 6.315 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.106 ns                ;
; N/A                                     ; 158.35 MHz ( period = 6.315 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 158.40 MHz ( period = 6.313 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; timer:inst9|state.vga_low                                                                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.132 ns                ;
; N/A                                     ; 158.45 MHz ( period = 6.311 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 158.50 MHz ( period = 6.309 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.107 ns                ;
; N/A                                     ; 158.55 MHz ( period = 6.307 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.094 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                             ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                             ; To                                                                                                                                                                                                               ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 141.00 MHz ( period = 7.092 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.305 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 151.61 MHz ( period = 6.596 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 156.40 MHz ( period = 6.394 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 160.36 MHz ( period = 6.236 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 161.97 MHz ( period = 6.174 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 162.71 MHz ( period = 6.146 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.693 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.485 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.445 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 193.65 MHz ( period = 5.164 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.376 ns                ;
; N/A                                     ; 195.62 MHz ( period = 5.112 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.89 MHz ( period = 5.079 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.89 MHz ( period = 5.079 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.859 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.315 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 199.64 MHz ( period = 5.009 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.64 MHz ( period = 5.009 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 203.67 MHz ( period = 4.910 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 203.71 MHz ( period = 4.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 203.75 MHz ( period = 4.908 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 203.79 MHz ( period = 4.907 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 203.79 MHz ( period = 4.907 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 203.79 MHz ( period = 4.907 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 204.08 MHz ( period = 4.900 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 204.08 MHz ( period = 4.900 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; 204.16 MHz ( period = 4.898 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.630 ns                ;
; N/A                                     ; 206.65 MHz ( period = 4.839 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.629 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.628 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.627 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.627 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.627 ns                ;
; N/A                                     ; 206.83 MHz ( period = 4.835 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 206.87 MHz ( period = 4.834 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 206.87 MHz ( period = 4.834 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 206.87 MHz ( period = 4.834 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 206.95 MHz ( period = 4.832 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; 206.95 MHz ( period = 4.832 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; 206.95 MHz ( period = 4.832 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; 207.04 MHz ( period = 4.830 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.620 ns                ;
; N/A                                     ; 207.04 MHz ( period = 4.830 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.620 ns                ;
; N/A                                     ; 207.13 MHz ( period = 4.828 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a28~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.578 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.578 ns                ;
; N/A                                     ; 208.81 MHz ( period = 4.789 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.566 ns                ;
; N/A                                     ; 209.34 MHz ( period = 4.777 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 209.42 MHz ( period = 4.775 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.563 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 209.69 MHz ( period = 4.769 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.557 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.555 ns                ;
; N/A                                     ; 209.82 MHz ( period = 4.766 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.554 ns                ;
; N/A                                     ; 209.82 MHz ( period = 4.766 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.554 ns                ;
; N/A                                     ; 209.86 MHz ( period = 4.765 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.553 ns                ;
; N/A                                     ; 209.86 MHz ( period = 4.765 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.556 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.555 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a20~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a16~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a24~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.316 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                  ;                                                                                                                                                                                                                  ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 4.695 ns   ; rst           ; timer:inst9|state.vga_high                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.673 ns   ; rst           ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.575 ns   ; rst           ; timer:inst9|cur_ready                                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.575 ns   ; rst           ; timer:inst9|cur_count[4]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.575 ns   ; rst           ; timer:inst9|cur_count[5]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.575 ns   ; rst           ; timer:inst9|cur_count[7]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.575 ns   ; rst           ; timer:inst9|cur_count[6]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.575 ns   ; rst           ; timer:inst9|cur_count[0]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.575 ns   ; rst           ; timer:inst9|cur_count[3]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.575 ns   ; rst           ; timer:inst9|cur_count[1]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.575 ns   ; rst           ; timer:inst9|cur_count[2]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.513 ns   ; rst           ; timer:inst9|state.done                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.512 ns   ; rst           ; timer:inst9|state.vga_low                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.502 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.502 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.502 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.502 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.459 ns   ; rst           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.456 ns   ; rst           ; piece_lut:inst7|state.reset                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.302 ns   ; rst           ; timer:inst9|state.check                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.295 ns   ; rst           ; timer:inst9|state.reset                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.290 ns   ; dbg_inputs[0] ; controller:inst4|cur_state.rotate                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.253 ns   ; dbg_inputs[0] ; controller:inst4|cur_state.drop_timer_reset                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.206 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.206 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.206 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.206 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.206 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.206 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.206 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.206 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.158 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.158 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.158 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.158 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; timer:inst12|cur_ready                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; timer:inst12|cur_count[4]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; timer:inst12|cur_count[6]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; timer:inst12|cur_count[7]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; timer:inst12|cur_count[5]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; timer:inst12|cur_count[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; timer:inst12|cur_count[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; timer:inst12|cur_count[3]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; timer:inst12|cur_count[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.902 ns   ; rst           ; timer:inst12|state.vga_low                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.901 ns   ; rst           ; timer:inst12|state.done                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.900 ns   ; rst           ; timer:inst12|state.vga_high                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.878 ns   ; rst           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.877 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.877 ns   ; rst           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.839 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.813 ns   ; rst           ; timer:inst12|state.check                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.812 ns   ; rst           ; timer:inst12|state.reset                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.797 ns   ; dbg_inputs[3] ; controller:inst4|cur_state.rotate                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.777 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.777 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.777 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.777 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.777 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.777 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.777 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.776 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.769 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.769 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.769 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.769 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.769 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.769 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.769 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.769 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.761 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.760 ns   ; dbg_inputs[3] ; controller:inst4|cur_state.drop_timer_reset                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.757 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.757 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.757 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.757 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.740 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.740 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.740 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.740 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.740 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.740 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.740 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.740 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.738 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.725 ns   ; rst           ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[0]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.692 ns   ; rst           ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.692 ns   ; rst           ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.692 ns   ; rst           ; controller:inst4|cur_lut_y[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.692 ns   ; rst           ; controller:inst4|cur_lut_y[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.692 ns   ; rst           ; controller:inst4|cur_y_new[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.688 ns   ; rst           ; controller:inst4|cur_y_new[3]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.688 ns   ; rst           ; controller:inst4|cur_y[3]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.688 ns   ; rst           ; controller:inst4|cur_lut_y[3]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.688 ns   ; rst           ; controller:inst4|cur_y_new[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.688 ns   ; rst           ; controller:inst4|cur_y[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.688 ns   ; rst           ; controller:inst4|cur_lut_y[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.688 ns   ; rst           ; controller:inst4|cur_y[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.688 ns   ; rst           ; controller:inst4|cur_y[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.679 ns   ; rst           ; controller:inst4|cur_state.drop_overflow                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.678 ns   ; rst           ; controller:inst4|cur_state.key                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.678 ns   ; rst           ; controller:inst4|cur_state.reset_timers_a_1                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.677 ns   ; rst           ; controller:inst4|cur_state.collision_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.677 ns   ; rst           ; controller:inst4|cur_state.lock_overflow                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.677 ns   ; rst           ; controller:inst4|cur_state.move_down_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.677 ns   ; rst           ; controller:inst4|cur_state.space_1                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.657 ns   ; rst           ; piece_lut:inst7|cur_change                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.651 ns   ; dbg_inputs[2] ; controller:inst4|cur_state.rotate                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.616 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.614 ns   ; dbg_inputs[2] ; controller:inst4|cur_state.drop_timer_reset                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.580 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.563 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.563 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[2]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.548 ns   ; rst           ; controller:inst4|cur_state.clear_shift_1                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.546 ns   ; rst           ; controller:inst4|cur_state.gen_piece_2                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.546 ns   ; rst           ; controller:inst4|cur_state.rotate                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.546 ns   ; rst           ; controller:inst4|cur_state.drop_timer_reset                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.526 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.526 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.526 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.526 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.474 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.474 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.474 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.474 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.474 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.474 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.474 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.474 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 9.524 ns   ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 9.278 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.112 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.050 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 9.019 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.019 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.912 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 8.912 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.860 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.860 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.860 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.853 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.843 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.823 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.823 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.771 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.761 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.757 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 8.757 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 8.625 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 8.625 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 8.621 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.611 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.602 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.602 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.601 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.601 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.578 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.578 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.334 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.334 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.314 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.294 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.174 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 1.326 ns  ; dbg_inputs[7]                ; controller:inst4|cur_state.drop_timer_reset                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.325 ns  ; dbg_inputs[7]                ; controller:inst4|cur_state.rotate                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.287 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.286 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.278 ns  ; dbg_inputs[6]                ; controller:inst4|cur_state.drop_timer_reset                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.277 ns  ; dbg_inputs[6]                ; controller:inst4|cur_state.rotate                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.033 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.033 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.033 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.033 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.012 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.011 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.984 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.980 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.915 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.913 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.910 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.780 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.780 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.769 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.767 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.766 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.764 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.748 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.526 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.522 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.287 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.282 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.265 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.248 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.234 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.013 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.013 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.260 ns ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.286 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.347 ns ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.836 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.836 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.836 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.836 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.836 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.836 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.836 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.836 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.855 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.855 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.855 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.855 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.855 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.855 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.855 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.855 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.995 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.192 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.158 ns ; dbg_inputs[4]                ; controller:inst4|cur_state.drop_timer_reset                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.159 ns ; dbg_inputs[4]                ; controller:inst4|cur_state.rotate                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.231 ns ; dbg_inputs[5]                ; controller:inst4|cur_state.drop_timer_reset                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.232 ns ; dbg_inputs[5]                ; controller:inst4|cur_state.rotate                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.723 ns ; dbg_inputs[1]                ; controller:inst4|cur_state.drop_timer_reset                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.760 ns ; dbg_inputs[1]                ; controller:inst4|cur_state.rotate                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.801 ns ; rst                          ; controller:inst4|cur_state.reset_timers_a_2                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.807 ns ; rst                          ; controller:inst4|cur_state.reset_timers_b_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.808 ns ; rst                          ; controller:inst4|cur_state.put_back_3                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.809 ns ; rst                          ; controller:inst4|cur_state.move_down_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.884 ns ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.887 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.914 ns ; timer_2_debug                ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.928 ns ; rst                          ; controller:inst4|cur_state.collision_5                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.929 ns ; rst                          ; controller:inst4|cur_state.first_draw_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.937 ns ; rst                          ; controller:inst4|cur_state.space_4                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.937 ns ; rst                          ; controller:inst4|cur_state.first_draw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.938 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.940 ns ; rst                          ; npg:inst10|npg_ff:L2|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.941 ns ; rst                          ; controller:inst4|cur_state.put_back_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.944 ns ; rst                          ; controller:inst4|cur_state.reset                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.945 ns ; rst                          ; piece_lut:inst7|state.cord_calc                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.948 ns ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.949 ns ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.950 ns ; rst                          ; controller:inst4|cur_state.init                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.951 ns ; rst                          ; controller:inst4|cur_state.reset_timers_b_2                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.966 ns ; rst                          ; check_mask:inst5|state.rust                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.969 ns ; rst                          ; check_mask:inst5|state.check                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.973 ns ; rst                          ; vga:inst3|vga_sync:sync|v_sync_state                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.973 ns ; rst                          ; vga:inst3|vga_field_check:field_check|in_field_state                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.973 ns ; rst                          ; vga:inst3|vga_field_check:field_check|end_field_line_state                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.005 ns ; rst                          ; controller:inst4|cur_state.space_3                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.007 ns ; rst                          ; controller:inst4|cur_state.first_draw_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.012 ns ; rst                          ; vga:inst3|vga_sync:sync|h_sync_state                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.016 ns ; rst                          ; check_mask:inst5|state.startup                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.016 ns ; rst                          ; controller:inst4|cur_state.lock_timer_start                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.016 ns ; rst                          ; piece_lut:inst7|state.output                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.032 ns ; rst                          ; controller:inst4|cur_state.collision_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.032 ns ; rst                          ; controller:inst4|cur_state.space_6                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.054 ns ; rst                          ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.054 ns ; rst                          ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.057 ns ; timer_2_debug                ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.063 ns ; rst                          ; check_mask:inst5|state.output                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.063 ns ; rst                          ; controller:inst4|cur_state.space_5                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.063 ns ; rst                          ; controller:inst4|cur_state.collision_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.071 ns ; rst                          ; controller:inst4|cur_state.put_back_4                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.071 ns ; rst                          ; controller:inst4|cur_state.game_over                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.071 ns ; rst                          ; controller:inst4|cur_state.space_2                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.071 ns ; rst                          ; controller:inst4|cur_state.move_down_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.071 ns ; rst                          ; controller:inst4|cur_state.draw                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.073 ns ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.073 ns ; rst                          ; controller:inst4|cur_state.first_draw_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.073 ns ; rst                          ; npg:inst10|npg_ff:L1|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.075 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.076 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.076 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.076 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.077 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.136 ns ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.150 ns ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.150 ns ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.150 ns ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.150 ns ; rst                          ; piece_lut:inst7|cur_y_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.150 ns ; rst                          ; piece_lut:inst7|cur_x_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.150 ns ; rst                          ; piece_lut:inst7|cur_x_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.150 ns ; rst                          ; piece_lut:inst7|cur_x_out[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.164 ns ; rst                          ; check_mask:inst5|empty_s                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.164 ns ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.164 ns ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.164 ns ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.164 ns ; rst                          ; piece_lut:inst7|new_change                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.164 ns ; rst                          ; piece_lut:inst7|cur_y_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.164 ns ; rst                          ; piece_lut:inst7|cur_y_out[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.164 ns ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.188 ns ; rst                          ; check_mask:inst5|pixel[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.188 ns ; rst                          ; check_mask:inst5|pixel[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.188 ns ; rst                          ; piece_lut:inst7|cur_ready                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.188 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.188 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.188 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.188 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.188 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.194 ns ; rst                          ; controller:inst4|cur_timer_1_reset                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.205 ns ; rst                          ; controller:inst4|cur_timer_2_start                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.205 ns ; rst                          ; controller:inst4|cur_lut_x[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.205 ns ; rst                          ; controller:inst4|cur_x[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.205 ns ; rst                          ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.205 ns ; rst                          ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.205 ns ; rst                          ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.205 ns ; rst                          ; controller:inst4|cur_piece[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.205 ns ; rst                          ; controller:inst4|cur_piece[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.205 ns ; rst                          ; controller:inst4|cur_piece[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.213 ns ; rst                          ; controller:inst4|cur_check_start                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.220 ns ; rst                          ; controller:inst4|cur_y_new[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.221 ns ; rst                          ; controller:inst4|cur_draw_erase_start                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.221 ns ; rst                          ; controller:inst4|cur_draw_erase_draw                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.221 ns ; rst                          ; controller:inst4|cur_timer_1_time[4]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.221 ns ; rst                          ; controller:inst4|cur_timer_1_start                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.221 ns ; rst                          ; controller:inst4|cur_timer_2_time[4]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.223 ns ; rst                          ; piece_lut:inst7|cur_overflow                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.244 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.244 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.244 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.244 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.244 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.244 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.244 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.244 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.245 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.245 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.245 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.245 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.245 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.245 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.245 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.295 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.295 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.295 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.295 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.295 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec  6 11:12:44 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 127.75 MHz between source register "piece_lut:inst7|mask[0]" and destination register "sr_if:inst2|do1" (period= 7.828 ns)
    Info: + Longest register to register delay is 7.620 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y29_N7; Fanout = 2; REG Node = 'piece_lut:inst7|mask[0]'
        Info: 2: + IC(0.339 ns) + CELL(0.438 ns) = 0.777 ns; Loc. = LCCOMB_X16_Y29_N26; Fanout = 4; COMB Node = 'addr1~0'
        Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 1.190 ns; Loc. = LCCOMB_X16_Y29_N24; Fanout = 40; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12|Y~0'
        Info: 4: + IC(0.969 ns) + CELL(0.275 ns) = 2.434 ns; Loc. = LCCOMB_X18_Y29_N12; Fanout = 2; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12|Y~0'
        Info: 5: + IC(0.450 ns) + CELL(0.419 ns) = 3.303 ns; Loc. = LCCOMB_X17_Y29_N4; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~10'
        Info: 6: + IC(0.256 ns) + CELL(0.275 ns) = 3.834 ns; Loc. = LCCOMB_X17_Y29_N30; Fanout = 2; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~11'
        Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 4.239 ns; Loc. = LCCOMB_X17_Y29_N24; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~12'
        Info: 8: + IC(0.254 ns) + CELL(0.275 ns) = 4.768 ns; Loc. = LCCOMB_X17_Y29_N18; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~13'
        Info: 9: + IC(0.248 ns) + CELL(0.150 ns) = 5.166 ns; Loc. = LCCOMB_X17_Y29_N14; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~85'
        Info: 10: + IC(0.254 ns) + CELL(0.271 ns) = 5.691 ns; Loc. = LCCOMB_X17_Y29_N12; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~24'
        Info: 11: + IC(1.408 ns) + CELL(0.437 ns) = 7.536 ns; Loc. = LCCOMB_X16_Y30_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~84'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 7.620 ns; Loc. = LCFF_X16_Y30_N9; Fanout = 4; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 2.924 ns ( 38.37 % )
        Info: Total interconnect delay = 4.696 ns ( 61.63 % )
    Info: - Smallest clock skew is 0.006 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.297 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 1467; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 4.297 ns; Loc. = LCFF_X16_Y30_N9; Fanout = 4; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 54.06 % )
            Info: Total interconnect delay = 1.974 ns ( 45.94 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.291 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 1467; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 4.291 ns; Loc. = LCFF_X16_Y29_N7; Fanout = 2; REG Node = 'piece_lut:inst7|mask[0]'
            Info: Total cell delay = 2.323 ns ( 54.14 % )
            Info: Total interconnect delay = 1.968 ns ( 45.86 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 141.0 MHz between source register "sld_hub:auto_hub|irf_reg[1][5]" and destination register "sld_hub:auto_hub|tdo" (period= 7.092 ns)
    Info: + Longest register to register delay is 3.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y29_N3; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
        Info: 2: + IC(0.526 ns) + CELL(0.437 ns) = 0.963 ns; Loc. = LCCOMB_X43_Y29_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0'
        Info: 3: + IC(0.669 ns) + CELL(0.150 ns) = 1.782 ns; Loc. = LCCOMB_X45_Y29_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1'
        Info: 4: + IC(0.248 ns) + CELL(0.420 ns) = 2.450 ns; Loc. = LCCOMB_X45_Y29_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.847 ns; Loc. = LCCOMB_X45_Y29_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.252 ns) + CELL(0.150 ns) = 3.249 ns; Loc. = LCCOMB_X45_Y29_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.333 ns; Loc. = LCFF_X45_Y29_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.391 ns ( 41.73 % )
        Info: Total interconnect delay = 1.942 ns ( 58.27 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.420 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 697; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X45_Y29_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.15 % )
            Info: Total interconnect delay = 3.883 ns ( 87.85 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.419 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 697; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 4.419 ns; Loc. = LCFF_X44_Y29_N3; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
            Info: Total cell delay = 0.537 ns ( 12.15 % )
            Info: Total interconnect delay = 3.882 ns ( 87.85 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "timer:inst9|state.vga_high" (data pin = "rst", clock pin = "clock_50mhz") is 4.695 ns
    Info: + Longest pin to register delay is 9.025 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 303; PIN Node = 'rst'
        Info: 2: + IC(6.284 ns) + CELL(0.376 ns) = 7.512 ns; Loc. = LCCOMB_X36_Y31_N8; Fanout = 28; COMB Node = 'timer:inst12|lbl1~0'
        Info: 3: + IC(0.992 ns) + CELL(0.437 ns) = 8.941 ns; Loc. = LCCOMB_X38_Y30_N2; Fanout = 1; COMB Node = 'timer:inst9|state~11'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 9.025 ns; Loc. = LCFF_X38_Y30_N3; Fanout = 13; REG Node = 'timer:inst9|state.vga_high'
        Info: Total cell delay = 1.749 ns ( 19.38 % )
        Info: Total interconnect delay = 7.276 ns ( 80.62 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 1467; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.294 ns; Loc. = LCFF_X38_Y30_N3; Fanout = 13; REG Node = 'timer:inst9|state.vga_high'
        Info: Total cell delay = 2.323 ns ( 54.10 % )
        Info: Total interconnect delay = 1.971 ns ( 45.90 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "vga:inst3|vga_read:read_and_output|v_sync_out" is 9.524 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 1467; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.294 ns; Loc. = LCFF_X38_Y30_N5; Fanout = 11; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 54.10 % )
        Info: Total interconnect delay = 1.971 ns ( 45.90 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.980 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y30_N5; Fanout = 11; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(2.182 ns) + CELL(2.798 ns) = 4.980 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 56.18 % )
        Info: Total interconnect delay = 2.182 ns ( 43.82 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "controller:inst4|cur_state.drop_timer_reset" (data pin = "dbg_inputs[7]", clock pin = "clock_50mhz") is 1.326 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 4.261 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G3; Fanout = 1467; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.974 ns) + CELL(0.537 ns) = 4.261 ns; Loc. = LCFF_X34_Y27_N23; Fanout = 6; REG Node = 'controller:inst4|cur_state.drop_timer_reset'
        Info: Total cell delay = 2.323 ns ( 54.52 % )
        Info: Total interconnect delay = 1.938 ns ( 45.48 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'dbg_inputs[7]'
        Info: 2: + IC(1.297 ns) + CELL(0.438 ns) = 2.714 ns; Loc. = LCCOMB_X34_Y27_N2; Fanout = 2; COMB Node = 'controller:inst4|Equal0~0'
        Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 3.117 ns; Loc. = LCCOMB_X34_Y27_N22; Fanout = 1; COMB Node = 'controller:inst4|cur_state~47'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.201 ns; Loc. = LCFF_X34_Y27_N23; Fanout = 6; REG Node = 'controller:inst4|cur_state.drop_timer_reset'
        Info: Total cell delay = 1.651 ns ( 51.58 % )
        Info: Total interconnect delay = 1.550 ns ( 48.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Fri Dec  6 11:12:46 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


