Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Jul  4 12:11:03 2025
| Host         : shishir-HP-Pavilion-Laptop-15-eg3xxx running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   139 |
|    Minimum number of control sets                        |   139 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   473 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   139 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |    26 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     2 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1529 |          343 |
| No           | No                    | Yes                    |             358 |           83 |
| No           | Yes                   | No                     |              79 |           22 |
| Yes          | No                    | No                     |            4990 |         1146 |
| Yes          | No                    | Yes                    |             533 |          147 |
| Yes          | Yes                   | No                     |             238 |           70 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                                                                                                              Enable Signal                                                                                                             |                                                                             Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                 | test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/add_gen/delay/delay_q_net                                                                                    |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                      | test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/add_gen/delay/delay_q_net                                                                                         |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                              | test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp       |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                           | test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                      | test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/add_gen/delay/delay_q_net                                                                                         |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                              | test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp       |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                           | test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/accumdat_snap/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                    | test_spec_ip_inst/inst/test_spec_struct/accumdat_snap/ss/add_gen/delay/delay_q_net                                                                                       |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/accumdat_snap/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                            | test_spec_ip_inst/inst/test_spec_struct/accumdat_snap/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp     |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable    |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/accumdat_snap/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                         | test_spec_ip_inst/inst/test_spec_struct/accumdat_snap/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0              |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                         | test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp  |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                      | test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0           |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_reg_cntrl/sBusValid                                                                                                                                                                                                          |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                         | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                           |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable     |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  red_pitaya_infr_inst/O[0]                              |                                                                                                                                                                                                                                        | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_adc_voltage_snap_ss_ctrl/sBusValid                                                                                                                                                                                           |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_accumdat_snap_ss_ctrl/sBusValid                                                                                                                                                                                              |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_accum1_snap_ss_ctrl/sBusValid                                                                                                                                                                                                |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_accum0_snap_ss_ctrl/sBusValid                                                                                                                                                                                                |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              |                                                                                                                                                                                                                                        | red_pitaya_infr_inst/AR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                      |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              |                                                                                                                                                                                                                                        | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |                1 |              2 |         2.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                        | red_pitaya_bd_inst/rst_ps7_0_50M/U0/peripheral_reset[0]                                                                                                                  |                1 |              2 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              |                                                                                                                                                                                                                                        | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                        | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                             |                2 |              4 |         2.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                       | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                           |                1 |              4 |         4.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                        | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                 |                1 |              4 |         4.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                |                                                                                                                                                                          |                1 |              5 |         5.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                            |                2 |              5 |         2.50 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                               | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                            |                2 |              5 |         2.50 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                        | red_pitaya_bd_inst/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                      |                2 |              5 |         2.50 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | red_pitaya_bd_inst/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                |                2 |              6 |         3.00 |
|  red_pitaya_infr_inst/O[4]                              |                                                                                                                                                                                                                                        | test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc1/delay_bram/counter/SINIT                                                                                       |                2 |              8 |         4.00 |
|  red_pitaya_infr_inst/O[4]                              |                                                                                                                                                                                                                                        | test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc/delay_bram/counter/SINIT                                                                                        |                2 |              8 |         4.00 |
|  red_pitaya_infr_inst/O[4]                              |                                                                                                                                                                                                                                        | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/u2_0                                                          |                2 |              8 |         4.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                   |                                                                                                                                                                          |                3 |              8 |         2.67 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r                                                                                                                                                                            | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                2 |              8 |         4.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                        | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                      |                3 |              8 |         2.67 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/start_frame_in_valid                                                                                                        |                                                                                                                                                                          |                3 |              8 |         2.67 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/start_frame_in_valid                                                                                                       |                                                                                                                                                                          |                2 |              8 |         4.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/symbols_out_remaining[7]_i_1_n_0                                     |                                                                                                                                                                          |                3 |              8 |         2.67 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/CE                                                                                                                                |                                                                                                                                                                          |                2 |              8 |         4.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/symbols_out_remaining[7]_i_1_n_0                                    |                                                                                                                                                                          |                3 |              8 |         2.67 |
|  red_pitaya_infr_inst/O[0]                              |                                                                                                                                                                                                                                        | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc/pulse_ext/counter3/D[0]                                                                                                                                                       | test_spec_ip_inst/inst/test_spec_struct/pipeline12/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/SINIT                                                      |                3 |              9 |         3.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc1/pulse_ext/counter3/D[0]                                                                                                                                                      | test_spec_ip_inst/inst/test_spec_struct/pipeline14/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/SINIT                                                      |                3 |              9 |         3.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/data_out_20 |                                                                                                                                                                          |                2 |             10 |         5.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable   |                                                                                                                                                                          |                2 |             10 |         5.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/CE                                                                  |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0                             |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/data_out_10 |                                                                                                                                                                          |                2 |             10 |         5.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                             |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6                             |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                             |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5                              |                                                                                                                                                                          |                5 |             10 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/data_out_20  |                                                                                                                                                                          |                2 |             10 |         5.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable    |                                                                                                                                                                          |                2 |             10 |         5.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/CE                                                                   |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/data_out_10  |                                                                                                                                                                          |                2 |             10 |         5.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0                              |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                              |                                                                                                                                                                          |                5 |             10 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                              |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                              |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4                              |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce    |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6                              |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce     |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                        | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                            |                3 |             10 |         3.33 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5                             |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4                             |                                                                                                                                                                          |                5 |             10 |         2.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                             |                                                                                                                                                                          |                4 |             10 |         2.50 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc/pulse_ext/counter3/D[0]                                                                                                                                                       | test_spec_ip_inst/inst/test_spec_struct/pipeline11/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/SINIT                                                      |                3 |             11 |         3.67 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/u2_0                                                                                                                        | test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                    |                4 |             12 |         3.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                 |                                                                                                                                                                          |                2 |             12 |         6.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                   |                                                                                                                                                                          |                2 |             12 |         6.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                              |                                                                                                                                                                          |                2 |             12 |         6.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                          |                5 |             12 |         2.40 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                      |                                                                                                                                                                          |                4 |             12 |         3.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                |                                                                                                                                                                          |                3 |             12 |         4.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                      |                                                                                                                                                                          |                5 |             12 |         2.40 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                            |                                                                                                                                                                          |                4 |             13 |         3.25 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                          |                2 |             14 |         7.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                             |                                                                                                                                                                          |                2 |             14 |         7.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                       |                                                                                                                                                                          |                3 |             16 |         5.33 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                       |                                                                                                                                                                          |                8 |             21 |         2.62 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_acc_len/sBusValid                                                                                                                                                                                                            |                                                                                                                                                                          |                5 |             24 |         4.80 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                         |                                                                                                                                                                          |                9 |             24 |         2.67 |
|  red_pitaya_infr_inst/O[0]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                5 |             27 |         5.40 |
|  red_pitaya_infr_inst/O[0]                              |                                                                                                                                                                                                                                        | red_pitaya_infr_inst/AR[0]                                                                                                                                               |               11 |             28 |         2.55 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                               | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/SR[0]  |                5 |             30 |         6.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/SR[0] |                5 |             30 |         6.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                |                                                                                                                                                                          |                4 |             31 |         7.75 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                 |                                                                                                                                                                          |                4 |             31 |         7.75 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/counter_led1/CE                                                                                                                                                                                | test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                    |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/CE                                                                                                                                |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[4]                              |                                                                                                                                                                                                                                        | test_spec_ip_inst/inst/test_spec_struct/acc_cntrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical_y_net                                  |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[0]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                             |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][5]_2[0]                                                                                                                                    | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                9 |             32 |         3.56 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][6]_0[0]                                                                                                                                    | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                7 |             32 |         4.57 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][6]_1[0]                                                                                                                                    | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                5 |             32 |         6.40 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][5]_1[0]                                                                                                                                    | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                7 |             32 |         4.57 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][5]_0[0]                                                                                                                                    | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                7 |             32 |         4.57 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][2]_0[0]                                                                                                                                    | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                7 |             32 |         4.57 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                               |                                                                                                                                                                          |                9 |             32 |         3.56 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/pipeline1/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register0_q_net                                                                                                           |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/E[0]                                                                                                                                                              | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                6 |             32 |         5.33 |
|  red_pitaya_infr_inst/O[0]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_0                                                                                             |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[0]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_0                                                                                             |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[0]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_0                                                                                             |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[0]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_1                                                                                                                |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[0]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_0                                                                                                                |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[0]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_2                                                                                                                |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[0]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_3                                                                                                                |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_snap_gap/sBusValid                                                                                                                                                                                                           |                                                                                                                                                                          |                5 |             32 |         6.40 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sys_inst/axi4lite_slave_logic_inst/E[0]                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |               10 |             32 |         3.20 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_data_val_out[0]                                                                                                                                                                  | test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                    |                8 |             32 |         4.00 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/delay28/CE                                                                                                                                                                                     | test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                    |                8 |             32 |         4.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__3_n_0                                                                                                                               | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |               11 |             33 |         3.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__0_n_0                                                                                                                | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                9 |             33 |         3.67 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__2_n_0                                                                                                                  | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |                7 |             33 |         4.71 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__1_n_0                                                                                                             | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |               10 |             33 |         3.30 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1_n_0                                                                                                                     | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |               11 |             33 |         3.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | axi4lite_interconnect/axi4lite_sys_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__4_n_0                                                                                                                                  | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |               17 |             33 |         1.94 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                          |                6 |             36 |         6.00 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                      |                                                                                                                                                                          |                7 |             36 |         5.14 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                          |                7 |             36 |         5.14 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                          |                8 |             36 |         4.50 |
|  red_pitaya_infr_inst/O[0]                              |                                                                                                                                                                                                                                        |                                                                                                                                                                          |                7 |             40 |         5.71 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                               | test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]               |               17 |             44 |         2.59 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                             |                                                                                                                                                                          |                8 |             45 |         5.62 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                          |                7 |             45 |         6.43 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                        |                                                                                                                                                                          |               37 |            121 |         3.27 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 | test_spec_acc_cnt/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                          |               45 |            261 |         5.80 |
|  red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                        | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/bbstub_peripheral_aresetn[0]                                                                        |               65 |            310 |         4.77 |
|  red_pitaya_infr_inst/O[4]                              |                                                                                                                                                                                                                                        |                                                                                                                                                                          |              300 |           1369 |         4.56 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                               |                                                                                                                                                                          |              453 |           2600 |         5.74 |
|  red_pitaya_infr_inst/O[4]                              | test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                              |                                                                                                                                                                          |              430 |           2600 |         6.05 |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


