\hypertarget{HPL__SWM_8h}{}\section{Referencia del Archivo includes/hpl/\+H\+P\+L\+\_\+\+S\+WM.h}
\label{HPL__SWM_8h}\index{includes/hpl/\+H\+P\+L\+\_\+\+S\+W\+M.\+h@{includes/hpl/\+H\+P\+L\+\_\+\+S\+W\+M.\+h}}


Definiciones a nivel de periferico del modulo S\+WM (L\+P\+C845)  


{\ttfamily \#include $<$H\+R\+I\+\_\+\+S\+W\+M.\+h$>$}\newline
{\ttfamily \#include $<$H\+P\+L\+\_\+\+S\+Y\+S\+C\+O\+N.\+h$>$}\newline
Dependencia gráfica adjunta para H\+P\+L\+\_\+\+S\+W\+M.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=324pt]{d1/d84/HPL__SWM_8h__incl}
\end{center}
\end{figure}
Gráfico de los archivos que directa o indirectamente incluyen a este archivo\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d1/deb/HPL__SWM_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Enumeraciones}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{HPL__SWM_8h_a142ac4728429e7b0212a2439cf625ba0}\label{HPL__SWM_8h_a142ac4728429e7b0212a2439cf625ba0}} 
enum {\bfseries S\+W\+M\+\_\+enable\+\_\+en} \{ {\bfseries S\+W\+M\+\_\+\+E\+N\+A\+B\+LE} = 0, 
{\bfseries S\+W\+M\+\_\+\+D\+I\+S\+A\+B\+LE}
 \}
\end{DoxyCompactItemize}
\subsection*{Funciones}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{HPL__SWM_8h_ac536db4465a4bde7b91e205ba619d878}\label{HPL__SWM_8h_ac536db4465a4bde7b91e205ba619d878}} 
static void \hyperlink{HPL__SWM_8h_ac536db4465a4bde7b91e205ba619d878}{S\+W\+M\+\_\+init} (void)
\begin{DoxyCompactList}\small\item\em Inicializacion de la Switch Matrix. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{HPL__SWM_8h_a737f4936b853918bca089135d2827605}\label{HPL__SWM_8h_a737f4936b853918bca089135d2827605}} 
static void \hyperlink{HPL__SWM_8h_a737f4936b853918bca089135d2827605}{S\+W\+M\+\_\+deinit} (void)
\begin{DoxyCompactList}\small\item\em Deinicializacion de la Switch Matrix. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a60f41fe1e4050d00e8b31bc90895f02a}{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+T\+XD} (uint8\+\_\+t uart, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn T\+XD. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a2a9dd06c266b4a9f13422049ca6e8025}{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+XD} (uint8\+\_\+t uart, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn R\+XD. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a6c2d55563fe6dd686c582b01881eb09d}{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+TS} (uint8\+\_\+t uart, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn R\+TS. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ab5bb74a503e21e7e3069ca96ba061197}{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+C\+TS} (uint8\+\_\+t uart, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn C\+TS. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a97f3b3c44e9a19948bde3a69b1570530}{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+S\+C\+LK} (uint8\+\_\+t uart, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn S\+C\+LK. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ad43c4074fec877231656d1708c4c8007}{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+CK} (uint8\+\_\+t spi, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+P\+In S\+CK. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a06d9be7bba0047142099f1e69518b12e}{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+O\+SI} (uint8\+\_\+t spi, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+P\+In M\+O\+SI. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a51673fcfa7163686b764b44c17a95e8f}{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+I\+SO} (uint8\+\_\+t spi, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+P\+In M\+I\+SO. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a39a3e2c4add6776b9beaa9501fd5443f}{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L0} (uint8\+\_\+t spi, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+P\+In S\+S\+E\+L0. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a2c412d2bc5d9285aab9581f4311792d8}{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L1} (uint8\+\_\+t spi, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+P\+In S\+S\+E\+L1. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a2238cb94f47a1d33563c1d714d7f213b}{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L2} (uint8\+\_\+t spi, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+P\+In S\+S\+E\+L2. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_acc2b2ffbd6ff1343250abac19789f87e}{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L3} (uint8\+\_\+t spi, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+P\+In S\+S\+E\+L3. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a4e47fda85d3bc1f56153a39af4dd41e2}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+A} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT I\+N\+\_\+A. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a521309a78720cfb00c77151a8c31df94}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+B} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT I\+N\+\_\+B. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ab21907521c23026717862948ab0a1696}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+C} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT I\+N\+\_\+C. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a9330330d9ce67ceafbfa7e928516c44f}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+D} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT I\+N\+\_\+D. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ac1e884ebd779bcef41208320197466f5}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T0} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T0. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a5f8f4b3d47a77576c3b7ec2cfcca818d}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T1} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T1. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a86063ff7fa029a8f68beb41de0033871}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T2} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T2. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a53825ed720ffcfcf8587e73281fddb2c}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T3} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T3. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a646eba307482f12899371218a35b783c}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T4} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T4. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a60502954a455881f0b5a163da323ef2e}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T5} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T5. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ae2a8e178b9905df0c6e137d5920c38a7}{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T6} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T6. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_aedd50341001a6d2af785250d5e8d12a6}{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+DA} (uint8\+\_\+t iic, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion I\+I\+Cn S\+DA. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a494e8a2065357cfc55b30059c3909609}{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+CL} (uint8\+\_\+t iic, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion I\+I\+Cn S\+CL. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ae9ec78f27020beaae4049407294be86c}{S\+W\+M\+\_\+assign\+\_\+\+C\+O\+M\+P0\+\_\+\+O\+UT} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion C\+O\+M\+P0 O\+UT. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a3e1c96ae214454bf541df45189c5bc89}{S\+W\+M\+\_\+assign\+\_\+\+C\+L\+K\+O\+UT} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion C\+L\+K\+O\+UT. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ae93da114f52224d70be758d8e86f2ba0}{S\+W\+M\+\_\+assign\+\_\+\+I\+N\+T\+\_\+\+B\+M\+AT} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion I\+NT B\+M\+AT. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a1c63006c19ab20b7826bf651a0e7dcad}{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+M\+AT} (uint8\+\_\+t mat, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion T0 M\+A\+Tn. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_afc9b4382b09dab73bea590322aaef313}{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+C\+AP} (uint8\+\_\+t cap, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Asignar un pin del M\+CU a la funcion T0 C\+A\+Pn. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ac24a18ebef94b9d39b8cf1494f9ac21e}{S\+W\+M\+\_\+enable\+\_\+\+A\+C\+MP} (uint8\+\_\+t acmp, S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion A\+C\+M\+Pn. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a39bd0a4ec28fa0d0385f58d38b016d54}{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+C\+LK} (S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion S\+W\+C\+LK. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_aaa30ac5a05823874719a55e8a727093b}{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+D\+IO} (S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion S\+W\+D\+IO. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_aa28bd697cfec3ccf2e69ec68ccbe2fd0}{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+IN} (S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion X\+T\+A\+L\+IN. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_af26a23c5affe7c4011c90ada19a063a7}{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+O\+UT} (S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion X\+T\+A\+L\+O\+UT. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_aeb886e9841975315d82d350b7687306a}{S\+W\+M\+\_\+enable\+\_\+\+R\+E\+S\+E\+TN} (S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion R\+E\+S\+E\+TN. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ac766a6eb91ec9bead6db08904fef786d}{S\+W\+M\+\_\+enable\+\_\+\+C\+L\+K\+IN} (S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion C\+L\+K\+IN. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a71d06bef68604d4c3af51a2d5e436d64}{S\+W\+M\+\_\+enable\+\_\+\+V\+D\+D\+C\+MP} (S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion V\+D\+D\+C\+MP. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a601e78a53ab107d417c744e43bb71213}{S\+W\+M\+\_\+enable\+\_\+\+A\+DC} (uint8\+\_\+t adc, S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion A\+DC. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_ae12e3e59db0d3bd4a17d0e200db3e564}{S\+W\+M\+\_\+enable\+\_\+\+D\+AC} (uint8\+\_\+t dac, S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion D\+AC. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a3e486973cbba94c52ed5245862a32fa7}{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+TX} (uint8\+\_\+t captx, S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion C\+A\+P\+TX. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a11956351694500dfa54078b75ab0fb16}{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YL} (S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion C\+A\+P\+YL. \end{DoxyCompactList}\item 
static void \hyperlink{HPL__SWM_8h_a251a79c9590da5718e29b1c2b6a01cc0}{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YH} (S\+W\+M\+\_\+enable\+\_\+en en\+\_\+dis)
\begin{DoxyCompactList}\small\item\em Habilitar/inhabilitar la funcion C\+A\+P\+YH. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{HPL__SWM_8h_a79cbaf1ff3c7132e45e5198f4ab6e149}\label{HPL__SWM_8h_a79cbaf1ff3c7132e45e5198f4ab6e149}} 
volatile \hyperlink{HRI__SWM_8h_d0/db2/structSWM__per__t}{S\+W\+M\+\_\+per\+\_\+t} $\ast$const \hyperlink{HPL__SWM_8h_a79cbaf1ff3c7132e45e5198f4ab6e149}{S\+WM}
\begin{DoxyCompactList}\small\item\em Periferico S\+WM. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Definiciones a nivel de periferico del modulo S\+WM (L\+P\+C845) 

\begin{DoxyAuthor}{Autor}
Augusto Santini 
\end{DoxyAuthor}
\begin{DoxyDate}{Fecha}
3/2020 
\end{DoxyDate}
\begin{DoxyVersion}{Versión}
1.\+0 
\end{DoxyVersion}


\subsection{Documentación de las funciones}
\mbox{\Hypertarget{HPL__SWM_8h_a60f41fe1e4050d00e8b31bc90895f02a}\label{HPL__SWM_8h_a60f41fe1e4050d00e8b31bc90895f02a}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+T\+XD@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+T\+XD}}
\index{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+T\+XD@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+T\+XD}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+T\+X\+D()}{SWM\_assign\_uart\_TXD()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+T\+XD (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{uart,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn T\+XD. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em uart} & Instancia de U\+A\+RT a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a2a9dd06c266b4a9f13422049ca6e8025}\label{HPL__SWM_8h_a2a9dd06c266b4a9f13422049ca6e8025}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+XD@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+XD}}
\index{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+XD@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+XD}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+X\+D()}{SWM\_assign\_uart\_RXD()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+XD (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{uart,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn R\+XD. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em uart} & Instancia de U\+A\+RT a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a6c2d55563fe6dd686c582b01881eb09d}\label{HPL__SWM_8h_a6c2d55563fe6dd686c582b01881eb09d}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+TS@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+TS}}
\index{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+TS@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+TS}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+T\+S()}{SWM\_assign\_uart\_RTS()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+R\+TS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{uart,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn R\+TS. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em uart} & Instancia de U\+A\+RT a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ab5bb74a503e21e7e3069ca96ba061197}\label{HPL__SWM_8h_ab5bb74a503e21e7e3069ca96ba061197}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+C\+TS@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+C\+TS}}
\index{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+C\+TS@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+C\+TS}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+C\+T\+S()}{SWM\_assign\_uart\_CTS()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+C\+TS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{uart,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn C\+TS. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em uart} & Instancia de U\+A\+RT a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a97f3b3c44e9a19948bde3a69b1570530}\label{HPL__SWM_8h_a97f3b3c44e9a19948bde3a69b1570530}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+S\+C\+LK@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+S\+C\+LK}}
\index{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+S\+C\+LK@{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+S\+C\+LK}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+S\+C\+L\+K()}{SWM\_assign\_uart\_SCLK()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+uart\+\_\+\+S\+C\+LK (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{uart,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion U\+A\+R\+Tn S\+C\+LK. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em uart} & Instancia de U\+A\+RT a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ad43c4074fec877231656d1708c4c8007}\label{HPL__SWM_8h_ad43c4074fec877231656d1708c4c8007}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+CK@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+CK}}
\index{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+CK@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+CK}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+C\+K()}{SWM\_assign\_spi\_SCK()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+CK (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{spi,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+P\+In S\+CK. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em spi} & Instancia de S\+PI a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a06d9be7bba0047142099f1e69518b12e}\label{HPL__SWM_8h_a06d9be7bba0047142099f1e69518b12e}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+O\+SI@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+O\+SI}}
\index{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+O\+SI@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+O\+SI}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+O\+S\+I()}{SWM\_assign\_spi\_MOSI()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+O\+SI (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{spi,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+P\+In M\+O\+SI. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em spi} & Instancia de S\+PI a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a51673fcfa7163686b764b44c17a95e8f}\label{HPL__SWM_8h_a51673fcfa7163686b764b44c17a95e8f}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+I\+SO@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+I\+SO}}
\index{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+I\+SO@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+I\+SO}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+I\+S\+O()}{SWM\_assign\_spi\_MISO()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+M\+I\+SO (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{spi,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+P\+In M\+I\+SO. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em spi} & Instancia de S\+PI a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a39a3e2c4add6776b9beaa9501fd5443f}\label{HPL__SWM_8h_a39a3e2c4add6776b9beaa9501fd5443f}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L0@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L0}}
\index{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L0@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L0}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L0()}{SWM\_assign\_spi\_SSEL0()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L0 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{spi,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+P\+In S\+S\+E\+L0. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em spi} & Instancia de S\+PI a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a2c412d2bc5d9285aab9581f4311792d8}\label{HPL__SWM_8h_a2c412d2bc5d9285aab9581f4311792d8}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L1@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L1}}
\index{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L1@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L1}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L1()}{SWM\_assign\_spi\_SSEL1()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L1 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{spi,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+P\+In S\+S\+E\+L1. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em spi} & Instancia de S\+PI a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a2238cb94f47a1d33563c1d714d7f213b}\label{HPL__SWM_8h_a2238cb94f47a1d33563c1d714d7f213b}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L2@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L2}}
\index{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L2@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L2}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L2()}{SWM\_assign\_spi\_SSEL2()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L2 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{spi,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+P\+In S\+S\+E\+L2. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em spi} & Instancia de S\+PI a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_acc2b2ffbd6ff1343250abac19789f87e}\label{HPL__SWM_8h_acc2b2ffbd6ff1343250abac19789f87e}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L3@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L3}}
\index{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L3@{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L3}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L3()}{SWM\_assign\_spi\_SSEL3()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+spi\+\_\+\+S\+S\+E\+L3 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{spi,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+P\+In S\+S\+E\+L3. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em spi} & Instancia de S\+PI a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a4e47fda85d3bc1f56153a39af4dd41e2}\label{HPL__SWM_8h_a4e47fda85d3bc1f56153a39af4dd41e2}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+A@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+A}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+A@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+A}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+\+A()}{SWM\_assign\_sct\_IN\_A()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+A (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT I\+N\+\_\+A. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a521309a78720cfb00c77151a8c31df94}\label{HPL__SWM_8h_a521309a78720cfb00c77151a8c31df94}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+B@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+B}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+B@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+B}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+\+B()}{SWM\_assign\_sct\_IN\_B()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+B (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT I\+N\+\_\+B. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ab21907521c23026717862948ab0a1696}\label{HPL__SWM_8h_ab21907521c23026717862948ab0a1696}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+C@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+C}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+C@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+C}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+\+C()}{SWM\_assign\_sct\_IN\_C()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+C (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT I\+N\+\_\+C. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a9330330d9ce67ceafbfa7e928516c44f}\label{HPL__SWM_8h_a9330330d9ce67ceafbfa7e928516c44f}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+D@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+D}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+D@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+D}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+\+D()}{SWM\_assign\_sct\_IN\_D()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+I\+N\+\_\+D (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT I\+N\+\_\+D. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ac1e884ebd779bcef41208320197466f5}\label{HPL__SWM_8h_ac1e884ebd779bcef41208320197466f5}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T0@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T0}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T0@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T0}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T0()}{SWM\_assign\_sct\_OUT0()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T0 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T0. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a5f8f4b3d47a77576c3b7ec2cfcca818d}\label{HPL__SWM_8h_a5f8f4b3d47a77576c3b7ec2cfcca818d}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T1@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T1}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T1@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T1}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T1()}{SWM\_assign\_sct\_OUT1()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T1 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T1. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a86063ff7fa029a8f68beb41de0033871}\label{HPL__SWM_8h_a86063ff7fa029a8f68beb41de0033871}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T2@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T2}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T2@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T2}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T2()}{SWM\_assign\_sct\_OUT2()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T2 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T2. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a53825ed720ffcfcf8587e73281fddb2c}\label{HPL__SWM_8h_a53825ed720ffcfcf8587e73281fddb2c}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T3@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T3}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T3@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T3}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T3()}{SWM\_assign\_sct\_OUT3()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T3 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T3. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a646eba307482f12899371218a35b783c}\label{HPL__SWM_8h_a646eba307482f12899371218a35b783c}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T4@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T4}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T4@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T4}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T4()}{SWM\_assign\_sct\_OUT4()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T4 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T4. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a60502954a455881f0b5a163da323ef2e}\label{HPL__SWM_8h_a60502954a455881f0b5a163da323ef2e}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T5@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T5}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T5@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T5}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T5()}{SWM\_assign\_sct\_OUT5()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T5 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T5. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ae2a8e178b9905df0c6e137d5920c38a7}\label{HPL__SWM_8h_ae2a8e178b9905df0c6e137d5920c38a7}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T6@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T6}}
\index{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T6@{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T6}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T6()}{SWM\_assign\_sct\_OUT6()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+sct\+\_\+\+O\+U\+T6 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion S\+CT O\+U\+T6. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_aedd50341001a6d2af785250d5e8d12a6}\label{HPL__SWM_8h_aedd50341001a6d2af785250d5e8d12a6}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+DA@{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+DA}}
\index{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+DA@{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+DA}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+D\+A()}{SWM\_assign\_iic\_SDA()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+DA (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{iic,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion I\+I\+Cn S\+DA. 

En el caso del I\+I\+C0, no se le da importancia al puerto y pin


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em iic} & Instancia de I\+IC a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a494e8a2065357cfc55b30059c3909609}\label{HPL__SWM_8h_a494e8a2065357cfc55b30059c3909609}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+CL@{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+CL}}
\index{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+CL@{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+CL}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+C\+L()}{SWM\_assign\_iic\_SCL()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+iic\+\_\+\+S\+CL (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{iic,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion I\+I\+Cn S\+CL. 

En el caso del I\+I\+C0, no se le da importancia al puerto y pin


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em iic} & Instancia de I\+IC a la cual asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ae9ec78f27020beaae4049407294be86c}\label{HPL__SWM_8h_ae9ec78f27020beaae4049407294be86c}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+\+C\+O\+M\+P0\+\_\+\+O\+UT@{S\+W\+M\+\_\+assign\+\_\+\+C\+O\+M\+P0\+\_\+\+O\+UT}}
\index{S\+W\+M\+\_\+assign\+\_\+\+C\+O\+M\+P0\+\_\+\+O\+UT@{S\+W\+M\+\_\+assign\+\_\+\+C\+O\+M\+P0\+\_\+\+O\+UT}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+\+C\+O\+M\+P0\+\_\+\+O\+U\+T()}{SWM\_assign\_COMP0\_OUT()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+\+C\+O\+M\+P0\+\_\+\+O\+UT (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion C\+O\+M\+P0 O\+UT. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a3e1c96ae214454bf541df45189c5bc89}\label{HPL__SWM_8h_a3e1c96ae214454bf541df45189c5bc89}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+\+C\+L\+K\+O\+UT@{S\+W\+M\+\_\+assign\+\_\+\+C\+L\+K\+O\+UT}}
\index{S\+W\+M\+\_\+assign\+\_\+\+C\+L\+K\+O\+UT@{S\+W\+M\+\_\+assign\+\_\+\+C\+L\+K\+O\+UT}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+\+C\+L\+K\+O\+U\+T()}{SWM\_assign\_CLKOUT()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+\+C\+L\+K\+O\+UT (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion C\+L\+K\+O\+UT. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ae93da114f52224d70be758d8e86f2ba0}\label{HPL__SWM_8h_ae93da114f52224d70be758d8e86f2ba0}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+\+I\+N\+T\+\_\+\+B\+M\+AT@{S\+W\+M\+\_\+assign\+\_\+\+I\+N\+T\+\_\+\+B\+M\+AT}}
\index{S\+W\+M\+\_\+assign\+\_\+\+I\+N\+T\+\_\+\+B\+M\+AT@{S\+W\+M\+\_\+assign\+\_\+\+I\+N\+T\+\_\+\+B\+M\+AT}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+\+I\+N\+T\+\_\+\+B\+M\+A\+T()}{SWM\_assign\_INT\_BMAT()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+\+I\+N\+T\+\_\+\+B\+M\+AT (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion I\+NT B\+M\+AT. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a1c63006c19ab20b7826bf651a0e7dcad}\label{HPL__SWM_8h_a1c63006c19ab20b7826bf651a0e7dcad}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+M\+AT@{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+M\+AT}}
\index{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+M\+AT@{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+M\+AT}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+M\+A\+T()}{SWM\_assign\_T0\_MAT()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+M\+AT (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{mat,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion T0 M\+A\+Tn. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em mat} & Numero de M\+A\+Tn a asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_afc9b4382b09dab73bea590322aaef313}\label{HPL__SWM_8h_afc9b4382b09dab73bea590322aaef313}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+C\+AP@{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+C\+AP}}
\index{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+C\+AP@{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+C\+AP}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+C\+A\+P()}{SWM\_assign\_T0\_CAP()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+assign\+\_\+\+T0\+\_\+\+C\+AP (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{cap,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Asignar un pin del M\+CU a la funcion T0 C\+A\+Pn. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em cap} & Numero de C\+A\+Pn a asignar \\
\hline
\mbox{\tt in}  & {\em port} & Numero de puerto a asignar \\
\hline
\mbox{\tt in}  & {\em pin} & Numero de pin a asignar \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ac24a18ebef94b9d39b8cf1494f9ac21e}\label{HPL__SWM_8h_ac24a18ebef94b9d39b8cf1494f9ac21e}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+A\+C\+MP@{S\+W\+M\+\_\+enable\+\_\+\+A\+C\+MP}}
\index{S\+W\+M\+\_\+enable\+\_\+\+A\+C\+MP@{S\+W\+M\+\_\+enable\+\_\+\+A\+C\+MP}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+A\+C\+M\+P()}{SWM\_enable\_ACMP()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+A\+C\+MP (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{acmp,  }\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion A\+C\+M\+Pn. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em acmp} & Numero de A\+C\+MP a asignar \\
\hline
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a39bd0a4ec28fa0d0385f58d38b016d54}\label{HPL__SWM_8h_a39bd0a4ec28fa0d0385f58d38b016d54}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+S\+W\+C\+LK@{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+C\+LK}}
\index{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+C\+LK@{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+C\+LK}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+C\+L\+K()}{SWM\_enable\_SWCLK()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+S\+W\+C\+LK (\begin{DoxyParamCaption}\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion S\+W\+C\+LK. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_aaa30ac5a05823874719a55e8a727093b}\label{HPL__SWM_8h_aaa30ac5a05823874719a55e8a727093b}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+S\+W\+D\+IO@{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+D\+IO}}
\index{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+D\+IO@{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+D\+IO}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+S\+W\+D\+I\+O()}{SWM\_enable\_SWDIO()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+S\+W\+D\+IO (\begin{DoxyParamCaption}\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion S\+W\+D\+IO. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_aa28bd697cfec3ccf2e69ec68ccbe2fd0}\label{HPL__SWM_8h_aa28bd697cfec3ccf2e69ec68ccbe2fd0}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+IN@{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+IN}}
\index{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+IN@{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+IN}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+I\+N()}{SWM\_enable\_XTALIN()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+IN (\begin{DoxyParamCaption}\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion X\+T\+A\+L\+IN. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_af26a23c5affe7c4011c90ada19a063a7}\label{HPL__SWM_8h_af26a23c5affe7c4011c90ada19a063a7}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+O\+UT@{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+O\+UT}}
\index{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+O\+UT@{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+O\+UT}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+O\+U\+T()}{SWM\_enable\_XTALOUT()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+X\+T\+A\+L\+O\+UT (\begin{DoxyParamCaption}\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion X\+T\+A\+L\+O\+UT. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_aeb886e9841975315d82d350b7687306a}\label{HPL__SWM_8h_aeb886e9841975315d82d350b7687306a}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+R\+E\+S\+E\+TN@{S\+W\+M\+\_\+enable\+\_\+\+R\+E\+S\+E\+TN}}
\index{S\+W\+M\+\_\+enable\+\_\+\+R\+E\+S\+E\+TN@{S\+W\+M\+\_\+enable\+\_\+\+R\+E\+S\+E\+TN}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+R\+E\+S\+E\+T\+N()}{SWM\_enable\_RESETN()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+R\+E\+S\+E\+TN (\begin{DoxyParamCaption}\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion R\+E\+S\+E\+TN. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ac766a6eb91ec9bead6db08904fef786d}\label{HPL__SWM_8h_ac766a6eb91ec9bead6db08904fef786d}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+C\+L\+K\+IN@{S\+W\+M\+\_\+enable\+\_\+\+C\+L\+K\+IN}}
\index{S\+W\+M\+\_\+enable\+\_\+\+C\+L\+K\+IN@{S\+W\+M\+\_\+enable\+\_\+\+C\+L\+K\+IN}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+C\+L\+K\+I\+N()}{SWM\_enable\_CLKIN()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+C\+L\+K\+IN (\begin{DoxyParamCaption}\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion C\+L\+K\+IN. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a71d06bef68604d4c3af51a2d5e436d64}\label{HPL__SWM_8h_a71d06bef68604d4c3af51a2d5e436d64}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+V\+D\+D\+C\+MP@{S\+W\+M\+\_\+enable\+\_\+\+V\+D\+D\+C\+MP}}
\index{S\+W\+M\+\_\+enable\+\_\+\+V\+D\+D\+C\+MP@{S\+W\+M\+\_\+enable\+\_\+\+V\+D\+D\+C\+MP}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+V\+D\+D\+C\+M\+P()}{SWM\_enable\_VDDCMP()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+V\+D\+D\+C\+MP (\begin{DoxyParamCaption}\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion V\+D\+D\+C\+MP. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a601e78a53ab107d417c744e43bb71213}\label{HPL__SWM_8h_a601e78a53ab107d417c744e43bb71213}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+A\+DC@{S\+W\+M\+\_\+enable\+\_\+\+A\+DC}}
\index{S\+W\+M\+\_\+enable\+\_\+\+A\+DC@{S\+W\+M\+\_\+enable\+\_\+\+A\+DC}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+A\+D\+C()}{SWM\_enable\_ADC()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+A\+DC (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{adc,  }\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion A\+DC. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em adc} & Numero de A\+DC a asignar \\
\hline
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_ae12e3e59db0d3bd4a17d0e200db3e564}\label{HPL__SWM_8h_ae12e3e59db0d3bd4a17d0e200db3e564}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+D\+AC@{S\+W\+M\+\_\+enable\+\_\+\+D\+AC}}
\index{S\+W\+M\+\_\+enable\+\_\+\+D\+AC@{S\+W\+M\+\_\+enable\+\_\+\+D\+AC}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+D\+A\+C()}{SWM\_enable\_DAC()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+D\+AC (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{dac,  }\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion D\+AC. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em dac} & Numero de D\+AC a asignar \\
\hline
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a3e486973cbba94c52ed5245862a32fa7}\label{HPL__SWM_8h_a3e486973cbba94c52ed5245862a32fa7}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+TX@{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+TX}}
\index{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+TX@{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+TX}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+T\+X()}{SWM\_enable\_CAPTX()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+TX (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{captx,  }\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion C\+A\+P\+TX. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em captx} & Numero de C\+A\+P\+TX a asignar \\
\hline
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a11956351694500dfa54078b75ab0fb16}\label{HPL__SWM_8h_a11956351694500dfa54078b75ab0fb16}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YL@{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YL}}
\index{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YL@{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YL}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+Y\+L()}{SWM\_enable\_CAPYL()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YL (\begin{DoxyParamCaption}\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion C\+A\+P\+YL. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{HPL__SWM_8h_a251a79c9590da5718e29b1c2b6a01cc0}\label{HPL__SWM_8h_a251a79c9590da5718e29b1c2b6a01cc0}} 
\index{H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}!S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YH@{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YH}}
\index{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YH@{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YH}!H\+P\+L\+\_\+\+S\+W\+M.\+h@{H\+P\+L\+\_\+\+S\+W\+M.\+h}}
\subsubsection{\texorpdfstring{S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+Y\+H()}{SWM\_enable\_CAPYH()}}
{\footnotesize\ttfamily static void S\+W\+M\+\_\+enable\+\_\+\+C\+A\+P\+YH (\begin{DoxyParamCaption}\item[{S\+W\+M\+\_\+enable\+\_\+en}]{en\+\_\+dis }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Habilitar/inhabilitar la funcion C\+A\+P\+YH. 


\begin{DoxyParams}[1]{Parámetros}
\mbox{\tt in}  & {\em en\+\_\+dis} & Seleccion de habilitacion o inhabilitacion \\
\hline
\end{DoxyParams}
