vendor_name = ModelSim
source_file = 1, C:/Quartus/test/bcd_to_7s.vhd
source_file = 1, C:/Quartus/test/test.vhd
source_file = 1, C:/Quartus/test/ss_to_bcd.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Quartus/test/db/test.cbx.xml
design_name = hard_block
design_name = test
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, test, 1
instance = comp, \SEVEN_SEGout[0]~output\, SEVEN_SEGout[0]~output, test, 1
instance = comp, \SEVEN_SEGout[1]~output\, SEVEN_SEGout[1]~output, test, 1
instance = comp, \SEVEN_SEGout[2]~output\, SEVEN_SEGout[2]~output, test, 1
instance = comp, \SEVEN_SEGout[3]~output\, SEVEN_SEGout[3]~output, test, 1
instance = comp, \SEVEN_SEGout[4]~output\, SEVEN_SEGout[4]~output, test, 1
instance = comp, \SEVEN_SEGout[5]~output\, SEVEN_SEGout[5]~output, test, 1
instance = comp, \SEVEN_SEGout[6]~output\, SEVEN_SEGout[6]~output, test, 1
instance = comp, \BCDout[0]~output\, BCDout[0]~output, test, 1
instance = comp, \BCDout[1]~output\, BCDout[1]~output, test, 1
instance = comp, \BCDout[2]~output\, BCDout[2]~output, test, 1
instance = comp, \BCDout[3]~output\, BCDout[3]~output, test, 1
instance = comp, \BCDin[3]~input\, BCDin[3]~input, test, 1
instance = comp, \BCDin[1]~input\, BCDin[1]~input, test, 1
instance = comp, \BCDin[0]~input\, BCDin[0]~input, test, 1
instance = comp, \BCDin[2]~input\, BCDin[2]~input, test, 1
instance = comp, \u1|seg[0]\, u1|seg[0], test, 1
instance = comp, \u1|seg[1]~0\, u1|seg[1]~0, test, 1
instance = comp, \u1|seg[2]\, u1|seg[2], test, 1
instance = comp, \u1|seg[3]~1\, u1|seg[3]~1, test, 1
instance = comp, \u1|seg[4]~2\, u1|seg[4]~2, test, 1
instance = comp, \u1|seg[5]\, u1|seg[5], test, 1
instance = comp, \u1|seg[6]\, u1|seg[6], test, 1
instance = comp, \u2|bcd[0]~0\, u2|bcd[0]~0, test, 1
instance = comp, \u1|seg~3\, u1|seg~3, test, 1
instance = comp, \u1|seg[4]~4\, u1|seg[4]~4, test, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, test, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, test, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, test, 1
