Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar  1 22:36:20 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_design_analysis -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/design_analysis.rpt
| Design       : find
| Device       : xc7v2000t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------+
|      Characteristics      |                          Path #1                          |
+---------------------------+-----------------------------------------------------------+
| Requirement               | 100.000                                                   |
| Path Delay                | 2.658                                                     |
| Logic Delay               | 0.831(32%)                                                |
| Net Delay                 | 1.827(68%)                                                |
| Clock Skew                | -0.145                                                    |
| Slack                     | 96.920                                                    |
| Clock Uncertainty         | 0.035                                                     |
| Clock Relationship        | Timed                                                     |
| Clock Delay Group         | Same Clock                                                |
| Logic Levels              | 5                                                         |
| Routes                    | NA                                                        |
| Logical Path              | FDSE/C-(2)-LUT6-(1)-MUXF7-MUXF8-LUT5-(2)-LUT4-(9)-FDRE/CE |
| Start Point Clock         | clock                                                     |
| End Point Clock           | clock                                                     |
| DSP Block                 | None                                                      |
| RAM Registers             | None-None                                                 |
| IO Crossings              | 0                                                         |
| Config Crossings          | 0                                                         |
| SLR Crossings             | 0                                                         |
| PBlocks                   | 0                                                         |
| High Fanout               | 9                                                         |
| Dont Touch                | 0                                                         |
| Mark Debug                | 0                                                         |
| Start Point Pin Primitive | FDSE/C                                                    |
| End Point Pin Primitive   | FDRE/CE                                                   |
| Start Point Pin           | opCodeMap_reg[7][0]/C                                     |
| End Point Pin             | step_reg[0]/CE                                            |
+---------------------------+-----------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (1156, 1200)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+----+
| End Point Clock | Requirement |  0 | 1 |  5 |
+-----------------+-------------+----+---+----+
| clock           | 100.000ns   | 72 | 9 | 11 |
+-----------------+-------------+----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 92 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 0 - 3 Cuts  | 1 - 2 Cuts  | 1 - 3 Cuts  | 2 - 3 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


