{"Source Block": ["verilog-ethernet/rtl/axis_frame_join_4.v@327:337@HdlIdDef", "reg       output_axis_tuser_reg = 0;\n\nreg [7:0] temp_axis_tdata_reg = 0;\nreg       temp_axis_tvalid_reg = 0;\nreg       temp_axis_tlast_reg = 0;\nreg       temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_rate_limit.v@130:140", "reg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@128:138", "reg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@226:236", "\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@134:144", "reg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@224:234", "reg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@168:178", "reg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\nassign output_0_axis_tlast = output_axis_tlast_reg;\nassign output_0_axis_tuser = output_axis_tuser_reg;\n\nassign output_1_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@223:233", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@210:220", "reg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@324:334", "reg [7:0] output_axis_tdata_reg = 0;\nreg       output_axis_tvalid_reg = 0;\nreg       output_axis_tlast_reg = 0;\nreg       output_axis_tuser_reg = 0;\n\nreg [7:0] temp_axis_tdata_reg = 0;\nreg       temp_axis_tvalid_reg = 0;\nreg       temp_axis_tlast_reg = 0;\nreg       temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@225:235", "reg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@126:136", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_tap.v@177:187", "reg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_demux_4.v@165:175", "reg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\nassign output_0_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@272:282", "reg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@275:285", "reg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@164:174", "reg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@132:142", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@135:145", "\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@185:195", "\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_adapter.v@397:407", "reg                         output_axis_tvalid_reg = 0;\nreg                         output_axis_tlast_reg = 0;\nreg                         output_axis_tuser_reg = 0;\n\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                         temp_axis_tvalid_reg = 0;\nreg                         temp_axis_tlast_reg = 0;\nreg                         temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@209:219", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@484:494", "reg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@187:197", "reg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@229:239", "reg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_tap_64.v@183:193", "reg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/axis_tap.v@173:183", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@173:183", "reg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_tap.v@174:184", "reg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@274:284", "reg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@188:198", "reg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@178:188", "reg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tkeep = output_axis_tkeep_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\nassign output_0_axis_tlast = output_axis_tlast_reg;\nassign output_0_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@489:499", "reg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_tap.v@175:185", "reg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@138:148", "reg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@270:280", "\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@277:287", "reg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_adapter.v@398:408", "reg                         output_axis_tlast_reg = 0;\nreg                         output_axis_tuser_reg = 0;\n\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                         temp_axis_tvalid_reg = 0;\nreg                         temp_axis_tlast_reg = 0;\nreg                         temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@213:223", "reg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@329:339", "reg [7:0] temp_axis_tdata_reg = 0;\nreg       temp_axis_tvalid_reg = 0;\nreg       temp_axis_tlast_reg = 0;\nreg       temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_tap_64.v@184:194", "reg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@208:218", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@176:186", "\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tkeep = output_axis_tkeep_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\nassign output_0_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@169:179", "reg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\nassign output_0_axis_tlast = output_axis_tlast_reg;\nassign output_0_axis_tuser = output_axis_tuser_reg;\n\nassign output_1_axis_tdata = output_axis_tdata_reg;\nassign output_1_axis_tvalid = output_1_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@179:189", "reg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tkeep = output_axis_tkeep_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\nassign output_0_axis_tlast = output_axis_tlast_reg;\nassign output_0_axis_tuser = output_axis_tuser_reg;\n\nassign output_1_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_adapter.v@400:410", "\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                         temp_axis_tvalid_reg = 0;\nreg                         temp_axis_tlast_reg = 0;\nreg                         temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@488:498", "reg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/axis_adapter.v@402:412", "reg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                         temp_axis_tvalid_reg = 0;\nreg                         temp_axis_tlast_reg = 0;\nreg                         temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@485:495", "reg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@163:173", "reg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@182:192", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@211:221", "reg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/axis_tap.v@172:182", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@322:332", "\n// output datapath logic\nreg [7:0] output_axis_tdata_reg = 0;\nreg       output_axis_tvalid_reg = 0;\nreg       output_axis_tlast_reg = 0;\nreg       output_axis_tuser_reg = 0;\n\nreg [7:0] temp_axis_tdata_reg = 0;\nreg       temp_axis_tvalid_reg = 0;\nreg       temp_axis_tlast_reg = 0;\nreg       temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@125:135", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@326:336", "reg       output_axis_tlast_reg = 0;\nreg       output_axis_tuser_reg = 0;\n\nreg [7:0] temp_axis_tdata_reg = 0;\nreg       temp_axis_tvalid_reg = 0;\nreg       temp_axis_tlast_reg = 0;\nreg       temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@273:283", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_adapter.v@403:413", "reg                         temp_axis_tvalid_reg = 0;\nreg                         temp_axis_tlast_reg = 0;\nreg                         temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@127:137", "reg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@175:185", "reg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tkeep = output_axis_tkeep_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@137:147", "reg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@325:335", "reg       output_axis_tvalid_reg = 0;\nreg       output_axis_tlast_reg = 0;\nreg       output_axis_tuser_reg = 0;\n\nreg [7:0] temp_axis_tdata_reg = 0;\nreg       temp_axis_tvalid_reg = 0;\nreg       temp_axis_tlast_reg = 0;\nreg       temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@133:143", "reg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@166:176", "reg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\nassign output_0_axis_tlast = output_axis_tlast_reg;\nassign output_0_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@483:493", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@486:496", "\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@228:238", "reg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/axis_adapter.v@399:409", "reg                         output_axis_tuser_reg = 0;\n\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                         temp_axis_tvalid_reg = 0;\nreg                         temp_axis_tlast_reg = 0;\nreg                         temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"]], "Diff Content": {"Delete": [[332, "reg       temp_axis_tuser_reg = 0;\n"]], "Add": [[332, "reg [7:0] temp_axis_tdata_reg = 8'd0;\n"], [332, "reg       temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\n"], [332, "reg       temp_axis_tlast_reg = 1'b0;\n"], [332, "reg       temp_axis_tuser_reg = 1'b0;\n"], [332, "reg store_axis_int_to_output;\n"], [332, "reg store_axis_int_to_temp;\n"], [332, "reg store_axis_temp_to_output;\n"]]}}