<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2023-12-10T02:06:45Z</updated>
  <subtitle>Weekly Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>wenqi-wang20/RISCV-LAB</title>
    <updated>2023-12-10T02:06:45Z</updated>
    <id>tag:github.com,2023-12-10:/wenqi-wang20/RISCV-LAB</id>
    <link href="https://github.com/wenqi-wang20/RISCV-LAB" rel="alternate"></link>
    <summary type="html">&lt;p&gt;清华大学计算机系零字班计算机组成原理大实验作业。&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>ufrisk/pcileech-fpga</title>
    <updated>2023-12-10T02:06:45Z</updated>
    <id>tag:github.com,2023-12-10:/ufrisk/pcileech-fpga</id>
    <link href="https://github.com/ufrisk/pcileech-fpga" rel="alternate"></link>
    <summary type="html">&lt;p&gt;FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>