[06/03 23:23:05      0s] 
[06/03 23:23:05      0s] Cadence Innovus(TM) Implementation System.
[06/03 23:23:05      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/03 23:23:05      0s] 
[06/03 23:23:05      0s] Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
[06/03 23:23:05      0s] Options:	
[06/03 23:23:05      0s] Date:		Mon Jun  3 23:23:05 2024
[06/03 23:23:05      0s] Host:		cad16 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz 15360KB)
[06/03 23:23:05      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[06/03 23:23:05      0s] 
[06/03 23:23:05      0s] License:
[06/03 23:23:05      0s] 		[23:23:05.136060] Configured Lic search path (20.02-s004): /usr/cad/cadence/IC/cur/share/license/license.dat:1717@lstc:26585@lstc:5280@lshc

[06/03 23:23:06      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[06/03 23:23:06      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/03 23:23:35     21s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[06/03 23:23:40     26s] @(#)CDS: Innovus v21.13-s100_1 (64bit) 03/04/2022 14:32 (Linux 3.10.0-693.el7.x86_64)
[06/03 23:23:40     26s] @(#)CDS: NanoRoute 21.13-s100_1 NR220220-0140/21_13-UB (database version 18.20.572) {superthreading v2.17}
[06/03 23:23:40     26s] @(#)CDS: AAE 21.13-s034 (64bit) 03/04/2022 (Linux 3.10.0-693.el7.x86_64)
[06/03 23:23:40     26s] @(#)CDS: CTE 21.13-s042_1 () Mar  4 2022 08:38:36 ( )
[06/03 23:23:40     26s] @(#)CDS: SYNTECH 21.13-s014_1 () Feb 17 2022 23:50:03 ( )
[06/03 23:23:40     26s] @(#)CDS: CPE v21.13-s074
[06/03 23:23:40     26s] @(#)CDS: IQuantus/TQuantus 20.1.2-s656 (64bit) Tue Nov 9 23:11:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/03 23:23:40     26s] @(#)CDS: OA 22.60-p067 Fri Jan 14 12:14:46 2022
[06/03 23:23:40     26s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[06/03 23:23:40     26s] @(#)CDS: RCDB 11.15.0
[06/03 23:23:40     26s] @(#)CDS: STYLUS 21.11-s013_1 (12/14/2021 07:38 PST)
[06/03 23:23:40     26s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_32177_cad16_r2945050_SMyx2F.

[06/03 23:23:40     26s] Change the soft stacksize limit to 0.2%RAM (80 mbytes). Set global soft_stack_size_limit to change the value.
[06/03 23:23:46     29s] 
[06/03 23:23:46     29s] **INFO:  MMMC transition support version v31-84 
[06/03 23:23:46     29s] 
[06/03 23:23:46     29s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/03 23:23:46     29s] <CMD> suppressMessage ENCEXT-2799
[06/03 23:23:47     29s] <CMD> win
[06/03 23:24:53     37s] <CMD> set init_gnd_net GND
[06/03 23:24:53     37s] <CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
[06/03 23:24:53     37s] <CMD> set init_verilog design/CHIP_syn.v
[06/03 23:24:53     37s] <CMD> set init_mmmc_file mmmc.view
[06/03 23:24:53     37s] <CMD> set init_io_file design/CHIP.ioc
[06/03 23:24:53     37s] <CMD> set init_top_cell CHIP
[06/03 23:24:53     37s] <CMD> set init_pwr_net VCC
[06/03 23:24:53     37s] <CMD> init_design
[06/03 23:24:53     37s] #% Begin Load MMMC data ... (date=06/03 23:24:53, mem=741.3M)
[06/03 23:24:53     37s] #% End Load MMMC data ... (date=06/03 23:24:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=741.8M, current mem=741.8M)
[06/03 23:24:53     37s] 
[06/03 23:24:53     37s] Loading LEF file lef/header6_V55_20ka_cic.lef ...
[06/03 23:24:53     37s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[06/03 23:24:53     37s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[06/03 23:24:53     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.
[06/03 23:24:53     37s] 
[06/03 23:24:53     37s] Loading LEF file lef/fsa0m_a_generic_core.lef ...
[06/03 23:24:53     37s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[06/03 23:24:53     37s] The LEF parser will ignore this statement.
[06/03 23:24:53     37s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
[06/03 23:24:53     37s] Set DBUPerIGU to M2 pitch 620.
[06/03 23:24:53     37s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.
[06/03 23:24:53     37s] 
[06/03 23:24:53     37s] Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-58' for more detail.
[06/03 23:24:53     37s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[06/03 23:24:53     37s] To increase the message display limit, refer to the product command reference manual.
[06/03 23:24:53     37s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/03 23:24:53     37s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/03 23:24:53     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[06/03 23:24:53     37s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[06/03 23:24:53     37s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[06/03 23:24:53     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[06/03 23:24:53     37s] 
[06/03 23:24:53     37s] Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
[06/03 23:24:53     37s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[06/03 23:24:53     37s] The LEF parser will ignore this statement.
[06/03 23:24:53     37s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
[06/03 23:24:53     37s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.
[06/03 23:24:53     37s] 
[06/03 23:24:53     37s] Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-119' for more detail.
[06/03 23:24:53     37s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/03 23:24:53     37s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/03 23:24:53     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[06/03 23:24:53     37s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[06/03 23:24:53     37s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[06/03 23:24:53     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[06/03 23:24:53     37s] 
[06/03 23:24:53     37s] Loading LEF file lef/BONDPAD.lef ...
[06/03 23:24:53     37s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[06/03 23:24:53     37s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[06/03 23:24:53     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[06/03 23:24:53     37s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/03 23:24:53     37s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/03 23:24:53     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[06/03 23:24:53     37s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[06/03 23:24:53     37s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[06/03 23:24:53     37s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[06/03 23:24:53     37s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[06/03 23:24:53     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:24:53     37s] Type 'man IMPLF-61' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:24:53     37s] Type 'man IMPLF-200' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:24:53     37s] Type 'man IMPLF-200' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:24:53     37s] Type 'man IMPLF-200' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:24:53     37s] Type 'man IMPLF-200' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:24:53     37s] Type 'man IMPLF-200' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:24:53     37s] Type 'man IMPLF-200' for more detail.
[06/03 23:24:53     37s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:24:53     37s] Type 'man IMPLF-200' for more detail.
[06/03 23:24:53     37s] 
[06/03 23:24:53     37s] viaInitial starts at Mon Jun  3 23:24:53 2024
viaInitial ends at Mon Jun  3 23:24:53 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[06/03 23:24:53     37s] Loading view definition file from mmmc.view
[06/03 23:24:53     37s] Reading lib_max timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[06/03 23:24:54     38s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[06/03 23:24:54     38s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[06/03 23:24:54     38s] Reading lib_max timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[06/03 23:24:55     38s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[06/03 23:24:55     38s] Reading lib_min timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[06/03 23:24:56     40s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[06/03 23:24:56     40s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[06/03 23:24:56     40s] Reading lib_min timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[06/03 23:24:56     40s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[06/03 23:24:56     40s] Ending "PreSetAnalysisView" (total cpu=0:00:02.9, real=0:00:03.0, peak res=840.8M, current mem=764.5M)
[06/03 23:24:56     40s] *** End library_loading (cpu=0.05min, real=0.05min, mem=20.9M, fe_cpu=0.67min, fe_real=1.85min, fe_mem=1059.3M) ***
[06/03 23:24:56     40s] #% Begin Load netlist data ... (date=06/03 23:24:56, mem=764.4M)
[06/03 23:24:56     40s] *** Begin netlist parsing (mem=1059.3M) ***
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[06/03 23:24:56     40s] Type 'man IMPVL-159' for more detail.
[06/03 23:24:56     40s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/03 23:24:56     40s] To increase the message display limit, refer to the product command reference manual.
[06/03 23:24:56     40s] Created 388 new cells from 4 timing libraries.
[06/03 23:24:56     40s] Reading netlist ...
[06/03 23:24:56     40s] Backslashed names will retain backslash and a trailing blank character.
[06/03 23:24:56     40s] Reading verilog netlist 'design/CHIP_syn.v'
[06/03 23:24:56     40s] 
[06/03 23:24:56     40s] *** Memory Usage v#1 (Current mem = 1059.270M, initial mem = 395.363M) ***
[06/03 23:24:56     40s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1059.3M) ***
[06/03 23:24:56     40s] #% End Load netlist data ... (date=06/03 23:24:56, total cpu=0:00:00.2, real=0:00:00.0, peak res=776.9M, current mem=776.9M)
[06/03 23:24:56     40s] Set top cell to CHIP.
[06/03 23:24:57     41s] Hooked 776 DB cells to tlib cells.
[06/03 23:24:57     41s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:01.0, peak res=799.9M, current mem=799.9M)
[06/03 23:24:57     41s] Starting recursive module instantiation check.
[06/03 23:24:57     41s] No recursion found.
[06/03 23:24:57     41s] Building hierarchical netlist for Cell CHIP ...
[06/03 23:24:57     41s] *** Netlist is unique.
[06/03 23:24:57     41s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[06/03 23:24:57     41s] ** info: there are 820 modules.
[06/03 23:24:57     41s] ** info: there are 13692 stdCell insts.
[06/03 23:24:57     41s] ** info: there are 27 Pad insts.
[06/03 23:24:57     41s] 
[06/03 23:24:57     41s] *** Memory Usage v#1 (Current mem = 1120.695M, initial mem = 395.363M) ***
[06/03 23:24:57     41s] Reading IO assignment file "design/CHIP.ioc" ...
[06/03 23:24:57     41s] Adjusting Core to Bottom to: 0.4400.
[06/03 23:24:57     41s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:24:57     41s] Type 'man IMPFP-3961' for more detail.
[06/03 23:24:57     41s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:24:57     41s] Type 'man IMPFP-3961' for more detail.
[06/03 23:24:57     41s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:24:57     41s] Type 'man IMPFP-3961' for more detail.
[06/03 23:24:57     41s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:24:57     41s] Type 'man IMPFP-3961' for more detail.
[06/03 23:24:57     41s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:24:57     41s] Type 'man IMPFP-3961' for more detail.
[06/03 23:24:57     41s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:24:57     41s] Type 'man IMPFP-3961' for more detail.
[06/03 23:24:57     41s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:24:57     41s] Type 'man IMPFP-3961' for more detail.
[06/03 23:24:57     41s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:24:57     41s] Type 'man IMPFP-3961' for more detail.
[06/03 23:24:57     41s] Start create_tracks
[06/03 23:24:57     41s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[06/03 23:24:57     41s] Extraction setup Started 
[06/03 23:24:57     41s] 
[06/03 23:24:57     41s] Trim Metal Layers:
[06/03 23:24:57     41s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/03 23:24:57     41s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/03 23:24:57     41s] Type 'man IMPEXT-6202' for more detail.
[06/03 23:24:57     41s] Reading Capacitance Table File u18_Faraday.CapTbl ...
[06/03 23:24:57     41s] Cap table was created using Encounter 13.13-s017_1.
[06/03 23:24:57     41s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[06/03 23:24:57     41s] Reading Capacitance Table File u18_Faraday.CapTbl ...
[06/03 23:24:57     41s] Cap table was created using Encounter 13.13-s017_1.
[06/03 23:24:57     41s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[06/03 23:24:57     41s] Importing multi-corner RC tables ... 
[06/03 23:24:57     41s] Summary of Active RC-Corners : 
[06/03 23:24:57     41s]  
[06/03 23:24:57     41s]  Analysis View: av_func_mode_max
[06/03 23:24:57     41s]     RC-Corner Name        : RC_worst
[06/03 23:24:57     41s]     RC-Corner Index       : 0
[06/03 23:24:57     41s]     RC-Corner Temperature : 25 Celsius
[06/03 23:24:57     41s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[06/03 23:24:57     41s]     RC-Corner PreRoute Res Factor         : 1
[06/03 23:24:57     41s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 23:24:57     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 23:24:57     41s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[06/03 23:24:57     41s]  
[06/03 23:24:57     41s]  Analysis View: av_scan_mode_max
[06/03 23:24:57     41s]     RC-Corner Name        : RC_worst
[06/03 23:24:57     41s]     RC-Corner Index       : 0
[06/03 23:24:57     41s]     RC-Corner Temperature : 25 Celsius
[06/03 23:24:57     41s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[06/03 23:24:57     41s]     RC-Corner PreRoute Res Factor         : 1
[06/03 23:24:57     41s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 23:24:57     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 23:24:57     41s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[06/03 23:24:57     41s]  
[06/03 23:24:57     41s]  Analysis View: av_func_mode_min
[06/03 23:24:57     41s]     RC-Corner Name        : RC_best
[06/03 23:24:57     41s]     RC-Corner Index       : 1
[06/03 23:24:57     41s]     RC-Corner Temperature : 25 Celsius
[06/03 23:24:57     41s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[06/03 23:24:57     41s]     RC-Corner PreRoute Res Factor         : 1
[06/03 23:24:57     41s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 23:24:57     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 23:24:57     41s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[06/03 23:24:57     41s]  
[06/03 23:24:57     41s]  Analysis View: av_scan_mode_min
[06/03 23:24:57     41s]     RC-Corner Name        : RC_best
[06/03 23:24:57     41s]     RC-Corner Index       : 1
[06/03 23:24:57     41s]     RC-Corner Temperature : 25 Celsius
[06/03 23:24:57     41s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[06/03 23:24:57     41s]     RC-Corner PreRoute Res Factor         : 1
[06/03 23:24:57     41s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 23:24:57     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 23:24:57     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 23:24:57     41s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 23:24:57     41s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[06/03 23:24:57     41s] Technology file 'FireIce/icecaps.tch' associated with first view 'av_func_mode_max' will be used as the primary corner for the multi-corner extraction.
[06/03 23:24:57     41s] 
[06/03 23:24:57     41s] Trim Metal Layers:
[06/03 23:24:57     41s] LayerId::1 widthSet size::4
[06/03 23:24:57     41s] LayerId::2 widthSet size::4
[06/03 23:24:57     41s] LayerId::3 widthSet size::4
[06/03 23:24:57     41s] LayerId::4 widthSet size::4
[06/03 23:24:57     41s] LayerId::5 widthSet size::4
[06/03 23:24:57     41s] LayerId::6 widthSet size::2
[06/03 23:24:57     41s] Updating RC grid for preRoute extraction ...
[06/03 23:24:57     41s] eee: pegSigSF::1.070000
[06/03 23:24:57     41s] Initializing multi-corner capacitance tables ... 
[06/03 23:24:57     41s] Initializing multi-corner resistance tables ...
[06/03 23:24:57     41s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:24:57     41s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:24:57     41s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:24:57     41s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:24:57     41s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:24:57     41s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:24:57     41s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:24:57     41s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.528000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:24:57     41s] *Info: initialize multi-corner CTS.
[06/03 23:24:58     41s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1060.5M, current mem=822.3M)
[06/03 23:24:58     42s] Reading timing constraints file 'design/CHIP.sdc' ...
[06/03 23:24:58     42s] Current (total cpu=0:00:42.3, real=0:01:53, peak res=1073.3M, current mem=1073.3M)
[06/03 23:24:58     42s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CHIP.sdc, Line 12).
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] **ERROR: (TCLCMD-290):	Could not find technology library 'fsa0m_a_generic_core_tt1p8v25c' (File design/CHIP.sdc, Line 13).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 33).
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 3 Warnings and 1 Errors.
[06/03 23:24:58     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1093.0M, current mem=1093.0M)
[06/03 23:24:58     42s] Current (total cpu=0:00:42.4, real=0:01:53, peak res=1093.0M, current mem=1093.0M)
[06/03 23:24:58     42s] Reading timing constraints file 'design/CHIP.sdc' ...
[06/03 23:24:58     42s] Current (total cpu=0:00:42.4, real=0:01:53, peak res=1093.1M, current mem=1093.1M)
[06/03 23:24:58     42s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CHIP.sdc, Line 12).
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] **ERROR: (TCLCMD-290):	Could not find technology library 'fsa0m_a_generic_core_tt1p8v25c' (File design/CHIP.sdc, Line 13).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 33).
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 3 Warnings and 1 Errors.
[06/03 23:24:58     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1093.4M, current mem=1093.4M)
[06/03 23:24:58     42s] Current (total cpu=0:00:42.5, real=0:01:53, peak res=1093.4M, current mem=1093.4M)
[06/03 23:24:58     42s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[06/03 23:24:58     42s] Summary for sequential cells identification: 
[06/03 23:24:58     42s]   Identified SBFF number: 42
[06/03 23:24:58     42s]   Identified MBFF number: 0
[06/03 23:24:58     42s]   Identified SB Latch number: 0
[06/03 23:24:58     42s]   Identified MB Latch number: 0
[06/03 23:24:58     42s]   Not identified SBFF number: 10
[06/03 23:24:58     42s]   Not identified MBFF number: 0
[06/03 23:24:58     42s]   Not identified SB Latch number: 0
[06/03 23:24:58     42s]   Not identified MB Latch number: 0
[06/03 23:24:58     42s]   Number of sequential cells which are not FFs: 27
[06/03 23:24:58     42s] Total number of combinational cells: 290
[06/03 23:24:58     42s] Total number of sequential cells: 79
[06/03 23:24:58     42s] Total number of tristate cells: 13
[06/03 23:24:58     42s] Total number of level shifter cells: 0
[06/03 23:24:58     42s] Total number of power gating cells: 0
[06/03 23:24:58     42s] Total number of isolation cells: 0
[06/03 23:24:58     42s] Total number of power switch cells: 0
[06/03 23:24:58     42s] Total number of pulse generator cells: 0
[06/03 23:24:58     42s] Total number of always on buffers: 0
[06/03 23:24:58     42s] Total number of retention cells: 0
[06/03 23:24:58     42s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[06/03 23:24:58     42s] Total number of usable buffers: 14
[06/03 23:24:58     42s] List of unusable buffers:
[06/03 23:24:58     42s] Total number of unusable buffers: 0
[06/03 23:24:58     42s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[06/03 23:24:58     42s] Total number of usable inverters: 15
[06/03 23:24:58     42s] List of unusable inverters:
[06/03 23:24:58     42s] Total number of unusable inverters: 0
[06/03 23:24:58     42s] List of identified usable delay cells: DELA DELC DELB
[06/03 23:24:58     42s] Total number of identified usable delay cells: 3
[06/03 23:24:58     42s] List of identified unusable delay cells:
[06/03 23:24:58     42s] Total number of identified unusable delay cells: 0
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] TimeStamp Deleting Cell Server End ...
[06/03 23:24:58     42s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1115.1M, current mem=1115.1M)
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:24:58     42s] Summary for sequential cells identification: 
[06/03 23:24:58     42s]   Identified SBFF number: 42
[06/03 23:24:58     42s]   Identified MBFF number: 0
[06/03 23:24:58     42s]   Identified SB Latch number: 0
[06/03 23:24:58     42s]   Identified MB Latch number: 0
[06/03 23:24:58     42s]   Not identified SBFF number: 10
[06/03 23:24:58     42s]   Not identified MBFF number: 0
[06/03 23:24:58     42s]   Not identified SB Latch number: 0
[06/03 23:24:58     42s]   Not identified MB Latch number: 0
[06/03 23:24:58     42s]   Number of sequential cells which are not FFs: 27
[06/03 23:24:58     42s]  Visiting view : av_func_mode_max
[06/03 23:24:58     42s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:24:58     42s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:24:58     42s]  Visiting view : av_scan_mode_max
[06/03 23:24:58     42s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:24:58     42s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:24:58     42s]  Visiting view : av_func_mode_min
[06/03 23:24:58     42s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:24:58     42s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:24:58     42s]  Visiting view : av_scan_mode_min
[06/03 23:24:58     42s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:24:58     42s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:24:58     42s] TLC MultiMap info (StdDelay):
[06/03 23:24:58     42s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:24:58     42s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:24:58     42s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:24:58     42s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:24:58     42s]  Setting StdDelay to: 53.9ps
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:24:58     42s] 
[06/03 23:24:58     42s] *** Summary of all messages that are not suppressed in this session:
[06/03 23:24:58     42s] Severity  ID               Count  Summary                                  
[06/03 23:24:58     42s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[06/03 23:24:58     42s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[06/03 23:24:58     42s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/03 23:24:58     42s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[06/03 23:24:58     42s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[06/03 23:24:58     42s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/03 23:24:58     42s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[06/03 23:24:58     42s] ERROR     TCLCMD-290           2  Could not find technology library '%s'   
[06/03 23:24:58     42s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[06/03 23:24:58     42s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[06/03 23:24:58     42s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[06/03 23:24:58     42s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[06/03 23:24:58     42s] *** Message Summary: 1193 warning(s), 2 error(s)
[06/03 23:24:58     42s] 
[06/03 23:25:18     44s] <CMD> clearGlobalNets
[06/03 23:25:18     44s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[06/03 23:25:18     44s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[06/03 23:25:30     45s] <CMD> getIoFlowFlag
[06/03 23:25:48     46s] <CMD> setIoFlowFlag 0
[06/03 23:25:48     46s] <CMD> floorPlan -site core_5040 -d 1350 1350 80 80 80 80
[06/03 23:25:48     46s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 23:25:48     46s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 23:25:48     46s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 23:25:48     46s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 23:25:48     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:25:48     46s] Type 'man IMPFP-3961' for more detail.
[06/03 23:25:48     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:25:48     46s] Type 'man IMPFP-3961' for more detail.
[06/03 23:25:48     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:25:48     46s] Type 'man IMPFP-3961' for more detail.
[06/03 23:25:48     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:25:48     46s] Type 'man IMPFP-3961' for more detail.
[06/03 23:25:48     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:25:48     46s] Type 'man IMPFP-3961' for more detail.
[06/03 23:25:48     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:25:48     46s] Type 'man IMPFP-3961' for more detail.
[06/03 23:25:48     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:25:48     46s] Type 'man IMPFP-3961' for more detail.
[06/03 23:25:48     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:25:48     46s] Type 'man IMPFP-3961' for more detail.
[06/03 23:25:48     46s] Start create_tracks
[06/03 23:25:48     46s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[06/03 23:25:48     46s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/03 23:25:48     47s] <CMD> uiSetTool select
[06/03 23:25:48     47s] <CMD> getIoFlowFlag
[06/03 23:25:48     47s] <CMD> fit
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:25:55     47s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:25:55     47s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:25:55     47s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:26:22     50s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/03 23:26:22     50s] The ring targets are set to core/block ring wires.
[06/03 23:26:22     50s] addRing command will consider rows while creating rings.
[06/03 23:26:22     50s] addRing command will disallow rings to go over rows.
[06/03 23:26:22     50s] addRing command will ignore shorts while creating rings.
[06/03 23:26:22     50s] <CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 15 -use_interleaving_wire_group 1
[06/03 23:26:22     50s] 
[06/03 23:26:22     50s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1671.5M)
[06/03 23:26:22     50s] Ring generation is complete.
[06/03 23:26:22     50s] vias are now being generated.
[06/03 23:26:22     50s] addRing created 120 wires.
[06/03 23:26:22     50s] ViaGen created 1800 vias, deleted 0 via to avoid violation.
[06/03 23:26:22     50s] +--------+----------------+----------------+
[06/03 23:26:22     50s] |  Layer |     Created    |     Deleted    |
[06/03 23:26:22     50s] +--------+----------------+----------------+
[06/03 23:26:22     50s] | metal4 |       60       |       NA       |
[06/03 23:26:22     50s] |  via4  |      1800      |        0       |
[06/03 23:26:22     50s] | metal5 |       60       |       NA       |
[06/03 23:26:22     50s] +--------+----------------+----------------+
[06/03 23:26:47     52s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/03 23:26:47     52s] <CMD> sroute -connect { padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[06/03 23:26:47     52s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/03 23:26:47     52s] *** Begin SPECIAL ROUTE on Mon Jun  3 23:26:47 2024 ***
[06/03 23:26:47     52s] SPECIAL ROUTE ran on directory: /home/raid7_2/user12/r2945050/ICDLab/APR
[06/03 23:26:47     52s] SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.30Ghz)
[06/03 23:26:47     52s] 
[06/03 23:26:47     52s] Begin option processing ...
[06/03 23:26:47     52s] srouteConnectPowerBump set to false
[06/03 23:26:47     52s] routeSelectNet set to "VCC GND"
[06/03 23:26:47     52s] routeSpecial set to true
[06/03 23:26:47     52s] srouteBottomLayerLimit set to 1
[06/03 23:26:47     52s] srouteBottomTargetLayerLimit set to 1
[06/03 23:26:47     52s] srouteConnectBlockPin set to false
[06/03 23:26:47     52s] srouteConnectConverterPin set to false
[06/03 23:26:47     52s] srouteConnectCorePin set to false
[06/03 23:26:47     52s] srouteConnectStripe set to false
[06/03 23:26:47     52s] srouteCrossoverViaBottomLayer set to 1
[06/03 23:26:47     52s] srouteCrossoverViaTopLayer set to 6
[06/03 23:26:47     52s] srouteFollowCorePinEnd set to 3
[06/03 23:26:47     52s] srouteFollowPadPin set to false
[06/03 23:26:47     52s] srouteJogControl set to "preferWithChanges differentLayer"
[06/03 23:26:47     52s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/03 23:26:47     52s] sroutePadPinAllPorts set to true
[06/03 23:26:47     52s] sroutePreserveExistingRoutes set to true
[06/03 23:26:47     52s] srouteRoutePowerBarPortOnBothDir set to true
[06/03 23:26:47     52s] srouteStopBlockPin set to "nearestTarget"
[06/03 23:26:47     52s] srouteTopLayerLimit set to 6
[06/03 23:26:47     52s] srouteTopTargetLayerLimit set to 6
[06/03 23:26:47     52s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3049.00 megs.
[06/03 23:26:47     52s] 
[06/03 23:26:47     52s] Reading DB technology information...
[06/03 23:26:47     52s] Finished reading DB technology information.
[06/03 23:26:47     52s] Reading floorplan and netlist information...
[06/03 23:26:47     52s] Finished reading floorplan and netlist information.
[06/03 23:26:47     52s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/03 23:26:47     52s] Read in 125 macros, 125 used
[06/03 23:26:47     52s] Read in 157 components
[06/03 23:26:47     52s]   118 core components: 118 unplaced, 0 placed, 0 fixed
[06/03 23:26:47     52s]   39 pad components: 0 unplaced, 0 placed, 39 fixed
[06/03 23:26:47     52s] Read in 27 logical pins
[06/03 23:26:47     52s] Read in 27 nets
[06/03 23:26:47     52s] Read in 2 special nets, 2 routed
[06/03 23:26:47     52s] Read in 240 terminals
[06/03 23:26:47     52s] 2 nets selected.
[06/03 23:26:47     52s] 
[06/03 23:26:47     52s] Begin power routing ...
[06/03 23:26:47     52s]   Number of IO ports routed: 12
[06/03 23:26:47     52s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3064.00 megs.
[06/03 23:26:47     52s] 
[06/03 23:26:47     52s] 
[06/03 23:26:47     52s] 
[06/03 23:26:47     52s]  Begin updating DB with routing results ...
[06/03 23:26:47     52s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/03 23:26:47     52s] Pin and blockage extraction finished
[06/03 23:26:47     52s] 
[06/03 23:26:47     52s] sroute created 12 wires.
[06/03 23:26:47     52s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[06/03 23:26:47     52s] +--------+----------------+----------------+
[06/03 23:26:47     52s] |  Layer |     Created    |     Deleted    |
[06/03 23:26:47     52s] +--------+----------------+----------------+
[06/03 23:26:47     52s] | metal4 |       12       |       NA       |
[06/03 23:26:47     52s] |  via4  |       12       |        0       |
[06/03 23:26:47     52s] +--------+----------------+----------------+
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:26:54     52s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:26:54     52s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:26:55     52s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:26:55     52s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:27:19     55s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/03 23:27:19     55s] addStripe will allow jog to connect padcore ring and block ring.
[06/03 23:27:19     55s] 
[06/03 23:27:19     55s] Stripes will stop at the boundary of the specified area.
[06/03 23:27:19     55s] When breaking rings, the power planner will consider the existence of blocks.
[06/03 23:27:19     55s] Stripes will not extend to closest target.
[06/03 23:27:19     55s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/03 23:27:19     55s] Stripes will not be created over regions without power planning wires.
[06/03 23:27:19     55s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/03 23:27:19     55s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/03 23:27:19     55s] Offset for stripe breaking is set to 0.
[06/03 23:27:19     55s] <CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1 -spacing 0.28 -set_to_set_distance 400 -start_from left -start_offset 250 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/03 23:27:19     55s] 
[06/03 23:27:19     55s] Initialize fgc environment(mem: 1696.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1696.0M)
[06/03 23:27:19     55s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1696.0M)
[06/03 23:27:19     55s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1696.0M)
[06/03 23:27:19     55s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1696.0M)
[06/03 23:27:19     55s] Starting stripe generation ...
[06/03 23:27:19     55s] Non-Default Mode Option Settings :
[06/03 23:27:19     55s]   NONE
[06/03 23:27:19     55s] Stripe generation is complete.
[06/03 23:27:19     55s] vias are now being generated.
[06/03 23:27:19     55s] addStripe created 6 wires.
[06/03 23:27:19     55s] ViaGen created 121 vias, deleted 0 via to avoid violation.
[06/03 23:27:19     55s] +--------+----------------+----------------+
[06/03 23:27:19     55s] |  Layer |     Created    |     Deleted    |
[06/03 23:27:19     55s] +--------+----------------+----------------+
[06/03 23:27:19     55s] | metal4 |        5       |       NA       |
[06/03 23:27:19     55s] |  via4  |       121      |        0       |
[06/03 23:27:19     55s] | metal5 |        1       |       NA       |
[06/03 23:27:19     55s] +--------+----------------+----------------+
[06/03 23:28:05     59s] <CMD> setSrouteMode -viaConnectToShape { ring stripe }
[06/03 23:28:05     59s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[06/03 23:28:05     59s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/03 23:28:05     59s] *** Begin SPECIAL ROUTE on Mon Jun  3 23:28:05 2024 ***
[06/03 23:28:05     59s] SPECIAL ROUTE ran on directory: /home/raid7_2/user12/r2945050/ICDLab/APR
[06/03 23:28:05     59s] SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.39Ghz)
[06/03 23:28:05     59s] 
[06/03 23:28:05     59s] Begin option processing ...
[06/03 23:28:05     59s] srouteConnectPowerBump set to false
[06/03 23:28:05     59s] routeSelectNet set to "GND VCC"
[06/03 23:28:05     59s] routeSpecial set to true
[06/03 23:28:05     59s] srouteBottomLayerLimit set to 1
[06/03 23:28:05     59s] srouteBottomTargetLayerLimit set to 1
[06/03 23:28:05     59s] srouteConnectBlockPin set to false
[06/03 23:28:05     59s] srouteConnectConverterPin set to false
[06/03 23:28:05     59s] srouteConnectPadPin set to false
[06/03 23:28:05     59s] srouteConnectStripe set to false
[06/03 23:28:05     59s] srouteCrossoverViaBottomLayer set to 1
[06/03 23:28:05     59s] srouteCrossoverViaTopLayer set to 6
[06/03 23:28:05     59s] srouteFollowCorePinEnd set to 3
[06/03 23:28:05     59s] srouteFollowPadPin set to false
[06/03 23:28:05     59s] srouteJogControl set to "preferWithChanges differentLayer"
[06/03 23:28:05     59s] srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[06/03 23:28:05     59s] sroutePadPinAllPorts set to true
[06/03 23:28:05     59s] sroutePreserveExistingRoutes set to true
[06/03 23:28:05     59s] srouteRoutePowerBarPortOnBothDir set to true
[06/03 23:28:05     59s] srouteStopBlockPin set to "nearestTarget"
[06/03 23:28:05     59s] srouteTopLayerLimit set to 6
[06/03 23:28:05     59s] srouteTopTargetLayerLimit set to 6
[06/03 23:28:05     59s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3068.00 megs.
[06/03 23:28:05     59s] 
[06/03 23:28:05     59s] Reading DB technology information...
[06/03 23:28:05     59s] Finished reading DB technology information.
[06/03 23:28:05     59s] Reading floorplan and netlist information...
[06/03 23:28:05     59s] Finished reading floorplan and netlist information.
[06/03 23:28:05     59s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/03 23:28:05     59s] Read in 402 macros, 126 used
[06/03 23:28:05     59s] Read in 157 components
[06/03 23:28:05     59s]   118 core components: 118 unplaced, 0 placed, 0 fixed
[06/03 23:28:05     59s]   39 pad components: 0 unplaced, 0 placed, 39 fixed
[06/03 23:28:05     59s] Read in 27 logical pins
[06/03 23:28:05     59s] Read in 27 nets
[06/03 23:28:05     59s] Read in 2 special nets, 2 routed
[06/03 23:28:05     59s] Read in 240 terminals
[06/03 23:28:05     59s] 2 nets selected.
[06/03 23:28:05     59s] 
[06/03 23:28:05     59s] Begin power routing ...
[06/03 23:28:05     59s] CPU time for VCC FollowPin 0 seconds
[06/03 23:28:05     59s] CPU time for GND FollowPin 0 seconds
[06/03 23:28:07     61s]   Number of Core ports routed: 362
[06/03 23:28:07     61s]   Number of Followpin connections: 181
[06/03 23:28:07     61s] End power routing: cpu: 0:00:02, real: 0:00:02, peak: 3076.00 megs.
[06/03 23:28:07     61s] 
[06/03 23:28:07     61s] 
[06/03 23:28:07     61s] 
[06/03 23:28:07     61s]  Begin updating DB with routing results ...
[06/03 23:28:07     61s]  Updating DB with 0 via definition ...
[06/03 23:28:07     61s] sroute created 543 wires.
[06/03 23:28:07     61s] ViaGen created 17376 vias, deleted 0 via to avoid violation.
[06/03 23:28:07     61s] +--------+----------------+----------------+
[06/03 23:28:07     61s] |  Layer |     Created    |     Deleted    |
[06/03 23:28:07     61s] +--------+----------------+----------------+
[06/03 23:28:07     61s] | metal1 |       543      |       NA       |
[06/03 23:28:07     61s] |   via  |      5792      |        0       |
[06/03 23:28:07     61s] |  via2  |      5792      |        0       |
[06/03 23:28:07     61s] |  via3  |      5792      |        0       |
[06/03 23:28:07     61s] +--------+----------------+----------------+
[06/03 23:28:37     63s] <CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
[06/03 23:28:37     63s] Added 50 of filler cell 'EMPTY16D' on top side.
[06/03 23:28:37     63s] Added 54 of filler cell 'EMPTY16D' on left side.
[06/03 23:28:37     63s] Added 50 of filler cell 'EMPTY16D' on bottom side.
[06/03 23:28:37     63s] Added 50 of filler cell 'EMPTY16D' on right side.
[06/03 23:28:37     63s] <CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY8D' on top side.
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY8D' on left side.
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY8D' on bottom side.
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY8D' on right side.
[06/03 23:28:37     63s] <CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY4D' on top side.
[06/03 23:28:37     63s] Added 9 of filler cell 'EMPTY4D' on left side.
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY4D' on bottom side.
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY4D' on right side.
[06/03 23:28:37     63s] <CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY2D' on top side.
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY2D' on left side.
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY2D' on bottom side.
[06/03 23:28:37     63s] Added 0 of filler cell 'EMPTY2D' on right side.
[06/03 23:28:37     63s] <CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
[06/03 23:28:37     63s] Added 20 of filler cell 'EMPTY1D' on top side.
[06/03 23:28:37     63s] Added 18 of filler cell 'EMPTY1D' on left side.
[06/03 23:28:37     63s] Added 20 of filler cell 'EMPTY1D' on bottom side.
[06/03 23:28:37     63s] Added 20 of filler cell 'EMPTY1D' on right side.
[06/03 23:28:45     64s] <CMD> getMultiCpuUsage -localCpu
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -quiet -area
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -check_only -quiet
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/03 23:28:45     64s] <CMD> get_verify_drc_mode -limit -quiet
[06/03 23:28:48     64s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[06/03 23:28:48     64s] <CMD> verify_drc
[06/03 23:28:48     64s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/03 23:28:48     64s] #-check_same_via_cell true               # bool, default=false, user setting
[06/03 23:28:48     64s] #-report CHIP.drc.rpt                    # string, default="", user setting
[06/03 23:28:48     64s]  *** Starting Verify DRC (MEM: 1705.4) ***
[06/03 23:28:48     64s] 
[06/03 23:28:48     64s] #create default rule from bind_ndr_rule rule=0x7f8007937df0 0x7f7fdbf37558
[06/03 23:28:48     64s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[06/03 23:28:48     64s]   VERIFY DRC ...... Starting Verification
[06/03 23:28:48     64s]   VERIFY DRC ...... Initializing
[06/03 23:28:48     64s]   VERIFY DRC ...... Deleting Existing Violations
[06/03 23:28:48     64s]   VERIFY DRC ...... Creating Sub-Areas
[06/03 23:28:48     64s]   VERIFY DRC ...... Using new threading
[06/03 23:28:48     64s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 272.640 272.640} 1 of 25
[06/03 23:28:48     64s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/03 23:28:48     64s]   VERIFY DRC ...... Sub-Area: {272.640 0.000 545.280 272.640} 2 of 25
[06/03 23:28:48     64s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[06/03 23:28:48     64s]   VERIFY DRC ...... Sub-Area: {545.280 0.000 817.920 272.640} 3 of 25
[06/03 23:28:48     64s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[06/03 23:28:48     64s]   VERIFY DRC ...... Sub-Area: {817.920 0.000 1090.560 272.640} 4 of 25
[06/03 23:28:48     64s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[06/03 23:28:48     64s]   VERIFY DRC ...... Sub-Area: {1090.560 0.000 1349.740 272.640} 5 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {0.000 272.640 272.640 545.280} 6 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {272.640 272.640 545.280 545.280} 7 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {545.280 272.640 817.920 545.280} 8 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {817.920 272.640 1090.560 545.280} 9 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {1090.560 272.640 1349.740 545.280} 10 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {0.000 545.280 272.640 817.920} 11 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {272.640 545.280 545.280 817.920} 12 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {545.280 545.280 817.920 817.920} 13 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {817.920 545.280 1090.560 817.920} 14 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {1090.560 545.280 1349.740 817.920} 15 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {0.000 817.920 272.640 1090.560} 16 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {272.640 817.920 545.280 1090.560} 17 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {545.280 817.920 817.920 1090.560} 18 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {817.920 817.920 1090.560 1090.560} 19 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {1090.560 817.920 1349.740 1090.560} 20 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {0.000 1090.560 272.640 1350.160} 21 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {272.640 1090.560 545.280 1350.160} 22 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {545.280 1090.560 817.920 1350.160} 23 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {817.920 1090.560 1090.560 1350.160} 24 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area: {1090.560 1090.560 1349.740 1350.160} 25 of 25
[06/03 23:28:49     64s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[06/03 23:28:49     64s] 
[06/03 23:28:49     64s]   Verification Complete : 0 Viols.
[06/03 23:28:49     64s] 
[06/03 23:28:49     64s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 258.1M) ***
[06/03 23:28:49     64s] 
[06/03 23:28:49     64s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/03 23:29:11     66s] <CMD> verifyConnectivity -net {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
[06/03 23:29:11     66s] VERIFY_CONNECTIVITY use new engine.
[06/03 23:29:11     66s] 
[06/03 23:29:11     66s] ******** Start: VERIFY CONNECTIVITY ********
[06/03 23:29:11     66s] Start Time: Mon Jun  3 23:29:11 2024
[06/03 23:29:11     66s] 
[06/03 23:29:11     66s] Design Name: CHIP
[06/03 23:29:11     66s] Database Units: 1000
[06/03 23:29:11     66s] Design Boundary: (0.0000, 0.0000) (1349.7400, 1350.1600)
[06/03 23:29:11     66s] Error Limit = 1000; Warning Limit = 50
[06/03 23:29:11     66s] Check specified nets
[06/03 23:29:11     66s] *** Checking Net VCC
[06/03 23:29:11     66s] *** Checking Net GND
[06/03 23:29:11     66s] 
[06/03 23:29:11     66s] Begin Summary 
[06/03 23:29:11     66s]   Found no problems or warnings.
[06/03 23:29:11     66s] End Summary
[06/03 23:29:11     66s] 
[06/03 23:29:11     66s] End Time: Mon Jun  3 23:29:11 2024
[06/03 23:29:11     66s] Time Elapsed: 0:00:00.0
[06/03 23:29:11     66s] 
[06/03 23:29:11     66s] ******** End: VERIFY CONNECTIVITY ********
[06/03 23:29:11     66s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/03 23:29:11     66s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[06/03 23:29:11     66s] 
[06/03 23:29:57     70s] <CMD> saveDesign DBS/PowerRoute
[06/03 23:29:57     70s] #% Begin save design ... (date=06/03 23:29:57, mem=1270.0M)
[06/03 23:29:57     70s] % Begin Save ccopt configuration ... (date=06/03 23:29:57, mem=1270.0M)
[06/03 23:29:57     70s] % End Save ccopt configuration ... (date=06/03 23:29:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1271.0M, current mem=1271.0M)
[06/03 23:29:57     70s] % Begin Save netlist data ... (date=06/03 23:29:57, mem=1271.0M)
[06/03 23:29:57     70s] Writing Binary DB to DBS/PowerRoute.dat/CHIP.v.bin in single-threaded mode...
[06/03 23:29:57     70s] % End Save netlist data ... (date=06/03 23:29:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1271.1M, current mem=1271.1M)
[06/03 23:29:57     70s] Saving symbol-table file ...
[06/03 23:29:57     70s] Saving congestion map file DBS/PowerRoute.dat/CHIP.route.congmap.gz ...
[06/03 23:29:58     70s] % Begin Save AAE data ... (date=06/03 23:29:58, mem=1271.4M)
[06/03 23:29:58     70s] Saving AAE Data ...
[06/03 23:29:58     70s] % End Save AAE data ... (date=06/03 23:29:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1271.4M, current mem=1271.4M)
[06/03 23:29:58     70s] Saving preference file DBS/PowerRoute.dat/gui.pref.tcl ...
[06/03 23:29:58     70s] Saving mode setting ...
[06/03 23:29:58     70s] Saving global file ...
[06/03 23:29:58     70s] % Begin Save floorplan data ... (date=06/03 23:29:58, mem=1274.8M)
[06/03 23:29:58     70s] Saving floorplan file ...
[06/03 23:29:59     70s] % End Save floorplan data ... (date=06/03 23:29:58, total cpu=0:00:00.0, real=0:00:01.0, peak res=1274.8M, current mem=1274.8M)
[06/03 23:29:59     70s] Saving PG file DBS/PowerRoute.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Mon Jun  3 23:29:59 2024)
[06/03 23:29:59     70s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1725.1M) ***
[06/03 23:29:59     70s] Saving Drc markers ...
[06/03 23:29:59     70s] ... No Drc file written since there is no markers found.
[06/03 23:29:59     70s] % Begin Save placement data ... (date=06/03 23:29:59, mem=1275.3M)
[06/03 23:29:59     70s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/03 23:29:59     70s] Save Adaptive View Pruning View Names to Binary file
[06/03 23:29:59     70s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1728.1M) ***
[06/03 23:29:59     70s] % End Save placement data ... (date=06/03 23:29:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.4M, current mem=1275.4M)
[06/03 23:29:59     70s] % Begin Save routing data ... (date=06/03 23:29:59, mem=1275.4M)
[06/03 23:29:59     70s] Saving route file ...
[06/03 23:29:59     70s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1725.1M) ***
[06/03 23:29:59     70s] % End Save routing data ... (date=06/03 23:29:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1275.4M, current mem=1275.3M)
[06/03 23:29:59     70s] Saving property file DBS/PowerRoute.dat/CHIP.prop
[06/03 23:29:59     70s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1728.1M) ***
[06/03 23:29:59     70s] % Begin Save power constraints data ... (date=06/03 23:29:59, mem=1275.9M)
[06/03 23:29:59     71s] % End Save power constraints data ... (date=06/03 23:29:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1276.0M, current mem=1276.0M)
[06/03 23:30:00     71s] Generated self-contained design PowerRoute.dat
[06/03 23:30:00     71s] #% End save design ... (date=06/03 23:30:00, total cpu=0:00:01.1, real=0:00:03.0, peak res=1305.6M, current mem=1277.7M)
[06/03 23:30:00     71s] *** Message Summary: 0 warning(s), 0 error(s)
[06/03 23:30:00     71s] 
[06/03 23:30:21     72s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 8 -remoteHost 1 -keepLicense true
[06/03 23:30:21     72s] Setting releaseMultiCpuLicenseMode to false.
[06/03 23:30:21     72s] <CMD> setDistributeHost -local
[06/03 23:30:21     72s] The timeout for a remote job to respond is 3600 seconds.
[06/03 23:30:21     72s] Submit command for task runs will be: local
[06/03 23:30:36     74s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[06/03 23:30:36     74s] <CMD> setEndCapMode -reset
[06/03 23:30:36     74s] <CMD> setEndCapMode -boundary_tap false
[06/03 23:30:36     74s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[06/03 23:30:36     74s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/03 23:30:36     74s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[06/03 23:30:36     74s] <CMD> setPlaceMode -reset
[06/03 23:30:36     74s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[06/03 23:30:37     74s] <CMD> setPlaceMode -fp false
[06/03 23:30:37     74s] <CMD> place_design
[06/03 23:30:37     74s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:14.5/0:07:23.9 (0.2), mem = 1769.5M
[06/03 23:30:37     74s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2903, percentage of missing scan cell = 0.00% (0 / 2903)
[06/03 23:30:37     74s] #Start colorize_geometry on Mon Jun  3 23:30:37 2024
[06/03 23:30:37     74s] #
[06/03 23:30:37     74s] ### Time Record (colorize_geometry) is installed.
[06/03 23:30:37     74s] ### Time Record (Pre Callback) is installed.
[06/03 23:30:37     74s] ### Time Record (Pre Callback) is uninstalled.
[06/03 23:30:37     74s] ### Time Record (DB Import) is installed.
[06/03 23:30:37     74s] ### info: trigger incremental cell import ( 417 new cells ).
[06/03 23:30:37     74s] ### info: trigger incremental reloading library data ( #cell = 417 ).
[06/03 23:30:38     75s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1967670701 placement=831553620 pin_access=1 inst_pattern=1
[06/03 23:30:38     75s] ### Time Record (DB Import) is uninstalled.
[06/03 23:30:38     75s] ### Time Record (DB Export) is installed.
[06/03 23:30:38     75s] Extracting standard cell pins and blockage ...... 
[06/03 23:30:38     75s] Pin and blockage extraction finished
[06/03 23:30:38     75s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1967670701 placement=831553620 pin_access=1 inst_pattern=1
[06/03 23:30:38     75s] ### Time Record (DB Export) is uninstalled.
[06/03 23:30:38     75s] ### Time Record (Post Callback) is installed.
[06/03 23:30:38     75s] ### Time Record (Post Callback) is uninstalled.
[06/03 23:30:38     75s] #
[06/03 23:30:38     75s] #colorize_geometry statistics:
[06/03 23:30:38     75s] #Cpu time = 00:00:00
[06/03 23:30:38     75s] #Elapsed time = 00:00:00
[06/03 23:30:38     75s] #Increased memory = 22.51 (MB)
[06/03 23:30:38     75s] #Total memory = 1310.35 (MB)
[06/03 23:30:38     75s] #Peak memory = 1312.08 (MB)
[06/03 23:30:38     75s] #Number of warnings = 0
[06/03 23:30:38     75s] #Total number of warnings = 0
[06/03 23:30:38     75s] #Number of fails = 0
[06/03 23:30:38     75s] #Total number of fails = 0
[06/03 23:30:38     75s] #Complete colorize_geometry on Mon Jun  3 23:30:38 2024
[06/03 23:30:38     75s] #
[06/03 23:30:38     75s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[06/03 23:30:38     75s] ### Time Record (colorize_geometry) is uninstalled.
[06/03 23:30:38     75s] ### 
[06/03 23:30:38     75s] ###   Scalability Statistics
[06/03 23:30:38     75s] ### 
[06/03 23:30:38     75s] ### ------------------------+----------------+----------------+----------------+
[06/03 23:30:38     75s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/03 23:30:38     75s] ### ------------------------+----------------+----------------+----------------+
[06/03 23:30:38     75s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/03 23:30:38     75s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/03 23:30:38     75s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/03 23:30:38     75s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/03 23:30:38     75s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[06/03 23:30:38     75s] ### ------------------------+----------------+----------------+----------------+
[06/03 23:30:38     75s] ### 
[06/03 23:30:38     75s] *** Starting placeDesign default flow ***
[06/03 23:30:38     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1821.5M
[06/03 23:30:38     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=1821.5M
[06/03 23:30:38     75s] *** Start deleteBufferTree ***
[06/03 23:30:38     75s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[06/03 23:30:39     76s] Multithreaded Timing Analysis is initialized with 8 threads
[06/03 23:30:39     76s] 
[06/03 23:30:39     76s] Info: Detect buffers to remove automatically.
[06/03 23:30:39     76s] Analyzing netlist ...
[06/03 23:30:39     76s] Updating netlist
[06/03 23:30:39     76s] 
[06/03 23:30:39     77s] *summary: 1653 instances (buffers/inverters) removed
[06/03 23:30:39     77s] *** Finish deleteBufferTree (0:00:02.0) ***
[06/03 23:30:39     77s] 
[06/03 23:30:39     77s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:30:39     77s] 
[06/03 23:30:39     77s] TimeStamp Deleting Cell Server End ...
[06/03 23:30:39     77s] **INFO: Enable pre-place timing setting for timing analysis
[06/03 23:30:39     77s] Set Using Default Delay Limit as 101.
[06/03 23:30:39     77s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/03 23:30:39     77s] Set Default Net Delay as 0 ps.
[06/03 23:30:39     77s] Set Default Net Load as 0 pF. 
[06/03 23:30:39     77s] Set Default Input Pin Transition as 1 ps.
[06/03 23:30:40     77s] **INFO: Analyzing IO path groups for slack adjustment
[06/03 23:30:40     78s] Effort level <high> specified for reg2reg_tmp.32177 path_group
[06/03 23:30:41     78s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:30:41     79s] AAE DB initialization (MEM=2022.39 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/03 23:30:41     79s] #################################################################################
[06/03 23:30:41     79s] # Design Stage: PreRoute
[06/03 23:30:41     79s] # Design Name: CHIP
[06/03 23:30:41     79s] # Design Mode: 90nm
[06/03 23:30:41     79s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:30:41     79s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:30:41     79s] # Signoff Settings: SI Off 
[06/03 23:30:41     79s] #################################################################################
[06/03 23:30:41     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 2033.4M, InitMEM = 2031.4M)
[06/03 23:30:41     79s] Calculate delays in BcWc mode...
[06/03 23:30:41     79s] Calculate delays in BcWc mode...
[06/03 23:30:41     79s] Start delay calculation (fullDC) (8 T). (MEM=2034.4)
[06/03 23:30:42     79s] AAE_INFO: Cdb files are: 
[06/03 23:30:42     79s]  	celtic/u18_ss.cdb
[06/03 23:30:42     79s] 	celtic/u18_ff.cdb
[06/03 23:30:42     79s]  
[06/03 23:30:42     79s] Start AAE Lib Loading. (MEM=2046.01)
[06/03 23:30:44     80s] End AAE Lib Loading. (MEM=2186.21 CPU=0:00:01.5 Real=0:00:02.0)
[06/03 23:30:44     80s] End AAE Lib Interpolated Model. (MEM=2186.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:44     81s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:30:44     81s] Type 'man IMPESI-3086' for more detail.
[06/03 23:30:45     86s] Total number of fetched objects 12435
[06/03 23:30:45     86s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/03 23:30:45     86s] End delay calculation. (MEM=2675.99 CPU=0:00:05.2 REAL=0:00:01.0)
[06/03 23:30:46     87s] End delay calculation (fullDC). (MEM=2516.6 CPU=0:00:07.8 REAL=0:00:05.0)
[06/03 23:30:46     87s] *** CDM Built up (cpu=0:00:08.1  real=0:00:05.0  mem= 2516.6M) ***
[06/03 23:30:49     89s] **INFO: Disable pre-place timing setting for timing analysis
[06/03 23:30:49     89s] Set Using Default Delay Limit as 1000.
[06/03 23:30:49     89s] Set Default Net Delay as 1000 ps.
[06/03 23:30:49     89s] Set Default Input Pin Transition as 0.1 ps.
[06/03 23:30:49     89s] Set Default Net Load as 0.5 pF. 
[06/03 23:30:49     89s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/03 23:30:49     89s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2507.0M, EPOCH TIME: 1717428649.299663
[06/03 23:30:49     89s] Deleted 0 physical inst  (cell - / prefix -).
[06/03 23:30:49     89s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:2507.0M, EPOCH TIME: 1717428649.300410
[06/03 23:30:49     89s] INFO: #ExclusiveGroups=0
[06/03 23:30:49     89s] INFO: There are no Exclusive Groups.
[06/03 23:30:49     89s] *** Starting "NanoPlace(TM) placement v#6 (mem=2507.0M)" ...
[06/03 23:30:49     89s] Wait...
[06/03 23:30:56     96s] *** Build Buffered Sizing Timing Model
[06/03 23:30:56     96s] (cpu=0:00:07.0 mem=2571.0M) ***
[06/03 23:30:56     96s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[06/03 23:30:56     96s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[06/03 23:30:56     96s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[06/03 23:30:56     96s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[06/03 23:30:56     97s] *** Build Virtual Sizing Timing Model
[06/03 23:30:56     97s] (cpu=0:00:07.6 mem=2571.0M) ***
[06/03 23:30:56     97s] No user-set net weight.
[06/03 23:30:56     97s] Net fanout histogram:
[06/03 23:30:56     97s] 2		: 7317 (59.4%) nets
[06/03 23:30:56     97s] 3		: 3298 (26.8%) nets
[06/03 23:30:56     97s] 4     -	14	: 1610 (13.1%) nets
[06/03 23:30:56     97s] 15    -	39	: 86 (0.7%) nets
[06/03 23:30:56     97s] 40    -	79	: 0 (0.0%) nets
[06/03 23:30:56     97s] 80    -	159	: 4 (0.0%) nets
[06/03 23:30:56     97s] 160   -	319	: 0 (0.0%) nets
[06/03 23:30:56     97s] 320   -	639	: 0 (0.0%) nets
[06/03 23:30:56     97s] 640   -	1279	: 0 (0.0%) nets
[06/03 23:30:56     97s] 1280  -	2559	: 1 (0.0%) nets
[06/03 23:30:56     97s] 2560  -	5119	: 2 (0.0%) nets
[06/03 23:30:56     97s] 5120+		: 0 (0.0%) nets
[06/03 23:30:56     97s] no activity file in design. spp won't run.
[06/03 23:30:56     97s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/03 23:30:56     97s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[06/03 23:30:56     97s] Define the scan chains before using this option.
[06/03 23:30:56     97s] Type 'man IMPSP-9042' for more detail.
[06/03 23:30:56     97s] z: 2, totalTracks: 1
[06/03 23:30:56     97s] z: 4, totalTracks: 1
[06/03 23:30:56     97s] z: 6, totalTracks: 1
[06/03 23:30:56     97s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:30:56     97s] All LLGs are deleted
[06/03 23:30:56     97s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2571.0M, EPOCH TIME: 1717428656.947004
[06/03 23:30:56     97s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2571.0M, EPOCH TIME: 1717428656.947721
[06/03 23:30:56     97s] # Building CHIP llgBox search-tree.
[06/03 23:30:56     97s] #std cell=12093 (0 fixed + 12093 movable) #buf cell=15 #inv cell=2580 #block=0 (0 floating + 0 preplaced)
[06/03 23:30:56     97s] #ioInst=330 #net=12318 #term=41201 #term/net=3.34, #fixedIo=330, #floatIo=0, #fixedPin=27, #floatPin=0
[06/03 23:30:56     97s] stdCell: 12093 single + 0 double + 0 multi
[06/03 23:30:56     97s] Total standard cell length = 78.4455 (mm), area = 0.3954 (mm^2)
[06/03 23:30:56     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2571.0M, EPOCH TIME: 1717428656.954486
[06/03 23:30:56     97s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2699.1M, EPOCH TIME: 1717428656.960085
[06/03 23:30:56     97s] Core basic site is core_5040
[06/03 23:30:56     97s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2699.1M, EPOCH TIME: 1717428656.973343
[06/03 23:30:56     97s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:2731.1M, EPOCH TIME: 1717428656.982870
[06/03 23:30:56     97s] Use non-trimmed site array because memory saving is not enough.
[06/03 23:30:56     97s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/03 23:30:56     97s] SiteArray: use 1,105,920 bytes
[06/03 23:30:56     97s] SiteArray: current memory after site array memory allocation 2732.1M
[06/03 23:30:56     97s] SiteArray: FP blocked sites are writable
[06/03 23:30:56     97s] Estimated cell power/ground rail width = 0.866 um
[06/03 23:30:56     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:30:56     97s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2700.1M, EPOCH TIME: 1717428656.993382
[06/03 23:30:57     97s] Process 1633 wires and vias for routing blockage analysis
[06/03 23:30:57     97s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:2732.1M, EPOCH TIME: 1717428657.001981
[06/03 23:30:57     97s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.045, MEM:2732.1M, EPOCH TIME: 1717428657.005212
[06/03 23:30:57     97s] 
[06/03 23:30:57     97s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:30:57     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.058, MEM:2604.1M, EPOCH TIME: 1717428657.012582
[06/03 23:30:57     97s] 
[06/03 23:30:57     97s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:30:57     97s] Average module density = 0.479.
[06/03 23:30:57     97s] Density for the design = 0.479.
[06/03 23:30:57     97s]        = stdcell_area 126525 sites (395365 um^2) / alloc_area 264060 sites (825135 um^2).
[06/03 23:30:57     97s] Pin Density = 0.1560.
[06/03 23:30:57     97s]             = total # of pins 41201 / total area 264060.
[06/03 23:30:57     97s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2604.1M, EPOCH TIME: 1717428657.024015
[06/03 23:30:57     97s] Identified 1 spare or floating instance, with no clusters.
[06/03 23:30:57     97s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.003, MEM:2604.1M, EPOCH TIME: 1717428657.027163
[06/03 23:30:57     97s] OPERPROF: Starting pre-place ADS at level 1, MEM:2604.1M, EPOCH TIME: 1717428657.032385
[06/03 23:30:57     97s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2604.1M, EPOCH TIME: 1717428657.047558
[06/03 23:30:57     97s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2604.1M, EPOCH TIME: 1717428657.047733
[06/03 23:30:57     97s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2604.1M, EPOCH TIME: 1717428657.047946
[06/03 23:30:57     97s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2604.1M, EPOCH TIME: 1717428657.048063
[06/03 23:30:57     97s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2604.1M, EPOCH TIME: 1717428657.048176
[06/03 23:30:57     97s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:2604.1M, EPOCH TIME: 1717428657.049162
[06/03 23:30:57     97s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2604.1M, EPOCH TIME: 1717428657.049278
[06/03 23:30:57     97s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2604.1M, EPOCH TIME: 1717428657.049517
[06/03 23:30:57     97s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.002, MEM:2604.1M, EPOCH TIME: 1717428657.049626
[06/03 23:30:57     97s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.003, MEM:2604.1M, EPOCH TIME: 1717428657.050090
[06/03 23:30:57     97s] ADSU 0.479 -> 0.483. site 264060.000 -> 261736.800. GS 40.320
[06/03 23:30:57     97s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.050, REAL:0.038, MEM:2604.1M, EPOCH TIME: 1717428657.070236
[06/03 23:30:57     97s] OPERPROF: Starting spMPad at level 1, MEM:2360.1M, EPOCH TIME: 1717428657.078058
[06/03 23:30:57     97s] OPERPROF:   Starting spContextMPad at level 2, MEM:2360.1M, EPOCH TIME: 1717428657.079504
[06/03 23:30:57     97s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2360.1M, EPOCH TIME: 1717428657.079624
[06/03 23:30:57     97s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:2360.1M, EPOCH TIME: 1717428657.079733
[06/03 23:30:57     97s] Initial padding reaches pin density 0.472 for top
[06/03 23:30:57     97s] InitPadU 0.483 -> 0.637 for top
[06/03 23:30:57     97s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[06/03 23:30:57     97s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2360.1M, EPOCH TIME: 1717428657.134648
[06/03 23:30:57     97s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.004, MEM:2360.1M, EPOCH TIME: 1717428657.138927
[06/03 23:30:57     97s] === lastAutoLevel = 9 
[06/03 23:30:57     97s] OPERPROF: Starting spInitNetWt at level 1, MEM:2360.1M, EPOCH TIME: 1717428657.151560
[06/03 23:30:57     97s] no activity file in design. spp won't run.
[06/03 23:30:57     97s] [spp] 0
[06/03 23:30:57     97s] [adp] 0:1:1:3
[06/03 23:31:00    103s] OPERPROF: Finished spInitNetWt at level 1, CPU:5.980, REAL:3.743, MEM:2500.5M, EPOCH TIME: 1717428660.894908
[06/03 23:31:00    103s] Clock gating cells determined by native netlist tracing.
[06/03 23:31:00    103s] no activity file in design. spp won't run.
[06/03 23:31:00    103s] no activity file in design. spp won't run.
[06/03 23:31:01    105s] OPERPROF: Starting npMain at level 1, MEM:2512.5M, EPOCH TIME: 1717428661.341779
[06/03 23:31:02    106s] OPERPROF:   Starting npPlace at level 2, MEM:2713.1M, EPOCH TIME: 1717428662.394528
[06/03 23:31:02    106s] Iteration  1: Total net bbox = 6.802e+04 (4.07e+04 2.73e+04)
[06/03 23:31:02    106s]               Est.  stn bbox = 8.630e+04 (4.89e+04 3.74e+04)
[06/03 23:31:02    106s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2646.1M
[06/03 23:31:02    106s] Iteration  2: Total net bbox = 6.802e+04 (4.07e+04 2.73e+04)
[06/03 23:31:02    106s]               Est.  stn bbox = 8.630e+04 (4.89e+04 3.74e+04)
[06/03 23:31:02    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2646.1M
[06/03 23:31:02    106s] exp_mt_sequential is set from setPlaceMode option to 1
[06/03 23:31:02    106s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[06/03 23:31:02    106s] place_exp_mt_interval set to default 32
[06/03 23:31:02    106s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/03 23:31:03    110s] Iteration  3: Total net bbox = 9.031e+04 (5.13e+04 3.90e+04)
[06/03 23:31:03    110s]               Est.  stn bbox = 1.176e+05 (6.31e+04 5.45e+04)
[06/03 23:31:03    110s]               cpu = 0:00:03.7 real = 0:00:01.0 mem = 2894.3M
[06/03 23:31:03    110s] Total number of setup views is 2.
[06/03 23:31:04    113s] Total number of active setup views is 1.
[06/03 23:31:04    113s] Active setup views:
[06/03 23:31:04    113s]     av_scan_mode_max
[06/03 23:31:05    120s] Iteration  4: Total net bbox = 2.731e+05 (1.38e+05 1.35e+05)
[06/03 23:31:05    120s]               Est.  stn bbox = 3.130e+05 (1.57e+05 1.56e+05)
[06/03 23:31:05    120s]               cpu = 0:00:09.9 real = 0:00:02.0 mem = 2895.4M
[06/03 23:31:05    120s] Total number of setup views is 1.
[06/03 23:31:05    120s] Total number of active setup views is 1.
[06/03 23:31:05    120s] Active setup views:
[06/03 23:31:05    120s]     av_scan_mode_max
[06/03 23:31:06    127s] Iteration  5: Total net bbox = 3.048e+05 (1.43e+05 1.62e+05)
[06/03 23:31:06    127s]               Est.  stn bbox = 3.459e+05 (1.62e+05 1.84e+05)
[06/03 23:31:06    127s]               cpu = 0:00:07.1 real = 0:00:01.0 mem = 2895.4M
[06/03 23:31:06    127s] OPERPROF:   Finished npPlace at level 2, CPU:21.180, REAL:4.308, MEM:2799.4M, EPOCH TIME: 1717428666.702182
[06/03 23:31:06    127s] OPERPROF: Finished npMain at level 1, CPU:21.390, REAL:5.404, MEM:2799.4M, EPOCH TIME: 1717428666.745846
[06/03 23:31:06    127s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2799.4M, EPOCH TIME: 1717428666.755162
[06/03 23:31:06    127s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:31:06    127s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2799.4M, EPOCH TIME: 1717428666.761223
[06/03 23:31:06    127s] OPERPROF: Starting npMain at level 1, MEM:2799.4M, EPOCH TIME: 1717428666.764709
[06/03 23:31:06    127s] OPERPROF:   Starting npPlace at level 2, MEM:2895.4M, EPOCH TIME: 1717428666.853533
[06/03 23:31:06    127s] Total number of setup views is 1.
[06/03 23:31:06    127s] Total number of active setup views is 1.
[06/03 23:31:06    127s] Active setup views:
[06/03 23:31:06    127s]     av_scan_mode_max
[06/03 23:31:08    135s] Iteration  6: Total net bbox = 3.429e+05 (1.66e+05 1.77e+05)
[06/03 23:31:08    135s]               Est.  stn bbox = 3.906e+05 (1.89e+05 2.02e+05)
[06/03 23:31:08    135s]               cpu = 0:00:07.4 real = 0:00:02.0 mem = 3026.5M
[06/03 23:31:08    135s] OPERPROF:   Finished npPlace at level 2, CPU:7.490, REAL:1.315, MEM:2930.5M, EPOCH TIME: 1717428668.168606
[06/03 23:31:08    135s] OPERPROF: Finished npMain at level 1, CPU:7.770, REAL:1.424, MEM:2802.4M, EPOCH TIME: 1717428668.189167
[06/03 23:31:08    135s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2802.4M, EPOCH TIME: 1717428668.191013
[06/03 23:31:08    135s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:31:08    135s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2802.4M, EPOCH TIME: 1717428668.192841
[06/03 23:31:08    135s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2802.4M, EPOCH TIME: 1717428668.192971
[06/03 23:31:08    135s] Starting Early Global Route rough congestion estimation: mem = 2802.4M
[06/03 23:31:08    135s] (I)      ==================== Layers =====================
[06/03 23:31:08    135s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:08    135s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:31:08    135s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:08    135s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:31:08    135s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:31:08    135s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:31:08    135s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:31:08    135s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:31:08    135s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:31:08    135s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:31:08    135s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:31:08    135s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:31:08    135s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:31:08    135s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:31:08    135s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:08    135s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:31:08    135s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:08    135s] (I)      Started Import and model ( Curr Mem: 2802.42 MB )
[06/03 23:31:08    135s] (I)      Default pattern map key = CHIP_default.
[06/03 23:31:08    135s] (I)      == Non-default Options ==
[06/03 23:31:08    135s] (I)      Print mode                                         : 2
[06/03 23:31:08    135s] (I)      Stop if highly congested                           : false
[06/03 23:31:08    135s] (I)      Maximum routing layer                              : 6
[06/03 23:31:08    135s] (I)      Assign partition pins                              : false
[06/03 23:31:08    135s] (I)      Support large GCell                                : true
[06/03 23:31:08    135s] (I)      Number of threads                                  : 8
[06/03 23:31:08    135s] (I)      Number of rows per GCell                           : 12
[06/03 23:31:08    135s] (I)      Max num rows per GCell                             : 32
[06/03 23:31:08    135s] (I)      Method to set GCell size                           : row
[06/03 23:31:08    135s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:31:08    135s] (I)      Use row-based GCell size
[06/03 23:31:08    135s] (I)      Use row-based GCell align
[06/03 23:31:08    135s] (I)      layer 0 area = 176400
[06/03 23:31:08    135s] (I)      layer 1 area = 194000
[06/03 23:31:08    135s] (I)      layer 2 area = 194000
[06/03 23:31:08    135s] (I)      layer 3 area = 194000
[06/03 23:31:08    135s] (I)      layer 4 area = 194000
[06/03 23:31:08    135s] (I)      layer 5 area = 9000000
[06/03 23:31:08    135s] (I)      GCell unit size   : 5040
[06/03 23:31:08    135s] (I)      GCell multiplier  : 12
[06/03 23:31:08    135s] (I)      GCell row height  : 5040
[06/03 23:31:08    135s] (I)      Actual row height : 5040
[06/03 23:31:08    135s] (I)      GCell align ref   : 220100 220200
[06/03 23:31:08    135s] [NR-eGR] Track table information for default rule: 
[06/03 23:31:08    135s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:31:08    135s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:31:08    135s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:31:08    135s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:31:08    135s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:31:08    135s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:31:08    135s] (I)      =================== Default via ====================
[06/03 23:31:08    135s] (I)      +---+------------------+---------------------------+
[06/03 23:31:08    135s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:31:08    135s] (I)      +---+------------------+---------------------------+
[06/03 23:31:08    135s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:31:08    135s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:31:08    135s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:31:08    135s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:31:08    135s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:31:08    135s] (I)      +---+------------------+---------------------------+
[06/03 23:31:08    135s] [NR-eGR] Read 32964 PG shapes
[06/03 23:31:08    135s] [NR-eGR] Read 0 clock shapes
[06/03 23:31:08    135s] [NR-eGR] Read 0 other shapes
[06/03 23:31:08    135s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:31:08    135s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:31:08    135s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:31:08    135s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:31:08    135s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:31:08    135s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:31:08    135s] [NR-eGR] #Other Blockages    : 0
[06/03 23:31:08    135s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:31:08    135s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:31:08    135s] [NR-eGR] Read 12318 nets ( ignored 0 )
[06/03 23:31:08    135s] (I)      early_global_route_priority property id does not exist.
[06/03 23:31:08    135s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:31:08    135s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:31:08    135s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:31:08    135s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:31:08    135s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:31:08    135s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:31:08    135s] (I)      Number of ignored nets                =      0
[06/03 23:31:08    135s] (I)      Number of connected nets              =      0
[06/03 23:31:08    135s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:31:08    135s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:31:08    135s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:31:08    135s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:31:08    135s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:31:08    135s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:31:08    135s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:31:08    135s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:31:08    135s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:31:08    135s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:31:08    135s] (I)      Ndr track 0 does not exist
[06/03 23:31:08    135s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:31:08    135s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:31:08    135s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:31:08    135s] (I)      Site width          :   620  (dbu)
[06/03 23:31:08    135s] (I)      Row height          :  5040  (dbu)
[06/03 23:31:08    135s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:31:08    135s] (I)      GCell width         : 60480  (dbu)
[06/03 23:31:08    135s] (I)      GCell height        : 60480  (dbu)
[06/03 23:31:08    135s] (I)      Grid                :    23    23     6
[06/03 23:31:08    135s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:31:08    135s] (I)      Vertical capacity   :     0 60480     0 60480     0 60480
[06/03 23:31:08    135s] (I)      Horizontal capacity :     0     0 60480     0 60480     0
[06/03 23:31:08    135s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:31:08    135s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:31:08    135s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:31:08    135s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:31:08    135s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:31:08    135s] (I)      Num tracks per GCell: 126.00 97.55 108.00 97.55 108.00 24.39
[06/03 23:31:08    135s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:31:08    135s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:31:08    135s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:31:08    135s] (I)      --------------------------------------------------------
[06/03 23:31:08    135s] 
[06/03 23:31:08    135s] [NR-eGR] ============ Routing rule table ============
[06/03 23:31:08    135s] [NR-eGR] Rule id: 0  Nets: 12314
[06/03 23:31:08    135s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:31:08    135s] (I)                    Layer    2    3    4    5     6 
[06/03 23:31:08    135s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:31:08    135s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:31:08    135s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:31:08    135s] [NR-eGR] ========================================
[06/03 23:31:08    135s] [NR-eGR] 
[06/03 23:31:08    135s] (I)      =============== Blocked Tracks ===============
[06/03 23:31:08    135s] (I)      +-------+---------+----------+---------------+
[06/03 23:31:08    135s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:31:08    135s] (I)      +-------+---------+----------+---------------+
[06/03 23:31:08    135s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:31:08    135s] (I)      |     2 |   50071 |    26186 |        52.30% |
[06/03 23:31:08    135s] (I)      |     3 |   55453 |    26324 |        47.47% |
[06/03 23:31:08    135s] (I)      |     4 |   50071 |    26542 |        53.01% |
[06/03 23:31:08    135s] (I)      |     5 |   55453 |    28816 |        51.96% |
[06/03 23:31:08    135s] (I)      |     6 |   12512 |     5632 |        45.01% |
[06/03 23:31:08    135s] (I)      +-------+---------+----------+---------------+
[06/03 23:31:08    135s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2802.42 MB )
[06/03 23:31:08    135s] (I)      Reset routing kernel
[06/03 23:31:08    135s] (I)      numLocalWires=46369  numGlobalNetBranches=12096  numLocalNetBranches=11175
[06/03 23:31:08    135s] (I)      totalPins=41193  totalGlobalPin=9977 (24.22%)
[06/03 23:31:08    135s] (I)      total 2D Cap : 130717 = (65079 H, 65638 V)
[06/03 23:31:08    135s] (I)      
[06/03 23:31:08    135s] (I)      ============  Phase 1a Route ============
[06/03 23:31:08    135s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/03 23:31:08    135s] (I)      Usage: 6663 = (3516 H, 3147 V) = (5.40% H, 4.79% V) = (2.126e+05um H, 1.903e+05um V)
[06/03 23:31:08    135s] (I)      
[06/03 23:31:08    135s] (I)      ============  Phase 1b Route ============
[06/03 23:31:08    135s] (I)      Usage: 6663 = (3516 H, 3147 V) = (5.40% H, 4.79% V) = (2.126e+05um H, 1.903e+05um V)
[06/03 23:31:08    135s] (I)      eGR overflow: 0.00% H + 0.00% V
[06/03 23:31:08    135s] 
[06/03 23:31:08    135s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:31:08    135s] Finished Early Global Route rough congestion estimation: mem = 2802.4M
[06/03 23:31:08    135s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.127, MEM:2802.4M, EPOCH TIME: 1717428668.319563
[06/03 23:31:08    135s] earlyGlobalRoute rough estimation gcell size 12 row height
[06/03 23:31:08    135s] OPERPROF: Starting CDPad at level 1, MEM:2802.4M, EPOCH TIME: 1717428668.320156
[06/03 23:31:08    135s] CDPadU 0.548 -> 0.549. R=0.483, N=12093, GS=60.480
[06/03 23:31:08    135s] OPERPROF: Finished CDPad at level 1, CPU:0.190, REAL:0.060, MEM:2802.4M, EPOCH TIME: 1717428668.380481
[06/03 23:31:08    135s] OPERPROF: Starting npMain at level 1, MEM:2802.4M, EPOCH TIME: 1717428668.383492
[06/03 23:31:08    135s] OPERPROF:   Starting npPlace at level 2, MEM:2898.4M, EPOCH TIME: 1717428668.452902
[06/03 23:31:08    135s] Total number of setup views is 1.
[06/03 23:31:08    135s] Total number of active setup views is 1.
[06/03 23:31:08    135s] Active setup views:
[06/03 23:31:08    135s]     av_scan_mode_max
[06/03 23:31:08    135s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.037, MEM:2898.4M, EPOCH TIME: 1717428668.489934
[06/03 23:31:08    135s] OPERPROF: Finished npMain at level 1, CPU:0.380, REAL:0.128, MEM:2802.4M, EPOCH TIME: 1717428668.511149
[06/03 23:31:08    135s] Global placement CDP skipped at cutLevel 7.
[06/03 23:31:08    135s] Iteration  7: Total net bbox = 3.595e+05 (1.82e+05 1.77e+05)
[06/03 23:31:08    135s]               Est.  stn bbox = 4.073e+05 (2.05e+05 2.02e+05)
[06/03 23:31:08    135s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 2802.4M
[06/03 23:31:11    140s] 
[06/03 23:31:11    140s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:31:11    140s] TLC MultiMap info (StdDelay):
[06/03 23:31:11    140s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:31:11    140s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:31:11    140s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:31:11    140s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:31:11    140s]  Setting StdDelay to: 53.9ps
[06/03 23:31:11    140s] 
[06/03 23:31:11    140s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:31:11    140s] nrCritNet: 0.00% ( 0 / 12318 ) cutoffSlk: 214748364.7ps stdDelay: 53.9ps
[06/03 23:31:11    140s] nrCritNet: 0.00% ( 0 / 12318 ) cutoffSlk: 214748364.7ps stdDelay: 53.9ps
[06/03 23:31:11    140s] Iteration  8: Total net bbox = 3.595e+05 (1.82e+05 1.77e+05)
[06/03 23:31:11    140s]               Est.  stn bbox = 4.073e+05 (2.05e+05 2.02e+05)
[06/03 23:31:11    140s]               cpu = 0:00:05.2 real = 0:00:03.0 mem = 2770.4M
[06/03 23:31:11    140s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2770.4M, EPOCH TIME: 1717428671.594376
[06/03 23:31:11    141s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:31:11    141s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.020, REAL:0.002, MEM:2770.4M, EPOCH TIME: 1717428671.596828
[06/03 23:31:11    141s] OPERPROF: Starting npMain at level 1, MEM:2770.4M, EPOCH TIME: 1717428671.599278
[06/03 23:31:11    141s] OPERPROF:   Starting npPlace at level 2, MEM:2898.4M, EPOCH TIME: 1717428671.679890
[06/03 23:31:11    141s] Total number of setup views is 1.
[06/03 23:31:11    141s] Total number of active setup views is 1.
[06/03 23:31:11    141s] Active setup views:
[06/03 23:31:11    141s]     av_scan_mode_max
[06/03 23:31:13    149s] OPERPROF:   Finished npPlace at level 2, CPU:8.070, REAL:1.465, MEM:2930.5M, EPOCH TIME: 1717428673.144433
[06/03 23:31:13    149s] OPERPROF: Finished npMain at level 1, CPU:8.300, REAL:1.570, MEM:2802.4M, EPOCH TIME: 1717428673.169323
[06/03 23:31:13    149s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2802.4M, EPOCH TIME: 1717428673.171282
[06/03 23:31:13    149s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:31:13    149s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2802.4M, EPOCH TIME: 1717428673.172957
[06/03 23:31:13    149s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2802.4M, EPOCH TIME: 1717428673.173113
[06/03 23:31:13    149s] Starting Early Global Route rough congestion estimation: mem = 2802.4M
[06/03 23:31:13    149s] (I)      ==================== Layers =====================
[06/03 23:31:13    149s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:13    149s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:31:13    149s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:13    149s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:31:13    149s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:31:13    149s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:31:13    149s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:31:13    149s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:31:13    149s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:31:13    149s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:31:13    149s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:31:13    149s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:31:13    149s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:31:13    149s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:31:13    149s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:13    149s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:31:13    149s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:13    149s] (I)      Started Import and model ( Curr Mem: 2802.42 MB )
[06/03 23:31:13    149s] (I)      Default pattern map key = CHIP_default.
[06/03 23:31:13    149s] (I)      == Non-default Options ==
[06/03 23:31:13    149s] (I)      Print mode                                         : 2
[06/03 23:31:13    149s] (I)      Stop if highly congested                           : false
[06/03 23:31:13    149s] (I)      Maximum routing layer                              : 6
[06/03 23:31:13    149s] (I)      Assign partition pins                              : false
[06/03 23:31:13    149s] (I)      Support large GCell                                : true
[06/03 23:31:13    149s] (I)      Number of threads                                  : 8
[06/03 23:31:13    149s] (I)      Number of rows per GCell                           : 6
[06/03 23:31:13    149s] (I)      Max num rows per GCell                             : 32
[06/03 23:31:13    149s] (I)      Method to set GCell size                           : row
[06/03 23:31:13    149s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:31:13    149s] (I)      Use row-based GCell size
[06/03 23:31:13    149s] (I)      Use row-based GCell align
[06/03 23:31:13    149s] (I)      layer 0 area = 176400
[06/03 23:31:13    149s] (I)      layer 1 area = 194000
[06/03 23:31:13    149s] (I)      layer 2 area = 194000
[06/03 23:31:13    149s] (I)      layer 3 area = 194000
[06/03 23:31:13    149s] (I)      layer 4 area = 194000
[06/03 23:31:13    149s] (I)      layer 5 area = 9000000
[06/03 23:31:13    149s] (I)      GCell unit size   : 5040
[06/03 23:31:13    149s] (I)      GCell multiplier  : 6
[06/03 23:31:13    149s] (I)      GCell row height  : 5040
[06/03 23:31:13    149s] (I)      Actual row height : 5040
[06/03 23:31:13    149s] (I)      GCell align ref   : 220100 220200
[06/03 23:31:13    149s] [NR-eGR] Track table information for default rule: 
[06/03 23:31:13    149s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:31:13    149s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:31:13    149s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:31:13    149s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:31:13    149s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:31:13    149s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:31:13    149s] (I)      =================== Default via ====================
[06/03 23:31:13    149s] (I)      +---+------------------+---------------------------+
[06/03 23:31:13    149s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:31:13    149s] (I)      +---+------------------+---------------------------+
[06/03 23:31:13    149s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:31:13    149s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:31:13    149s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:31:13    149s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:31:13    149s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:31:13    149s] (I)      +---+------------------+---------------------------+
[06/03 23:31:13    149s] [NR-eGR] Read 32964 PG shapes
[06/03 23:31:13    149s] [NR-eGR] Read 0 clock shapes
[06/03 23:31:13    149s] [NR-eGR] Read 0 other shapes
[06/03 23:31:13    149s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:31:13    149s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:31:13    149s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:31:13    149s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:31:13    149s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:31:13    149s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:31:13    149s] [NR-eGR] #Other Blockages    : 0
[06/03 23:31:13    149s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:31:13    149s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:31:13    149s] [NR-eGR] Read 12318 nets ( ignored 0 )
[06/03 23:31:13    149s] (I)      early_global_route_priority property id does not exist.
[06/03 23:31:13    149s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:31:13    149s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:31:13    149s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:31:13    149s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:31:13    149s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:31:13    149s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:31:13    149s] (I)      Number of ignored nets                =      0
[06/03 23:31:13    149s] (I)      Number of connected nets              =      0
[06/03 23:31:13    149s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:31:13    149s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:31:13    149s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:31:13    149s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:31:13    149s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:31:13    149s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:31:13    149s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:31:13    149s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:31:13    149s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:31:13    149s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:31:13    149s] (I)      Ndr track 0 does not exist
[06/03 23:31:13    149s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:31:13    149s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:31:13    149s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:31:13    149s] (I)      Site width          :   620  (dbu)
[06/03 23:31:13    149s] (I)      Row height          :  5040  (dbu)
[06/03 23:31:13    149s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:31:13    149s] (I)      GCell width         : 30240  (dbu)
[06/03 23:31:13    149s] (I)      GCell height        : 30240  (dbu)
[06/03 23:31:13    149s] (I)      Grid                :    45    45     6
[06/03 23:31:13    149s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:31:13    149s] (I)      Vertical capacity   :     0 30240     0 30240     0 30240
[06/03 23:31:13    149s] (I)      Horizontal capacity :     0     0 30240     0 30240     0
[06/03 23:31:13    149s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:31:13    149s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:31:13    149s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:31:13    149s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:31:13    149s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:31:13    149s] (I)      Num tracks per GCell: 63.00 48.77 54.00 48.77 54.00 12.19
[06/03 23:31:13    149s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:31:13    149s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:31:13    149s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:31:13    149s] (I)      --------------------------------------------------------
[06/03 23:31:13    149s] 
[06/03 23:31:13    149s] [NR-eGR] ============ Routing rule table ============
[06/03 23:31:13    149s] [NR-eGR] Rule id: 0  Nets: 12314
[06/03 23:31:13    149s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:31:13    149s] (I)                    Layer    2    3    4    5     6 
[06/03 23:31:13    149s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:31:13    149s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:31:13    149s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:31:13    149s] [NR-eGR] ========================================
[06/03 23:31:13    149s] [NR-eGR] 
[06/03 23:31:13    149s] (I)      =============== Blocked Tracks ===============
[06/03 23:31:13    149s] (I)      +-------+---------+----------+---------------+
[06/03 23:31:13    149s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:31:13    149s] (I)      +-------+---------+----------+---------------+
[06/03 23:31:13    149s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:31:13    149s] (I)      |     2 |   97965 |    46496 |        47.46% |
[06/03 23:31:13    149s] (I)      |     3 |  108495 |    45685 |        42.11% |
[06/03 23:31:13    149s] (I)      |     4 |   97965 |    47904 |        48.90% |
[06/03 23:31:13    149s] (I)      |     5 |  108495 |    51881 |        47.82% |
[06/03 23:31:13    149s] (I)      |     6 |   24480 |     9852 |        40.25% |
[06/03 23:31:13    149s] (I)      +-------+---------+----------+---------------+
[06/03 23:31:13    149s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2802.42 MB )
[06/03 23:31:13    149s] (I)      Reset routing kernel
[06/03 23:31:13    149s] (I)      numLocalWires=37827  numGlobalNetBranches=11341  numLocalNetBranches=7658
[06/03 23:31:13    149s] (I)      totalPins=41193  totalGlobalPin=16182 (39.28%)
[06/03 23:31:13    149s] (I)      total 2D Cap : 252285 = (125635 H, 126650 V)
[06/03 23:31:13    149s] (I)      
[06/03 23:31:13    149s] (I)      ============  Phase 1a Route ============
[06/03 23:31:13    149s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/03 23:31:13    149s] (I)      Usage: 13763 = (7033 H, 6730 V) = (5.60% H, 5.31% V) = (2.127e+05um H, 2.035e+05um V)
[06/03 23:31:13    149s] (I)      
[06/03 23:31:13    149s] (I)      ============  Phase 1b Route ============
[06/03 23:31:13    149s] (I)      Usage: 13763 = (7033 H, 6730 V) = (5.60% H, 5.31% V) = (2.127e+05um H, 2.035e+05um V)
[06/03 23:31:13    149s] (I)      eGR overflow: 0.00% H + 0.00% V
[06/03 23:31:13    149s] 
[06/03 23:31:13    149s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:31:13    149s] Finished Early Global Route rough congestion estimation: mem = 2802.4M
[06/03 23:31:13    149s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.170, REAL:0.138, MEM:2802.4M, EPOCH TIME: 1717428673.311115
[06/03 23:31:13    149s] earlyGlobalRoute rough estimation gcell size 6 row height
[06/03 23:31:13    149s] OPERPROF: Starting CDPad at level 1, MEM:2802.4M, EPOCH TIME: 1717428673.311678
[06/03 23:31:13    149s] CDPadU 0.549 -> 0.550. R=0.483, N=12093, GS=30.240
[06/03 23:31:13    149s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.048, MEM:2802.4M, EPOCH TIME: 1717428673.359414
[06/03 23:31:13    149s] OPERPROF: Starting npMain at level 1, MEM:2802.4M, EPOCH TIME: 1717428673.362421
[06/03 23:31:13    149s] OPERPROF:   Starting npPlace at level 2, MEM:2898.4M, EPOCH TIME: 1717428673.439066
[06/03 23:31:13    149s] Total number of setup views is 1.
[06/03 23:31:13    149s] Total number of active setup views is 1.
[06/03 23:31:13    149s] Active setup views:
[06/03 23:31:13    149s]     av_scan_mode_max
[06/03 23:31:13    149s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.055, MEM:2898.4M, EPOCH TIME: 1717428673.493695
[06/03 23:31:13    150s] OPERPROF: Finished npMain at level 1, CPU:0.390, REAL:0.154, MEM:2802.4M, EPOCH TIME: 1717428673.516329
[06/03 23:31:13    150s] Global placement CDP skipped at cutLevel 9.
[06/03 23:31:13    150s] Iteration  9: Total net bbox = 3.628e+05 (1.82e+05 1.81e+05)
[06/03 23:31:13    150s]               Est.  stn bbox = 4.115e+05 (2.05e+05 2.06e+05)
[06/03 23:31:13    150s]               cpu = 0:00:09.0 real = 0:00:02.0 mem = 2802.4M
[06/03 23:31:16    154s] nrCritNet: 0.00% ( 0 / 12318 ) cutoffSlk: 214748364.7ps stdDelay: 53.9ps
[06/03 23:31:16    155s] nrCritNet: 0.00% ( 0 / 12318 ) cutoffSlk: 214748364.7ps stdDelay: 53.9ps
[06/03 23:31:16    155s] Iteration 10: Total net bbox = 3.628e+05 (1.82e+05 1.81e+05)
[06/03 23:31:16    155s]               Est.  stn bbox = 4.115e+05 (2.05e+05 2.06e+05)
[06/03 23:31:16    155s]               cpu = 0:00:05.0 real = 0:00:03.0 mem = 2770.4M
[06/03 23:31:16    155s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2770.4M, EPOCH TIME: 1717428676.451482
[06/03 23:31:16    155s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:31:16    155s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.003, MEM:2770.4M, EPOCH TIME: 1717428676.453983
[06/03 23:31:16    155s] Legalizing MH Cells... 0 / 0 (level 9)
[06/03 23:31:16    155s] No instances found in the vector
[06/03 23:31:16    155s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2770.4M, DRC: 0)
[06/03 23:31:16    155s] 0 (out of 0) MH cells were successfully legalized.
[06/03 23:31:16    155s] OPERPROF: Starting npMain at level 1, MEM:2770.4M, EPOCH TIME: 1717428676.455591
[06/03 23:31:16    155s] OPERPROF:   Starting npPlace at level 2, MEM:2898.4M, EPOCH TIME: 1717428676.545287
[06/03 23:31:16    155s] Total number of setup views is 1.
[06/03 23:31:16    155s] Total number of active setup views is 1.
[06/03 23:31:16    155s] Active setup views:
[06/03 23:31:16    155s]     av_scan_mode_max
[06/03 23:31:17    160s] Total number of setup views is 1.
[06/03 23:31:17    160s] Total number of active setup views is 1.
[06/03 23:31:17    160s] Active setup views:
[06/03 23:31:17    160s]     av_scan_mode_max
[06/03 23:31:19    175s] Total number of setup views is 1.
[06/03 23:31:19    175s] Total number of active setup views is 1.
[06/03 23:31:19    175s] Active setup views:
[06/03 23:31:19    175s]     av_scan_mode_max
[06/03 23:31:21    183s] GP RA stats: MHOnly 0 nrInst 12093 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/03 23:31:21    183s] Total number of setup views is 1.
[06/03 23:31:21    183s] Total number of active setup views is 1.
[06/03 23:31:21    183s] Active setup views:
[06/03 23:31:21    183s]     av_scan_mode_max
[06/03 23:31:22    189s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3154.5M, EPOCH TIME: 1717428682.295142
[06/03 23:31:22    189s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:3154.5M, EPOCH TIME: 1717428682.295395
[06/03 23:31:22    189s] Iteration 11: Total net bbox = 3.604e+05 (1.70e+05 1.90e+05)
[06/03 23:31:22    189s]               Est.  stn bbox = 4.078e+05 (1.92e+05 2.15e+05)
[06/03 23:31:22    189s]               cpu = 0:00:05.3 real = 0:00:01.0 mem = 3049.5M
[06/03 23:31:22    189s] OPERPROF:   Finished npPlace at level 2, CPU:33.930, REAL:5.758, MEM:2921.5M, EPOCH TIME: 1717428682.303295
[06/03 23:31:22    189s] OPERPROF: Finished npMain at level 1, CPU:34.190, REAL:5.876, MEM:2793.4M, EPOCH TIME: 1717428682.331105
[06/03 23:31:22    189s] Iteration 12: Total net bbox = 3.806e+05 (1.89e+05 1.92e+05)
[06/03 23:31:22    189s]               Est.  stn bbox = 4.283e+05 (2.11e+05 2.17e+05)
[06/03 23:31:22    189s]               cpu = 0:00:34.2 real = 0:00:06.0 mem = 2793.4M
[06/03 23:31:22    189s] Iteration 13: Total net bbox = 3.806e+05 (1.89e+05 1.92e+05)
[06/03 23:31:22    189s]               Est.  stn bbox = 4.283e+05 (2.11e+05 2.17e+05)
[06/03 23:31:22    189s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2793.4M
[06/03 23:31:22    189s] [adp] clock
[06/03 23:31:22    189s] [adp] weight, nr nets, wire length
[06/03 23:31:22    189s] [adp]      0        2  1864.682000
[06/03 23:31:22    189s] [adp] data
[06/03 23:31:22    189s] [adp] weight, nr nets, wire length
[06/03 23:31:22    189s] [adp]      0    12331  400540.350000
[06/03 23:31:22    189s] [adp] 0.000000|0.000000|0.000000
[06/03 23:31:22    189s] Iteration 14: Total net bbox = 3.806e+05 (1.89e+05 1.92e+05)
[06/03 23:31:22    189s]               Est.  stn bbox = 4.283e+05 (2.11e+05 2.17e+05)
[06/03 23:31:22    189s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2793.4M
[06/03 23:31:22    189s] *** cost = 3.806e+05 (1.89e+05 1.92e+05) (cpu for global=0:01:26) real=0:00:22.0***
[06/03 23:31:22    189s] Placement multithread real runtime: 0:00:22.0 with 8 threads.
[06/03 23:31:22    189s] Info: 1 clock gating cells identified, 0 (on average) moved 0/5
[06/03 23:31:22    189s] Saved padding area to DB
[06/03 23:31:22    189s] All LLGs are deleted
[06/03 23:31:22    189s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2793.4M, EPOCH TIME: 1717428682.498260
[06/03 23:31:22    189s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2793.4M, EPOCH TIME: 1717428682.498792
[06/03 23:31:22    189s] Solver runtime cpu: 0:01:06 real: 0:00:11.1
[06/03 23:31:22    189s] Core Placement runtime cpu: 0:01:12 real: 0:00:15.0
[06/03 23:31:22    189s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/03 23:31:22    189s] Type 'man IMPSP-9025' for more detail.
[06/03 23:31:22    189s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2793.4M, EPOCH TIME: 1717428682.509066
[06/03 23:31:22    189s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2793.4M, EPOCH TIME: 1717428682.509342
[06/03 23:31:22    189s] z: 2, totalTracks: 1
[06/03 23:31:22    189s] z: 4, totalTracks: 1
[06/03 23:31:22    189s] z: 6, totalTracks: 1
[06/03 23:31:22    189s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:31:22    189s] All LLGs are deleted
[06/03 23:31:22    189s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2793.4M, EPOCH TIME: 1717428682.521331
[06/03 23:31:22    189s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2793.4M, EPOCH TIME: 1717428682.521724
[06/03 23:31:22    189s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2793.4M, EPOCH TIME: 1717428682.525908
[06/03 23:31:22    189s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2889.4M, EPOCH TIME: 1717428682.530332
[06/03 23:31:22    189s] Core basic site is core_5040
[06/03 23:31:22    189s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2889.4M, EPOCH TIME: 1717428682.544330
[06/03 23:31:22    189s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.009, MEM:2921.5M, EPOCH TIME: 1717428682.553167
[06/03 23:31:22    189s] Fast DP-INIT is on for default
[06/03 23:31:22    189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:31:22    189s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.050, REAL:0.028, MEM:2921.5M, EPOCH TIME: 1717428682.558364
[06/03 23:31:22    189s] 
[06/03 23:31:22    189s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:31:22    189s] OPERPROF:       Starting CMU at level 4, MEM:2921.5M, EPOCH TIME: 1717428682.562448
[06/03 23:31:22    189s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:2921.5M, EPOCH TIME: 1717428682.569570
[06/03 23:31:22    189s] 
[06/03 23:31:22    189s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:31:22    189s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.047, MEM:2793.4M, EPOCH TIME: 1717428682.572826
[06/03 23:31:22    189s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2793.4M, EPOCH TIME: 1717428682.572954
[06/03 23:31:22    189s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.004, MEM:2793.4M, EPOCH TIME: 1717428682.576907
[06/03 23:31:22    189s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2793.4MB).
[06/03 23:31:22    189s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.079, MEM:2793.4M, EPOCH TIME: 1717428682.588162
[06/03 23:31:22    189s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.079, MEM:2793.4M, EPOCH TIME: 1717428682.588313
[06/03 23:31:22    189s] TDRefine: refinePlace mode is spiral
[06/03 23:31:22    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.1
[06/03 23:31:22    189s] OPERPROF: Starting RefinePlace at level 1, MEM:2793.4M, EPOCH TIME: 1717428682.588489
[06/03 23:31:22    189s] *** Starting refinePlace (0:03:10 mem=2793.4M) ***
[06/03 23:31:22    189s] Total net bbox length = 3.781e+05 (1.875e+05 1.906e+05) (ext = 6.207e+03)
[06/03 23:31:22    189s] 
[06/03 23:31:22    189s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:31:22    189s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:31:22    189s] (I)      Default pattern map key = CHIP_default.
[06/03 23:31:22    189s] (I)      Default pattern map key = CHIP_default.
[06/03 23:31:22    189s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2793.4M, EPOCH TIME: 1717428682.617485
[06/03 23:31:22    189s] Starting refinePlace ...
[06/03 23:31:22    189s] (I)      Default pattern map key = CHIP_default.
[06/03 23:31:22    189s] (I)      Default pattern map key = CHIP_default.
[06/03 23:31:22    189s]   Spread Effort: high, standalone mode, useDDP on.
[06/03 23:31:22    189s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2793.4MB) @(0:03:10 - 0:03:10).
[06/03 23:31:22    189s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:31:22    189s] wireLenOptFixPriorityInst 0 inst fixed
[06/03 23:31:22    189s] tweakage running in 8 threads.
[06/03 23:31:22    189s] Placement tweakage begins.
[06/03 23:31:22    189s] wire length = 4.920e+05
[06/03 23:31:23    190s] wire length = 4.627e+05
[06/03 23:31:23    190s] Placement tweakage ends.
[06/03 23:31:23    190s] Move report: tweak moves 354 insts, mean move: 9.70 um, max move: 46.13 um 
[06/03 23:31:23    190s] 	Max move on inst (Top_in/data_1_r_reg[20]): (681.61, 421.80) --> (702.53, 396.59)
[06/03 23:31:23    190s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2793.4MB) @(0:03:10 - 0:03:11).
[06/03 23:31:23    190s] 
[06/03 23:31:23    190s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:31:23    191s] Move report: legalization moves 12093 insts, mean move: 3.23 um, max move: 15.70 um spiral
[06/03 23:31:23    191s] 	Max move on inst (Top_in/buffer_pmp_reg[788]): (1116.64, 865.31) --> (1117.24, 850.20)
[06/03 23:31:23    191s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[06/03 23:31:23    191s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:31:23    191s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2798.5MB) @(0:03:11 - 0:03:11).
[06/03 23:31:23    191s] Move report: Detail placement moves 12093 insts, mean move: 3.47 um, max move: 51.09 um 
[06/03 23:31:23    191s] 	Max move on inst (Top_in/data_1_r_reg[20]): (681.61, 421.80) --> (702.46, 391.56)
[06/03 23:31:23    191s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2798.5MB
[06/03 23:31:23    191s] Statistics of distance of Instance movement in refine placement:
[06/03 23:31:23    191s]   maximum (X+Y) =        51.09 um
[06/03 23:31:23    191s]   inst (Top_in/data_1_r_reg[20]) with max move: (681.605, 421.8) -> (702.46, 391.56)
[06/03 23:31:23    191s]   mean    (X+Y) =         3.47 um
[06/03 23:31:23    191s] Summary Report:
[06/03 23:31:23    191s] Instances move: 12093 (out of 12093 movable)
[06/03 23:31:23    191s] Instances flipped: 0
[06/03 23:31:23    191s] Mean displacement: 3.47 um
[06/03 23:31:23    191s] Max displacement: 51.09 um (Instance: Top_in/data_1_r_reg[20]) (681.605, 421.8) -> (702.46, 391.56)
[06/03 23:31:23    191s] 	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBP
[06/03 23:31:23    191s] Total instances moved : 12093
[06/03 23:31:23    191s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.590, REAL:0.809, MEM:2798.5M, EPOCH TIME: 1717428683.426879
[06/03 23:31:23    191s] Total net bbox length = 3.666e+05 (1.611e+05 2.055e+05) (ext = 6.258e+03)
[06/03 23:31:23    191s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2798.5MB
[06/03 23:31:23    191s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=2798.5MB) @(0:03:10 - 0:03:11).
[06/03 23:31:23    191s] *** Finished refinePlace (0:03:11 mem=2798.5M) ***
[06/03 23:31:23    191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.1
[06/03 23:31:23    191s] OPERPROF: Finished RefinePlace at level 1, CPU:1.620, REAL:0.845, MEM:2798.5M, EPOCH TIME: 1717428683.433624
[06/03 23:31:23    191s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2798.5M, EPOCH TIME: 1717428683.433750
[06/03 23:31:23    191s] All LLGs are deleted
[06/03 23:31:23    191s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2798.5M, EPOCH TIME: 1717428683.444545
[06/03 23:31:23    191s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:2798.5M, EPOCH TIME: 1717428683.449724
[06/03 23:31:23    191s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.028, MEM:2761.5M, EPOCH TIME: 1717428683.461587
[06/03 23:31:23    191s] *** End of Placement (cpu=0:01:41, real=0:00:34.0, mem=2761.5M) ***
[06/03 23:31:23    191s] z: 2, totalTracks: 1
[06/03 23:31:23    191s] z: 4, totalTracks: 1
[06/03 23:31:23    191s] z: 6, totalTracks: 1
[06/03 23:31:23    191s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:31:23    191s] All LLGs are deleted
[06/03 23:31:23    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2761.5M, EPOCH TIME: 1717428683.472200
[06/03 23:31:23    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2761.5M, EPOCH TIME: 1717428683.472598
[06/03 23:31:23    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2761.5M, EPOCH TIME: 1717428683.476121
[06/03 23:31:23    191s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2857.5M, EPOCH TIME: 1717428683.479812
[06/03 23:31:23    191s] Core basic site is core_5040
[06/03 23:31:23    191s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2857.5M, EPOCH TIME: 1717428683.492300
[06/03 23:31:23    191s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:2889.5M, EPOCH TIME: 1717428683.500271
[06/03 23:31:23    191s] Fast DP-INIT is on for default
[06/03 23:31:23    191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:31:23    191s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2889.5M, EPOCH TIME: 1717428683.505459
[06/03 23:31:23    191s] 
[06/03 23:31:23    191s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:31:23    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2761.5M, EPOCH TIME: 1717428683.511597
[06/03 23:31:23    191s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2761.5M, EPOCH TIME: 1717428683.518950
[06/03 23:31:23    191s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2761.5M, EPOCH TIME: 1717428683.521811
[06/03 23:31:23    191s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.020, REAL:0.008, MEM:2761.5M, EPOCH TIME: 1717428683.530293
[06/03 23:31:23    191s] default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
[06/03 23:31:23    191s] Density distribution unevenness ratio = 13.727%
[06/03 23:31:23    191s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.020, REAL:0.012, MEM:2761.5M, EPOCH TIME: 1717428683.530534
[06/03 23:31:23    191s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2761.5M, EPOCH TIME: 1717428683.530649
[06/03 23:31:23    191s] All LLGs are deleted
[06/03 23:31:23    191s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2761.5M, EPOCH TIME: 1717428683.540748
[06/03 23:31:23    191s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2761.5M, EPOCH TIME: 1717428683.541157
[06/03 23:31:23    191s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.012, MEM:2761.5M, EPOCH TIME: 1717428683.542319
[06/03 23:31:23    191s] *** Free Virtual Timing Model ...(mem=2761.5M)
[06/03 23:31:23    191s] **INFO: Enable pre-place timing setting for timing analysis
[06/03 23:31:23    191s] Set Using Default Delay Limit as 101.
[06/03 23:31:23    191s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/03 23:31:23    191s] Set Default Net Delay as 0 ps.
[06/03 23:31:23    191s] Set Default Net Load as 0 pF. 
[06/03 23:31:23    191s] **INFO: Analyzing IO path groups for slack adjustment
[06/03 23:31:24    192s] Effort level <high> specified for reg2reg_tmp.32177 path_group
[06/03 23:31:24    192s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:31:24    192s] #################################################################################
[06/03 23:31:24    192s] # Design Stage: PreRoute
[06/03 23:31:24    192s] # Design Name: CHIP
[06/03 23:31:24    192s] # Design Mode: 90nm
[06/03 23:31:24    192s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:31:24    192s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:31:24    192s] # Signoff Settings: SI Off 
[06/03 23:31:24    192s] #################################################################################
[06/03 23:31:24    192s] Topological Sorting (REAL = 0:00:00.0, MEM = 2749.9M, InitMEM = 2749.9M)
[06/03 23:31:24    192s] Calculate delays in BcWc mode...
[06/03 23:31:24    192s] Start delay calculation (fullDC) (8 T). (MEM=2749.87)
[06/03 23:31:25    192s] End AAE Lib Interpolated Model. (MEM=2761.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:31:25    197s] Total number of fetched objects 12435
[06/03 23:31:25    197s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[06/03 23:31:25    197s] End delay calculation. (MEM=3091.95 CPU=0:00:04.0 REAL=0:00:00.0)
[06/03 23:31:25    197s] End delay calculation (fullDC). (MEM=3091.95 CPU=0:00:04.6 REAL=0:00:01.0)
[06/03 23:31:25    197s] *** CDM Built up (cpu=0:00:04.7  real=0:00:01.0  mem= 3092.0M) ***
[06/03 23:31:27    199s] **INFO: Disable pre-place timing setting for timing analysis
[06/03 23:31:27    199s] Set Using Default Delay Limit as 1000.
[06/03 23:31:27    199s] Set Default Net Delay as 1000 ps.
[06/03 23:31:27    199s] Set Default Net Load as 0.5 pF. 
[06/03 23:31:27    199s] Info: Disable timing driven in postCTS congRepair.
[06/03 23:31:27    199s] 
[06/03 23:31:27    199s] Starting congRepair ...
[06/03 23:31:27    199s] User Input Parameters:
[06/03 23:31:27    199s] - Congestion Driven    : On
[06/03 23:31:27    199s] - Timing Driven        : Off
[06/03 23:31:27    199s] - Area-Violation Based : On
[06/03 23:31:27    199s] - Start Rollback Level : -5
[06/03 23:31:27    199s] - Legalized            : On
[06/03 23:31:27    199s] - Window Based         : Off
[06/03 23:31:27    199s] - eDen incr mode       : Off
[06/03 23:31:27    199s] - Small incr mode      : Off
[06/03 23:31:27    199s] 
[06/03 23:31:27    199s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3082.3M, EPOCH TIME: 1717428687.729479
[06/03 23:31:27    199s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.017, MEM:3082.3M, EPOCH TIME: 1717428687.746334
[06/03 23:31:27    199s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3082.3M, EPOCH TIME: 1717428687.746482
[06/03 23:31:27    199s] Starting Early Global Route congestion estimation: mem = 3082.3M
[06/03 23:31:27    199s] (I)      ==================== Layers =====================
[06/03 23:31:27    199s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:27    199s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:31:27    199s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:27    199s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:31:27    199s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:31:27    199s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:31:27    199s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:31:27    199s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:31:27    199s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:31:27    199s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:31:27    199s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:31:27    199s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:31:27    199s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:31:27    199s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:31:27    199s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:27    199s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:31:27    199s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:31:27    199s] (I)      Started Import and model ( Curr Mem: 3082.34 MB )
[06/03 23:31:27    199s] (I)      Default pattern map key = CHIP_default.
[06/03 23:31:27    199s] (I)      == Non-default Options ==
[06/03 23:31:27    199s] (I)      Maximum routing layer                              : 6
[06/03 23:31:27    199s] (I)      Number of threads                                  : 8
[06/03 23:31:27    199s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 23:31:27    199s] (I)      Method to set GCell size                           : row
[06/03 23:31:27    199s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:31:27    199s] (I)      Use row-based GCell size
[06/03 23:31:27    199s] (I)      Use row-based GCell align
[06/03 23:31:27    199s] (I)      layer 0 area = 176400
[06/03 23:31:27    199s] (I)      layer 1 area = 194000
[06/03 23:31:27    199s] (I)      layer 2 area = 194000
[06/03 23:31:27    199s] (I)      layer 3 area = 194000
[06/03 23:31:27    199s] (I)      layer 4 area = 194000
[06/03 23:31:27    199s] (I)      layer 5 area = 9000000
[06/03 23:31:27    199s] (I)      GCell unit size   : 5040
[06/03 23:31:27    199s] (I)      GCell multiplier  : 1
[06/03 23:31:27    199s] (I)      GCell row height  : 5040
[06/03 23:31:27    199s] (I)      Actual row height : 5040
[06/03 23:31:27    199s] (I)      GCell align ref   : 220100 220200
[06/03 23:31:27    199s] [NR-eGR] Track table information for default rule: 
[06/03 23:31:27    199s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:31:27    199s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:31:27    199s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:31:27    199s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:31:27    199s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:31:27    199s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:31:27    199s] (I)      =================== Default via ====================
[06/03 23:31:27    199s] (I)      +---+------------------+---------------------------+
[06/03 23:31:27    199s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:31:27    199s] (I)      +---+------------------+---------------------------+
[06/03 23:31:27    199s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:31:27    199s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:31:27    199s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:31:27    199s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:31:27    199s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:31:27    199s] (I)      +---+------------------+---------------------------+
[06/03 23:31:27    199s] [NR-eGR] Read 32964 PG shapes
[06/03 23:31:27    199s] [NR-eGR] Read 0 clock shapes
[06/03 23:31:27    199s] [NR-eGR] Read 0 other shapes
[06/03 23:31:27    199s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:31:27    199s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:31:27    199s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:31:27    199s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:31:27    199s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:31:27    199s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:31:27    199s] [NR-eGR] #Other Blockages    : 0
[06/03 23:31:27    199s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:31:27    199s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:31:27    199s] [NR-eGR] Read 12318 nets ( ignored 0 )
[06/03 23:31:27    199s] (I)      early_global_route_priority property id does not exist.
[06/03 23:31:27    199s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:31:27    199s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:31:27    199s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:31:27    199s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:31:27    199s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:31:27    199s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:31:27    199s] (I)      Number of ignored nets                =      0
[06/03 23:31:27    199s] (I)      Number of connected nets              =      0
[06/03 23:31:27    199s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:31:27    199s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:31:27    199s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:31:27    199s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:31:27    199s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:31:27    199s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:31:27    199s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:31:27    199s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:31:27    199s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:31:27    199s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:31:27    199s] (I)      Ndr track 0 does not exist
[06/03 23:31:27    199s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:31:27    199s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:31:27    199s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:31:27    199s] (I)      Site width          :   620  (dbu)
[06/03 23:31:27    199s] (I)      Row height          :  5040  (dbu)
[06/03 23:31:27    199s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:31:27    199s] (I)      GCell width         :  5040  (dbu)
[06/03 23:31:27    199s] (I)      GCell height        :  5040  (dbu)
[06/03 23:31:27    199s] (I)      Grid                :   268   268     6
[06/03 23:31:27    199s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:31:27    199s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:31:27    199s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:31:27    199s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:31:27    199s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:31:27    199s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:31:27    199s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:31:27    199s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:31:27    199s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:31:27    199s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:31:27    199s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:31:27    199s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:31:27    199s] (I)      --------------------------------------------------------
[06/03 23:31:27    199s] 
[06/03 23:31:27    199s] [NR-eGR] ============ Routing rule table ============
[06/03 23:31:27    199s] [NR-eGR] Rule id: 0  Nets: 12314
[06/03 23:31:27    199s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:31:27    199s] (I)                    Layer    2    3    4    5     6 
[06/03 23:31:27    199s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:31:27    199s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:31:27    199s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:31:27    199s] [NR-eGR] ========================================
[06/03 23:31:27    199s] [NR-eGR] 
[06/03 23:31:27    199s] (I)      =============== Blocked Tracks ===============
[06/03 23:31:27    199s] (I)      +-------+---------+----------+---------------+
[06/03 23:31:27    199s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:31:27    199s] (I)      +-------+---------+----------+---------------+
[06/03 23:31:27    199s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:31:27    199s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:31:27    199s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:31:27    199s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:31:27    199s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:31:27    199s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:31:27    199s] (I)      +-------+---------+----------+---------------+
[06/03 23:31:27    199s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 3082.34 MB )
[06/03 23:31:27    199s] (I)      Reset routing kernel
[06/03 23:31:27    199s] (I)      Started Global Routing ( Curr Mem: 3082.34 MB )
[06/03 23:31:27    199s] (I)      totalPins=41193  totalGlobalPin=40046 (97.22%)
[06/03 23:31:27    199s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:31:27    199s] [NR-eGR] Layer group 1: route 12314 net(s) in layer range [2, 6]
[06/03 23:31:27    199s] (I)      
[06/03 23:31:27    199s] (I)      ============  Phase 1a Route ============
[06/03 23:31:27    199s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[06/03 23:31:27    199s] (I)      Usage: 91088 = (41400 H, 49688 V) = (5.54% H, 6.64% V) = (2.087e+05um H, 2.504e+05um V)
[06/03 23:31:27    199s] (I)      
[06/03 23:31:27    199s] (I)      ============  Phase 1b Route ============
[06/03 23:31:27    199s] (I)      Usage: 91088 = (41400 H, 49688 V) = (5.54% H, 6.64% V) = (2.087e+05um H, 2.504e+05um V)
[06/03 23:31:27    199s] (I)      Overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 4.590835e+05um
[06/03 23:31:27    199s] (I)      Congestion metric : 0.02%H 0.05%V, 0.08%HV
[06/03 23:31:27    199s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:31:27    199s] (I)      
[06/03 23:31:27    199s] (I)      ============  Phase 1c Route ============
[06/03 23:31:27    199s] (I)      Level2 Grid: 54 x 54
[06/03 23:31:27    199s] (I)      Usage: 91088 = (41400 H, 49688 V) = (5.54% H, 6.64% V) = (2.087e+05um H, 2.504e+05um V)
[06/03 23:31:27    199s] (I)      
[06/03 23:31:27    199s] (I)      ============  Phase 1d Route ============
[06/03 23:31:28    199s] (I)      Usage: 91093 = (41405 H, 49688 V) = (5.54% H, 6.64% V) = (2.087e+05um H, 2.504e+05um V)
[06/03 23:31:28    199s] (I)      
[06/03 23:31:28    199s] (I)      ============  Phase 1e Route ============
[06/03 23:31:28    199s] (I)      Usage: 91093 = (41405 H, 49688 V) = (5.54% H, 6.64% V) = (2.087e+05um H, 2.504e+05um V)
[06/03 23:31:28    199s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 4.591087e+05um
[06/03 23:31:28    199s] (I)      
[06/03 23:31:28    199s] (I)      ============  Phase 1l Route ============
[06/03 23:31:28    200s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:31:28    200s] (I)      Layer  2:     348453     58475         4      214167      367514    (36.82%) 
[06/03 23:31:28    200s] (I)      Layer  3:     393045     40652         0      237114      406890    (36.82%) 
[06/03 23:31:28    200s] (I)      Layer  4:     310785      5631         0      260999      320682    (44.87%) 
[06/03 23:31:28    200s] (I)      Layer  5:     351804       702         0      284139      359865    (44.12%) 
[06/03 23:31:28    200s] (I)      Layer  6:      90776        21         0       54123       91297    (37.22%) 
[06/03 23:31:28    200s] (I)      Total:       1494863    105481         4     1050541     1546247    (40.46%) 
[06/03 23:31:28    200s] (I)      
[06/03 23:31:28    200s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:31:28    200s] [NR-eGR]                        OverCon           OverCon            
[06/03 23:31:28    200s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/03 23:31:28    200s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/03 23:31:28    200s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:31:28    200s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:31:28    200s] [NR-eGR]  metal2 ( 2)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/03 23:31:28    200s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:31:28    200s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:31:28    200s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:31:28    200s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:31:28    200s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:31:28    200s] [NR-eGR]        Total         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:31:28    200s] [NR-eGR] 
[06/03 23:31:28    200s] (I)      Finished Global Routing ( CPU: 0.59 sec, Real: 0.23 sec, Curr Mem: 3114.36 MB )
[06/03 23:31:28    200s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:31:28    200s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:31:28    200s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 3114.4M
[06/03 23:31:28    200s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.740, REAL:0.374, MEM:3114.4M, EPOCH TIME: 1717428688.120861
[06/03 23:31:28    200s] OPERPROF: Starting HotSpotCal at level 1, MEM:3114.4M, EPOCH TIME: 1717428688.120975
[06/03 23:31:28    200s] [hotspot] +------------+---------------+---------------+
[06/03 23:31:28    200s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 23:31:28    200s] [hotspot] +------------+---------------+---------------+
[06/03 23:31:28    200s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 23:31:28    200s] [hotspot] +------------+---------------+---------------+
[06/03 23:31:28    200s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:31:28    200s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 23:31:28    200s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.009, MEM:3114.4M, EPOCH TIME: 1717428688.130342
[06/03 23:31:28    200s] Skipped repairing congestion.
[06/03 23:31:28    200s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3114.4M, EPOCH TIME: 1717428688.130571
[06/03 23:31:28    200s] Starting Early Global Route wiring: mem = 3114.4M
[06/03 23:31:28    200s] (I)      ============= Track Assignment ============
[06/03 23:31:28    200s] (I)      Started Track Assignment (8T) ( Curr Mem: 3114.35 MB )
[06/03 23:31:28    200s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:31:28    200s] (I)      Run Multi-thread track assignment
[06/03 23:31:28    200s] (I)      Finished Track Assignment (8T) ( CPU: 0.46 sec, Real: 0.08 sec, Curr Mem: 3114.36 MB )
[06/03 23:31:28    200s] (I)      Started Export ( Curr Mem: 3114.36 MB )
[06/03 23:31:28    200s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:31:28    200s] [NR-eGR] ------------------------------------
[06/03 23:31:28    200s] [NR-eGR]  metal1  (1H)             0   41170 
[06/03 23:31:28    200s] [NR-eGR]  metal2  (2V)        231099   59875 
[06/03 23:31:28    200s] [NR-eGR]  metal3  (3H)        211841    1189 
[06/03 23:31:28    200s] [NR-eGR]  metal4  (4V)         28416      45 
[06/03 23:31:28    200s] [NR-eGR]  metal5  (5H)          3532       4 
[06/03 23:31:28    200s] [NR-eGR]  metal6  (6V)           107       0 
[06/03 23:31:28    200s] [NR-eGR] ------------------------------------
[06/03 23:31:28    200s] [NR-eGR]          Total       474994  102283 
[06/03 23:31:28    200s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:31:28    200s] [NR-eGR] Total half perimeter of net bounding box: 366564um
[06/03 23:31:28    200s] [NR-eGR] Total length: 474994um, number of vias: 102283
[06/03 23:31:28    200s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:31:28    200s] [NR-eGR] Total eGR-routed clock nets wire length: 32247um, number of vias: 8349
[06/03 23:31:28    200s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:31:28    200s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.07 sec, Curr Mem: 3114.36 MB )
[06/03 23:31:28    200s] Early Global Route wiring runtime: 0.18 seconds, mem = 2706.4M
[06/03 23:31:28    200s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.650, REAL:0.178, MEM:2706.4M, EPOCH TIME: 1717428688.308379
[06/03 23:31:28    200s] Tdgp not successfully inited but do clear! skip clearing
[06/03 23:31:28    200s] End of congRepair (cpu=0:00:01.4, real=0:00:01.0)
[06/03 23:31:28    200s] *** Finishing placeDesign default flow ***
[06/03 23:31:28    200s] **placeDesign ... cpu = 0: 2: 6, real = 0: 0:51, mem = 2686.4M **
[06/03 23:31:28    200s] 
[06/03 23:31:28    200s] Optimization is working on the following views:
[06/03 23:31:28    200s]   Setup views: av_func_mode_max av_scan_mode_max 
[06/03 23:31:28    200s]   Hold  views: av_func_mode_min av_scan_mode_min 
[06/03 23:31:28    200s] Tdgp not successfully inited but do clear! skip clearing
[06/03 23:31:28    200s] 
[06/03 23:31:28    200s] *** Summary of all messages that are not suppressed in this session:
[06/03 23:31:28    200s] Severity  ID               Count  Summary                                  
[06/03 23:31:28    200s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[06/03 23:31:28    200s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/03 23:31:28    200s] WARNING   IMPESI-3086         12  The cell '%s' does not have characterize...
[06/03 23:31:28    200s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/03 23:31:28    200s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/03 23:31:28    200s] WARNING   TA-112              20  A timing loop was found in the design. T...
[06/03 23:31:28    200s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[06/03 23:31:28    200s] *** Message Summary: 41 warning(s), 0 error(s)
[06/03 23:31:28    200s] 
[06/03 23:31:28    200s] *** placeDesign #1 [finish] : cpu/real = 0:02:06.4/0:00:50.9 (2.5), totSession cpu/real = 0:03:20.9/0:08:14.8 (0.4), mem = 2686.4M
[06/03 23:31:28    200s] 
[06/03 23:31:28    200s] =============================================================================================
[06/03 23:31:28    200s]  Final TAT Report for placeDesign #1                                            21.13-s100_1
[06/03 23:31:28    200s] =============================================================================================
[06/03 23:31:28    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:31:28    200s] ---------------------------------------------------------------------------------------------
[06/03 23:31:28    200s] [ ViewPruning            ]      1   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:02.9    3.3
[06/03 23:31:28    200s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/03 23:31:28    200s] [ FullDelayCalc          ]      6   0:00:11.9  (  23.4 % )     0:00:11.9 /  0:00:18.7    1.6
[06/03 23:31:28    200s] [ MISC                   ]          0:00:38.1  (  74.8 % )     0:00:38.1 /  0:01:44.7    2.8
[06/03 23:31:28    200s] ---------------------------------------------------------------------------------------------
[06/03 23:31:28    200s]  placeDesign #1 TOTAL               0:00:50.9  ( 100.0 % )     0:00:50.9 /  0:02:06.4    2.5
[06/03 23:31:28    200s] ---------------------------------------------------------------------------------------------
[06/03 23:31:28    200s] 
[06/03 23:31:49    202s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/03 23:31:49    202s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[06/03 23:31:49    202s] AAE DB initialization (MEM=2688.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/03 23:31:49    202s] #optDebug: fT-S <1 1 0 0 0>
[06/03 23:31:49    202s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/03 23:31:49    202s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/03 23:31:49    202s] *** timeDesign #1 [begin] : totSession cpu/real = 0:03:22.7/0:08:35.6 (0.4), mem = 2688.9M
[06/03 23:31:49    202s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2675.9M, EPOCH TIME: 1717428709.504702
[06/03 23:31:49    202s] All LLGs are deleted
[06/03 23:31:49    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2675.9M, EPOCH TIME: 1717428709.504872
[06/03 23:31:49    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2675.9M, EPOCH TIME: 1717428709.505000
[06/03 23:31:49    202s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2675.9M, EPOCH TIME: 1717428709.505156
[06/03 23:31:49    202s] Start to check current routing status for nets...
[06/03 23:31:49    202s] **WARN: (IMPTR-2325):	There are 4 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[06/03 23:31:49    202s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[06/03 23:31:49    202s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[06/03 23:31:49    202s] Type 'man IMPTR-2325' for more detail.
[06/03 23:31:49    202s] All nets are already routed correctly.
[06/03 23:31:49    202s] End to check current routing status for nets (mem=2675.9M)
[06/03 23:31:49    202s] Extraction called for design 'CHIP' of instances=12423 and nets=12500 using extraction engine 'preRoute' .
[06/03 23:31:49    202s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:31:49    202s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:31:49    202s] PreRoute RC Extraction called for design CHIP.
[06/03 23:31:49    202s] RC Extraction called in multi-corner(2) mode.
[06/03 23:31:49    202s] RCMode: PreRoute
[06/03 23:31:49    202s]       RC Corner Indexes            0       1   
[06/03 23:31:49    202s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:31:49    202s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:31:49    202s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:31:49    202s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:31:49    202s] Shrink Factor                : 1.00000
[06/03 23:31:49    202s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:31:49    202s] Using capacitance table file ...
[06/03 23:31:49    202s] 
[06/03 23:31:49    202s] Trim Metal Layers:
[06/03 23:31:49    202s] LayerId::1 widthSet size::4
[06/03 23:31:49    202s] LayerId::2 widthSet size::4
[06/03 23:31:49    202s] LayerId::3 widthSet size::4
[06/03 23:31:49    202s] LayerId::4 widthSet size::4
[06/03 23:31:49    202s] LayerId::5 widthSet size::4
[06/03 23:31:49    202s] LayerId::6 widthSet size::2
[06/03 23:31:49    202s] Updating RC grid for preRoute extraction ...
[06/03 23:31:49    202s] eee: pegSigSF::1.070000
[06/03 23:31:49    202s] Initializing multi-corner capacitance tables ... 
[06/03 23:31:49    202s] Initializing multi-corner resistance tables ...
[06/03 23:31:49    203s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:31:49    203s] eee: l::2 avDens::0.145946 usedTrk::4585.922912 availTrk::31421.969568 sigTrk::4585.922912
[06/03 23:31:49    203s] eee: l::3 avDens::0.119695 usedTrk::4204.669589 availTrk::35128.082895 sigTrk::4204.669589
[06/03 23:31:49    203s] eee: l::4 avDens::0.069392 usedTrk::1989.706351 availTrk::28673.604550 sigTrk::1989.706351
[06/03 23:31:49    203s] eee: l::5 avDens::0.121512 usedTrk::1389.601389 availTrk::11435.920810 sigTrk::1389.601389
[06/03 23:31:49    203s] eee: l::6 avDens::0.034809 usedTrk::2.122222 availTrk::60.967742 sigTrk::2.122222
[06/03 23:31:49    203s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:31:49    203s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251046 ; uaWl: 1.000000 ; uaWlH: 0.067483 ; aWlH: 0.000000 ; Pmax: 0.815100 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/03 23:31:49    203s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2675.938M)
[06/03 23:31:49    203s] Effort level <high> specified for reg2reg path_group
[06/03 23:31:50    204s] All LLGs are deleted
[06/03 23:31:50    204s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2766.9M, EPOCH TIME: 1717428710.247996
[06/03 23:31:50    204s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2766.9M, EPOCH TIME: 1717428710.248497
[06/03 23:31:50    204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2766.9M, EPOCH TIME: 1717428710.253537
[06/03 23:31:50    204s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2894.9M, EPOCH TIME: 1717428710.258275
[06/03 23:31:50    204s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2894.9M, EPOCH TIME: 1717428710.272207
[06/03 23:31:50    204s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:2894.9M, EPOCH TIME: 1717428710.281455
[06/03 23:31:50    204s] Fast DP-INIT is on for default
[06/03 23:31:50    204s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.029, MEM:2894.9M, EPOCH TIME: 1717428710.287217
[06/03 23:31:50    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.040, MEM:2766.9M, EPOCH TIME: 1717428710.293578
[06/03 23:31:50    204s] All LLGs are deleted
[06/03 23:31:50    204s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2766.9M, EPOCH TIME: 1717428710.308718
[06/03 23:31:50    204s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2766.9M, EPOCH TIME: 1717428710.309126
[06/03 23:31:50    204s] Starting delay calculation for Setup views
[06/03 23:31:50    204s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:31:50    204s] #################################################################################
[06/03 23:31:50    204s] # Design Stage: PreRoute
[06/03 23:31:50    204s] # Design Name: CHIP
[06/03 23:31:50    204s] # Design Mode: 90nm
[06/03 23:31:50    204s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:31:50    204s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:31:50    204s] # Signoff Settings: SI Off 
[06/03 23:31:50    204s] #################################################################################
[06/03 23:31:50    205s] Topological Sorting (REAL = 0:00:00.0, MEM = 2764.9M, InitMEM = 2764.9M)
[06/03 23:31:50    205s] Calculate delays in BcWc mode...
[06/03 23:31:50    205s] Calculate delays in BcWc mode...
[06/03 23:31:50    205s] Start delay calculation (fullDC) (8 T). (MEM=2764.85)
[06/03 23:31:50    205s] AAE_INFO: Cdb files are: 
[06/03 23:31:50    205s]  	celtic/u18_ss.cdb
[06/03 23:31:50    205s] 	celtic/u18_ff.cdb
[06/03 23:31:50    205s]  
[06/03 23:31:50    205s] Start AAE Lib Loading. (MEM=2776.46)
[06/03 23:31:52    206s] End AAE Lib Loading. (MEM=2856.16 CPU=0:00:01.5 Real=0:00:02.0)
[06/03 23:31:52    206s] End AAE Lib Interpolated Model. (MEM=2856.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:52    208s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:52    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:53    208s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:53    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:53    208s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:31:53    208s] Type 'man IMPESI-3086' for more detail.
[06/03 23:31:53    213s] Total number of fetched objects 12435
[06/03 23:31:53    214s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/03 23:31:53    214s] End delay calculation. (MEM=3279.26 CPU=0:00:06.0 REAL=0:00:01.0)
[06/03 23:31:55    214s] End delay calculation (fullDC). (MEM=3119.87 CPU=0:00:09.1 REAL=0:00:05.0)
[06/03 23:31:55    214s] *** CDM Built up (cpu=0:00:09.3  real=0:00:05.0  mem= 3119.9M) ***
[06/03 23:31:55    215s] *** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:05.0 totSessionCpu=0:03:36 mem=3119.9M)
[06/03 23:31:58    218s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.308  | -0.461  | -2.308  |
|           TNS (ns):|-264.050 | -10.065 |-253.985 |
|    Violating Paths:|   205   |   51    |   154   |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |  -25.830   |     22 (22)      |
|   max_tran     |     4 (444)      |   -2.200   |     19 (474)     |
|   max_fanout   |    176 (176)     |   -2897    |    177 (177)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:31:58    218s] Density: 47.915%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[06/03 23:31:58    218s] Total CPU time: 15.54 sec
[06/03 23:31:58    218s] Total Real time: 9.0 sec
[06/03 23:31:58    218s] Total Memory Usage: 2857.09375 Mbytes
[06/03 23:31:58    218s] Info: pop threads available for lower-level modules during optimization.
[06/03 23:31:58    218s] *** timeDesign #1 [finish] : cpu/real = 0:00:15.4/0:00:09.6 (1.6), totSession cpu/real = 0:03:38.2/0:08:45.3 (0.4), mem = 2857.1M
[06/03 23:31:58    218s] 
[06/03 23:31:58    218s] =============================================================================================
[06/03 23:31:58    218s]  Final TAT Report for timeDesign #1                                             21.13-s100_1
[06/03 23:31:58    218s] =============================================================================================
[06/03 23:31:58    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:31:58    218s] ---------------------------------------------------------------------------------------------
[06/03 23:31:58    218s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:31:58    218s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:08.6 /  0:00:13.3    1.5
[06/03 23:31:58    218s] [ DrvReport              ]      1   0:00:02.8  (  29.3 % )     0:00:02.8 /  0:00:01.3    0.4
[06/03 23:31:58    218s] [ ExtractRC              ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 23:31:58    218s] [ TimingUpdate           ]      1   0:00:00.2  (   2.3 % )     0:00:05.0 /  0:00:10.9    2.2
[06/03 23:31:58    218s] [ FullDelayCalc          ]      1   0:00:04.8  (  49.9 % )     0:00:04.8 /  0:00:09.5    2.0
[06/03 23:31:58    218s] [ TimingReport           ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.5    3.9
[06/03 23:31:58    218s] [ GenerateReports        ]      1   0:00:00.5  (   5.7 % )     0:00:00.5 /  0:00:00.5    1.0
[06/03 23:31:58    218s] [ MISC                   ]          0:00:00.8  (   8.2 % )     0:00:00.8 /  0:00:01.9    2.5
[06/03 23:31:58    218s] ---------------------------------------------------------------------------------------------
[06/03 23:31:58    218s]  timeDesign #1 TOTAL                0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:15.4    1.6
[06/03 23:31:58    218s] ---------------------------------------------------------------------------------------------
[06/03 23:31:58    218s] 
[06/03 23:32:15    219s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[06/03 23:32:15    219s] <CMD> optDesign -preCTS
[06/03 23:32:15    219s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1905.0M, totSessionCpu=0:03:39 **
[06/03 23:32:15    219s] Executing: place_opt_design -opt
[06/03 23:32:15    219s] **INFO: User settings:
[06/03 23:32:15    219s] setExtractRCMode -engine                            preRoute
[06/03 23:32:15    219s] setUsefulSkewMode -maxAllowedDelay                  1
[06/03 23:32:15    219s] setUsefulSkewMode -noBoundary                       false
[06/03 23:32:15    219s] setDelayCalMode -enable_high_fanout                 true
[06/03 23:32:15    219s] setDelayCalMode -engine                             aae
[06/03 23:32:15    219s] setDelayCalMode -ignoreNetLoad                      false
[06/03 23:32:15    219s] setDelayCalMode -socv_accuracy_mode                 low
[06/03 23:32:15    219s] setOptMode -fixCap                                  true
[06/03 23:32:15    219s] setOptMode -fixFanoutLoad                           true
[06/03 23:32:15    219s] setOptMode -fixTran                                 true
[06/03 23:32:15    219s] setPlaceMode -place_design_floorplan_mode           false
[06/03 23:32:15    219s] setPlaceMode -place_detail_check_route              false
[06/03 23:32:15    219s] setPlaceMode -place_detail_preserve_routing         true
[06/03 23:32:15    219s] setPlaceMode -place_detail_remove_affected_routing  false
[06/03 23:32:15    219s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/03 23:32:15    219s] setPlaceMode -place_global_clock_gate_aware         true
[06/03 23:32:15    219s] setPlaceMode -place_global_cong_effort              auto
[06/03 23:32:15    219s] setPlaceMode -place_global_ignore_scan              true
[06/03 23:32:15    219s] setPlaceMode -place_global_ignore_spare             false
[06/03 23:32:15    219s] setPlaceMode -place_global_max_density              0.6
[06/03 23:32:15    219s] setPlaceMode -place_global_module_aware_spare       false
[06/03 23:32:15    219s] setPlaceMode -place_global_place_io_pins            false
[06/03 23:32:15    219s] setPlaceMode -place_global_reorder_scan             true
[06/03 23:32:15    219s] setPlaceMode -powerDriven                           false
[06/03 23:32:15    219s] setPlaceMode -timingDriven                          true
[06/03 23:32:15    219s] setAnalysisMode -analysisType                       bcwc
[06/03 23:32:15    219s] setAnalysisMode -checkType                          setup
[06/03 23:32:15    219s] setAnalysisMode -clkSrcPath                         true
[06/03 23:32:15    219s] setAnalysisMode -clockPropagation                   forcedIdeal
[06/03 23:32:15    219s] setAnalysisMode -virtualIPO                         false
[06/03 23:32:15    219s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/03 23:32:15    219s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/03 23:32:15    219s] 
[06/03 23:32:15    219s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:03:39.3/0:09:01.6 (0.4), mem = 2857.2M
[06/03 23:32:15    219s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/03 23:32:15    219s] *** Starting GigaPlace ***
[06/03 23:32:15    219s] #optDebug: fT-E <X 2 3 1 0>
[06/03 23:32:15    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:2857.2M, EPOCH TIME: 1717428735.323723
[06/03 23:32:15    219s] z: 2, totalTracks: 1
[06/03 23:32:15    219s] z: 4, totalTracks: 1
[06/03 23:32:15    219s] z: 6, totalTracks: 1
[06/03 23:32:15    219s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:32:15    219s] All LLGs are deleted
[06/03 23:32:15    219s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2857.2M, EPOCH TIME: 1717428735.340289
[06/03 23:32:15    219s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2856.1M, EPOCH TIME: 1717428735.340880
[06/03 23:32:15    219s] # Building CHIP llgBox search-tree.
[06/03 23:32:15    219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2856.1M, EPOCH TIME: 1717428735.345407
[06/03 23:32:15    219s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2984.2M, EPOCH TIME: 1717428735.353260
[06/03 23:32:15    219s] Core basic site is core_5040
[06/03 23:32:15    219s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2984.2M, EPOCH TIME: 1717428735.366754
[06/03 23:32:15    219s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.008, MEM:2985.6M, EPOCH TIME: 1717428735.375127
[06/03 23:32:15    219s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/03 23:32:15    219s] SiteArray: use 1,105,920 bytes
[06/03 23:32:15    219s] SiteArray: current memory after site array memory allocation 2986.7M
[06/03 23:32:15    219s] SiteArray: FP blocked sites are writable
[06/03 23:32:15    219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:32:15    219s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2954.7M, EPOCH TIME: 1717428735.383729
[06/03 23:32:15    219s] Process 1633 wires and vias for routing blockage analysis
[06/03 23:32:15    219s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:2986.7M, EPOCH TIME: 1717428735.391346
[06/03 23:32:15    219s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.040, MEM:2986.7M, EPOCH TIME: 1717428735.393333
[06/03 23:32:15    219s] 
[06/03 23:32:15    219s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:32:15    219s] OPERPROF:     Starting CMU at level 3, MEM:2986.7M, EPOCH TIME: 1717428735.397521
[06/03 23:32:15    219s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2988.7M, EPOCH TIME: 1717428735.404774
[06/03 23:32:15    219s] 
[06/03 23:32:15    219s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:32:15    219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.065, MEM:2860.7M, EPOCH TIME: 1717428735.410469
[06/03 23:32:15    219s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2860.7M, EPOCH TIME: 1717428735.410602
[06/03 23:32:15    219s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:2860.7M, EPOCH TIME: 1717428735.414568
[06/03 23:32:15    219s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2860.7MB).
[06/03 23:32:15    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.102, MEM:2860.7M, EPOCH TIME: 1717428735.425946
[06/03 23:32:15    219s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2860.7M, EPOCH TIME: 1717428735.426055
[06/03 23:32:15    219s] All LLGs are deleted
[06/03 23:32:15    219s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2860.7M, EPOCH TIME: 1717428735.442354
[06/03 23:32:15    219s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:2860.7M, EPOCH TIME: 1717428735.444799
[06/03 23:32:15    219s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.022, MEM:2860.7M, EPOCH TIME: 1717428735.447719
[06/03 23:32:15    219s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:03:39.5/0:09:01.7 (0.4), mem = 2860.7M
[06/03 23:32:15    219s] VSMManager cleared!
[06/03 23:32:15    219s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:39.5/0:09:01.7 (0.4), mem = 2860.7M
[06/03 23:32:15    219s] 
[06/03 23:32:15    219s] =============================================================================================
[06/03 23:32:15    219s]  Step TAT Report for GlobalPlace #1                                             21.13-s100_1
[06/03 23:32:15    219s] =============================================================================================
[06/03 23:32:15    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:32:15    219s] ---------------------------------------------------------------------------------------------
[06/03 23:32:15    219s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:15    219s] ---------------------------------------------------------------------------------------------
[06/03 23:32:15    219s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:15    219s] ---------------------------------------------------------------------------------------------
[06/03 23:32:15    219s] 
[06/03 23:32:15    219s] Enable CTE adjustment.
[06/03 23:32:15    219s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1907.8M, totSessionCpu=0:03:39 **
[06/03 23:32:15    219s] Info: 8 threads available for lower-level modules during optimization.
[06/03 23:32:15    219s] GigaOpt running with 8 threads.
[06/03 23:32:15    219s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/03 23:32:15    219s] *** InitOpt #1 [begin] : totSession cpu/real = 0:03:39.5/0:09:01.8 (0.4), mem = 2860.7M
[06/03 23:32:15    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:2860.7M, EPOCH TIME: 1717428735.497655
[06/03 23:32:15    219s] z: 2, totalTracks: 1
[06/03 23:32:15    219s] z: 4, totalTracks: 1
[06/03 23:32:15    219s] z: 6, totalTracks: 1
[06/03 23:32:15    219s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:32:15    219s] All LLGs are deleted
[06/03 23:32:15    219s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2860.7M, EPOCH TIME: 1717428735.507451
[06/03 23:32:15    219s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2860.7M, EPOCH TIME: 1717428735.507866
[06/03 23:32:15    219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2860.7M, EPOCH TIME: 1717428735.512016
[06/03 23:32:15    219s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2956.7M, EPOCH TIME: 1717428735.516262
[06/03 23:32:15    219s] Core basic site is core_5040
[06/03 23:32:15    219s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2956.7M, EPOCH TIME: 1717428735.528633
[06/03 23:32:15    219s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.009, MEM:2988.7M, EPOCH TIME: 1717428735.537218
[06/03 23:32:15    219s] Fast DP-INIT is on for default
[06/03 23:32:15    219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:32:15    219s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.026, MEM:2988.7M, EPOCH TIME: 1717428735.542379
[06/03 23:32:15    219s] 
[06/03 23:32:15    219s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:32:15    219s] OPERPROF:     Starting CMU at level 3, MEM:2988.7M, EPOCH TIME: 1717428735.546334
[06/03 23:32:15    219s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2988.7M, EPOCH TIME: 1717428735.547890
[06/03 23:32:15    219s] 
[06/03 23:32:15    219s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:32:15    219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.039, MEM:2860.7M, EPOCH TIME: 1717428735.551242
[06/03 23:32:15    219s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2860.7M, EPOCH TIME: 1717428735.551368
[06/03 23:32:15    219s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:2860.7M, EPOCH TIME: 1717428735.555333
[06/03 23:32:15    219s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2860.7MB).
[06/03 23:32:15    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.069, MEM:2860.7M, EPOCH TIME: 1717428735.566399
[06/03 23:32:15    219s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2860.7M, EPOCH TIME: 1717428735.566647
[06/03 23:32:15    219s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.017, MEM:2860.7M, EPOCH TIME: 1717428735.583565
[06/03 23:32:15    219s] 
[06/03 23:32:15    219s] Creating Lib Analyzer ...
[06/03 23:32:15    219s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:32:15    219s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:32:15    219s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:32:15    219s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:32:15    219s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:32:15    219s] 
[06/03 23:32:15    219s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:32:20    225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=2866.7M
[06/03 23:32:20    225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=2866.7M
[06/03 23:32:20    225s] Creating Lib Analyzer, finished. 
[06/03 23:32:21    225s] #optDebug: fT-S <1 2 3 1 0>
[06/03 23:32:21    225s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/03 23:32:21    225s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/03 23:32:21    225s] 			Cell ZMA2GSD is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell ZMA2GSD is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell ZMA2GSC is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell ZMA2GSC is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell YA2GSD is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell YA2GSD is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell YA2GSC is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell YA2GSC is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell XMD is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell XMD is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell XMC is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell XMC is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell PUI is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell PUI is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell PDIX is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell PDIX is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell PDI is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell PDI is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell BHD1 is dont_touch but not dont_use
[06/03 23:32:21    225s] 			Cell BHD1 is dont_touch but not dont_use
[06/03 23:32:21    225s] 	...
[06/03 23:32:21    225s] 	Reporting only the 20 first cells found...
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1915.1M, totSessionCpu=0:03:45 **
[06/03 23:32:21    225s] *** optDesign -preCTS ***
[06/03 23:32:21    225s] DRC Margin: user margin 0.0; extra margin 0.2
[06/03 23:32:21    225s] Setup Target Slack: user slack 0; extra slack 0.0
[06/03 23:32:21    225s] Hold Target Slack: user slack 0
[06/03 23:32:21    225s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2869.7M, EPOCH TIME: 1717428741.142342
[06/03 23:32:21    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2870.7M, EPOCH TIME: 1717428741.175207
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:32:21    225s] Deleting Lib Analyzer.
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] TimeStamp Deleting Cell Server End ...
[06/03 23:32:21    225s] Multi-VT timing optimization disabled based on library information.
[06/03 23:32:21    225s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:32:21    225s] Summary for sequential cells identification: 
[06/03 23:32:21    225s]   Identified SBFF number: 42
[06/03 23:32:21    225s]   Identified MBFF number: 0
[06/03 23:32:21    225s]   Identified SB Latch number: 0
[06/03 23:32:21    225s]   Identified MB Latch number: 0
[06/03 23:32:21    225s]   Not identified SBFF number: 10
[06/03 23:32:21    225s]   Not identified MBFF number: 0
[06/03 23:32:21    225s]   Not identified SB Latch number: 0
[06/03 23:32:21    225s]   Not identified MB Latch number: 0
[06/03 23:32:21    225s]   Number of sequential cells which are not FFs: 27
[06/03 23:32:21    225s]  Visiting view : av_func_mode_max
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:32:21    225s]  Visiting view : av_scan_mode_max
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:32:21    225s]  Visiting view : av_func_mode_min
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:32:21    225s]  Visiting view : av_scan_mode_min
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:32:21    225s] TLC MultiMap info (StdDelay):
[06/03 23:32:21    225s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:32:21    225s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:32:21    225s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:32:21    225s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:32:21    225s]  Setting StdDelay to: 53.9ps
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] TimeStamp Deleting Cell Server End ...
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] Creating Lib Analyzer ...
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:32:21    225s] Summary for sequential cells identification: 
[06/03 23:32:21    225s]   Identified SBFF number: 42
[06/03 23:32:21    225s]   Identified MBFF number: 0
[06/03 23:32:21    225s]   Identified SB Latch number: 0
[06/03 23:32:21    225s]   Identified MB Latch number: 0
[06/03 23:32:21    225s]   Not identified SBFF number: 10
[06/03 23:32:21    225s]   Not identified MBFF number: 0
[06/03 23:32:21    225s]   Not identified SB Latch number: 0
[06/03 23:32:21    225s]   Not identified MB Latch number: 0
[06/03 23:32:21    225s]   Number of sequential cells which are not FFs: 27
[06/03 23:32:21    225s]  Visiting view : av_func_mode_max
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:32:21    225s]  Visiting view : av_scan_mode_max
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:32:21    225s]  Visiting view : av_func_mode_min
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:32:21    225s]  Visiting view : av_scan_mode_min
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:32:21    225s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:32:21    225s] TLC MultiMap info (StdDelay):
[06/03 23:32:21    225s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:32:21    225s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:32:21    225s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:32:21    225s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:32:21    225s]  Setting StdDelay to: 53.9ps
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:32:21    225s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:32:21    225s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:32:21    225s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:32:21    225s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:32:21    225s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:32:21    225s] 
[06/03 23:32:21    225s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:32:25    229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:50 mem=2870.7M
[06/03 23:32:25    229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:50 mem=2870.7M
[06/03 23:32:25    229s] Creating Lib Analyzer, finished. 
[06/03 23:32:25    229s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2870.7M, EPOCH TIME: 1717428745.768103
[06/03 23:32:25    229s] All LLGs are deleted
[06/03 23:32:25    229s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2870.7M, EPOCH TIME: 1717428745.768238
[06/03 23:32:25    229s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2870.7M, EPOCH TIME: 1717428745.768416
[06/03 23:32:25    229s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2870.7M, EPOCH TIME: 1717428745.769040
[06/03 23:32:25    229s] ### Creating LA Mngr. totSessionCpu=0:03:50 mem=2870.7M
[06/03 23:32:25    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:50 mem=2870.7M
[06/03 23:32:25    229s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2870.69 MB )
[06/03 23:32:25    229s] (I)      ==================== Layers =====================
[06/03 23:32:25    229s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:32:25    229s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:32:25    229s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:32:25    229s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:32:25    229s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:32:25    229s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:32:25    229s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:32:25    229s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:32:25    229s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:32:25    229s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:32:25    229s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:32:25    229s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:32:25    229s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:32:25    229s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:32:25    229s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:32:25    229s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:32:25    229s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:32:25    229s] (I)      Started Import and model ( Curr Mem: 2870.69 MB )
[06/03 23:32:25    229s] (I)      Default pattern map key = CHIP_default.
[06/03 23:32:25    230s] (I)      Number of ignored instance 0
[06/03 23:32:25    230s] (I)      Number of inbound cells 39
[06/03 23:32:25    230s] (I)      Number of opened ILM blockages 0
[06/03 23:32:25    230s] (I)      Number of instances temporarily fixed by detailed placement 39
[06/03 23:32:25    230s] (I)      numMoveCells=12093, numMacros=330  numPads=27  numMultiRowHeightInsts=0
[06/03 23:32:25    230s] (I)      cell height: 5040, count: 12093
[06/03 23:32:25    230s] (I)      Number of nets = 12318 ( 1 ignored )
[06/03 23:32:25    230s] (I)      Read rows... (mem=2877.1M)
[06/03 23:32:25    230s] (I)      rowRegion is not equal to core box, resetting core box
[06/03 23:32:25    230s] (I)      rowRegion : (220100, 220200) - (1129640, 1127400)
[06/03 23:32:25    230s] (I)      coreBox   : (220100, 220200) - (1129640, 1129960)
[06/03 23:32:25    230s] (I)      Done Read rows (cpu=0.000s, mem=2877.1M)
[06/03 23:32:25    230s] (I)      Identified Clock instances: Flop 2903, Clock buffer/inverter 0, Gate 0, Logic 1
[06/03 23:32:25    230s] (I)      Read module constraints... (mem=2877.1M)
[06/03 23:32:25    230s] (I)      Done Read module constraints (cpu=0.000s, mem=2877.1M)
[06/03 23:32:25    230s] (I)      == Non-default Options ==
[06/03 23:32:25    230s] (I)      Maximum routing layer                              : 6
[06/03 23:32:25    230s] (I)      Buffering-aware routing                            : true
[06/03 23:32:25    230s] (I)      Spread congestion away from blockages              : true
[06/03 23:32:25    230s] (I)      Number of threads                                  : 8
[06/03 23:32:25    230s] (I)      Overflow penalty cost                              : 10
[06/03 23:32:25    230s] (I)      Punch through distance                             : 4642.740000
[06/03 23:32:25    230s] (I)      Source-to-sink ratio                               : 0.300000
[06/03 23:32:25    230s] (I)      Method to set GCell size                           : row
[06/03 23:32:25    230s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:32:25    230s] (I)      Use row-based GCell size
[06/03 23:32:25    230s] (I)      Use row-based GCell align
[06/03 23:32:25    230s] (I)      layer 0 area = 176400
[06/03 23:32:25    230s] (I)      layer 1 area = 194000
[06/03 23:32:25    230s] (I)      layer 2 area = 194000
[06/03 23:32:25    230s] (I)      layer 3 area = 194000
[06/03 23:32:25    230s] (I)      layer 4 area = 194000
[06/03 23:32:25    230s] (I)      layer 5 area = 9000000
[06/03 23:32:25    230s] (I)      GCell unit size   : 5040
[06/03 23:32:25    230s] (I)      GCell multiplier  : 1
[06/03 23:32:25    230s] (I)      GCell row height  : 5040
[06/03 23:32:25    230s] (I)      Actual row height : 5040
[06/03 23:32:25    230s] (I)      GCell align ref   : 220100 220200
[06/03 23:32:25    230s] [NR-eGR] Track table information for default rule: 
[06/03 23:32:25    230s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:32:25    230s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:32:25    230s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:32:25    230s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:32:25    230s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:32:25    230s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:32:25    230s] (I)      =================== Default via ====================
[06/03 23:32:25    230s] (I)      +---+------------------+---------------------------+
[06/03 23:32:25    230s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:32:25    230s] (I)      +---+------------------+---------------------------+
[06/03 23:32:25    230s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:32:25    230s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:32:25    230s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:32:25    230s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:32:25    230s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:32:25    230s] (I)      +---+------------------+---------------------------+
[06/03 23:32:25    230s] [NR-eGR] Read 32964 PG shapes
[06/03 23:32:25    230s] [NR-eGR] Read 0 clock shapes
[06/03 23:32:25    230s] [NR-eGR] Read 0 other shapes
[06/03 23:32:25    230s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:32:25    230s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:32:25    230s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:32:25    230s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:32:25    230s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:32:25    230s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:32:25    230s] [NR-eGR] #Other Blockages    : 0
[06/03 23:32:25    230s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:32:25    230s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:32:25    230s] [NR-eGR] Read 12318 nets ( ignored 0 )
[06/03 23:32:25    230s] (I)      early_global_route_priority property id does not exist.
[06/03 23:32:25    230s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:32:25    230s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:32:25    230s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:32:25    230s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:32:25    230s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:32:25    230s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:32:25    230s] (I)      Number of ignored nets                =      0
[06/03 23:32:25    230s] (I)      Number of connected nets              =      0
[06/03 23:32:25    230s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:32:25    230s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:32:25    230s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:32:25    230s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:32:25    230s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:32:25    230s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:32:25    230s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:32:25    230s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:32:25    230s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:32:25    230s] (I)      Constructing bin map
[06/03 23:32:25    230s] (I)      Initialize bin information with width=10080 height=10080
[06/03 23:32:25    230s] (I)      Done constructing bin map
[06/03 23:32:25    230s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:32:25    230s] (I)      Ndr track 0 does not exist
[06/03 23:32:25    230s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:32:25    230s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:32:25    230s] (I)      Core area           : (220100, 220200) - (1129640, 1127400)
[06/03 23:32:25    230s] (I)      Site width          :   620  (dbu)
[06/03 23:32:25    230s] (I)      Row height          :  5040  (dbu)
[06/03 23:32:25    230s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:32:25    230s] (I)      GCell width         :  5040  (dbu)
[06/03 23:32:25    230s] (I)      GCell height        :  5040  (dbu)
[06/03 23:32:25    230s] (I)      Grid                :   268   268     6
[06/03 23:32:25    230s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:32:25    230s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:32:25    230s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:32:25    230s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:32:25    230s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:32:25    230s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:32:25    230s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:32:25    230s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:32:25    230s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:32:25    230s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:32:25    230s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:32:25    230s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:32:25    230s] (I)      --------------------------------------------------------
[06/03 23:32:25    230s] 
[06/03 23:32:25    230s] [NR-eGR] ============ Routing rule table ============
[06/03 23:32:25    230s] [NR-eGR] Rule id: 0  Nets: 12314
[06/03 23:32:25    230s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:32:25    230s] (I)                    Layer    2    3    4    5     6 
[06/03 23:32:25    230s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:32:25    230s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:32:25    230s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:32:25    230s] [NR-eGR] ========================================
[06/03 23:32:25    230s] [NR-eGR] 
[06/03 23:32:25    230s] (I)      =============== Blocked Tracks ===============
[06/03 23:32:25    230s] (I)      +-------+---------+----------+---------------+
[06/03 23:32:25    230s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:32:25    230s] (I)      +-------+---------+----------+---------------+
[06/03 23:32:25    230s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:32:25    230s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:32:25    230s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:32:25    230s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:32:25    230s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:32:25    230s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:32:25    230s] (I)      +-------+---------+----------+---------------+
[06/03 23:32:25    230s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2887.92 MB )
[06/03 23:32:25    230s] (I)      Reset routing kernel
[06/03 23:32:25    230s] (I)      Started Global Routing ( Curr Mem: 2887.92 MB )
[06/03 23:32:25    230s] (I)      totalPins=41193  totalGlobalPin=40046 (97.22%)
[06/03 23:32:25    230s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:32:26    230s] (I)      #blocked areas for congestion spreading : 21
[06/03 23:32:26    230s] [NR-eGR] Layer group 1: route 12314 net(s) in layer range [2, 6]
[06/03 23:32:26    230s] (I)      
[06/03 23:32:26    230s] (I)      ============  Phase 1a Route ============
[06/03 23:32:26    230s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[06/03 23:32:26    230s] (I)      Usage: 92326 = (41837 H, 50489 V) = (5.60% H, 6.74% V) = (2.109e+05um H, 2.545e+05um V)
[06/03 23:32:26    230s] (I)      
[06/03 23:32:26    230s] (I)      ============  Phase 1b Route ============
[06/03 23:32:26    230s] (I)      Usage: 92326 = (41837 H, 50489 V) = (5.60% H, 6.74% V) = (2.109e+05um H, 2.545e+05um V)
[06/03 23:32:26    230s] (I)      Overflow of layer group 1: 0.03% H + 0.05% V. EstWL: 4.653230e+05um
[06/03 23:32:26    230s] (I)      Congestion metric : 0.03%H 0.05%V, 0.08%HV
[06/03 23:32:26    230s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:32:26    230s] (I)      
[06/03 23:32:26    230s] (I)      ============  Phase 1c Route ============
[06/03 23:32:26    230s] (I)      Level2 Grid: 54 x 54
[06/03 23:32:26    230s] (I)      Usage: 92326 = (41837 H, 50489 V) = (5.60% H, 6.74% V) = (2.109e+05um H, 2.545e+05um V)
[06/03 23:32:26    230s] (I)      
[06/03 23:32:26    230s] (I)      ============  Phase 1d Route ============
[06/03 23:32:26    230s] (I)      Usage: 92331 = (41842 H, 50489 V) = (5.60% H, 6.74% V) = (2.109e+05um H, 2.545e+05um V)
[06/03 23:32:26    230s] (I)      
[06/03 23:32:26    230s] (I)      ============  Phase 1e Route ============
[06/03 23:32:26    230s] (I)      Usage: 92331 = (41842 H, 50489 V) = (5.60% H, 6.74% V) = (2.109e+05um H, 2.545e+05um V)
[06/03 23:32:26    230s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.05% V. EstWL: 4.653482e+05um
[06/03 23:32:26    230s] (I)      
[06/03 23:32:26    230s] (I)      ============  Phase 1l Route ============
[06/03 23:32:26    230s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:32:26    230s] (I)      Layer  2:     348453     58879         4      214167      367514    (36.82%) 
[06/03 23:32:26    230s] (I)      Layer  3:     393045     41173         0      237114      406890    (36.82%) 
[06/03 23:32:26    230s] (I)      Layer  4:     310785      6008         0      260999      320682    (44.87%) 
[06/03 23:32:26    230s] (I)      Layer  5:     351804       621         0      284139      359865    (44.12%) 
[06/03 23:32:26    230s] (I)      Layer  6:      90776        13         0       54123       91297    (37.22%) 
[06/03 23:32:26    230s] (I)      Total:       1494863    106694         4     1050541     1546247    (40.46%) 
[06/03 23:32:26    230s] (I)      
[06/03 23:32:26    230s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:32:26    230s] [NR-eGR]                        OverCon           OverCon            
[06/03 23:32:26    230s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/03 23:32:26    230s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/03 23:32:26    230s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:32:26    230s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:32:26    230s] [NR-eGR]  metal2 ( 2)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/03 23:32:26    230s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:32:26    230s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:32:26    230s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:32:26    230s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:32:26    230s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:32:26    230s] [NR-eGR]        Total         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:32:26    230s] [NR-eGR] 
[06/03 23:32:26    230s] (I)      Finished Global Routing ( CPU: 0.64 sec, Real: 0.24 sec, Curr Mem: 2898.93 MB )
[06/03 23:32:26    230s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:32:26    230s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:32:26    230s] (I)      ============= Track Assignment ============
[06/03 23:32:26    230s] (I)      Started Track Assignment (8T) ( Curr Mem: 2898.93 MB )
[06/03 23:32:26    230s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:32:26    230s] (I)      Run Multi-thread track assignment
[06/03 23:32:26    231s] (I)      Finished Track Assignment (8T) ( CPU: 0.47 sec, Real: 0.08 sec, Curr Mem: 2923.08 MB )
[06/03 23:32:26    231s] (I)      Started Export ( Curr Mem: 2923.08 MB )
[06/03 23:32:26    231s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:32:26    231s] [NR-eGR] ------------------------------------
[06/03 23:32:26    231s] [NR-eGR]  metal1  (1H)             0   41170 
[06/03 23:32:26    231s] [NR-eGR]  metal2  (2V)        233440   59915 
[06/03 23:32:26    231s] [NR-eGR]  metal3  (3H)        214287    1299 
[06/03 23:32:26    231s] [NR-eGR]  metal4  (4V)         30383      39 
[06/03 23:32:26    231s] [NR-eGR]  metal5  (5H)          3122       4 
[06/03 23:32:26    231s] [NR-eGR]  metal6  (6V)            64       0 
[06/03 23:32:26    231s] [NR-eGR] ------------------------------------
[06/03 23:32:26    231s] [NR-eGR]          Total       481296  102427 
[06/03 23:32:26    231s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:32:26    231s] [NR-eGR] Total half perimeter of net bounding box: 366583um
[06/03 23:32:26    231s] [NR-eGR] Total length: 481296um, number of vias: 102427
[06/03 23:32:26    231s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:32:26    231s] [NR-eGR] Total eGR-routed clock nets wire length: 34470um, number of vias: 8367
[06/03 23:32:26    231s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:32:26    231s] (I)      Finished Export ( CPU: 0.35 sec, Real: 0.25 sec, Curr Mem: 2908.47 MB )
[06/03 23:32:26    231s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.65 sec, Real: 0.77 sec, Curr Mem: 2817.47 MB )
[06/03 23:32:26    231s] (I)      ========================================== Runtime Summary ===========================================
[06/03 23:32:26    231s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[06/03 23:32:26    231s] (I)      ------------------------------------------------------------------------------------------------------
[06/03 23:32:26    231s] (I)       Early Global Route kernel                          100.00%  77.61 sec  78.37 sec  0.77 sec  1.65 sec 
[06/03 23:32:26    231s] (I)       +-Import and model                                  18.19%  77.61 sec  77.75 sec  0.14 sec  0.14 sec 
[06/03 23:32:26    231s] (I)       | +-Create place DB                                  7.03%  77.61 sec  77.66 sec  0.05 sec  0.06 sec 
[06/03 23:32:26    231s] (I)       | | +-Import place data                              6.99%  77.61 sec  77.66 sec  0.05 sec  0.06 sec 
[06/03 23:32:26    231s] (I)       | | | +-Read instances and placement                 2.24%  77.61 sec  77.63 sec  0.02 sec  0.02 sec 
[06/03 23:32:26    231s] (I)       | | | +-Read nets                                    4.04%  77.63 sec  77.66 sec  0.03 sec  0.03 sec 
[06/03 23:32:26    231s] (I)       | +-Create route DB                                  8.53%  77.66 sec  77.73 sec  0.07 sec  0.06 sec 
[06/03 23:32:26    231s] (I)       | | +-Import route data (8T)                         8.42%  77.67 sec  77.73 sec  0.06 sec  0.06 sec 
[06/03 23:32:26    231s] (I)       | | | +-Read blockages ( Layer 2-6 )                 1.52%  77.67 sec  77.68 sec  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Read routing blockages                     0.00%  77.67 sec  77.67 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Read instance blockages                    0.57%  77.67 sec  77.67 sec  0.00 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Read PG blockages                          0.69%  77.67 sec  77.68 sec  0.01 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Read clock blockages                       0.01%  77.68 sec  77.68 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Read other blockages                       0.01%  77.68 sec  77.68 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Read halo blockages                        0.02%  77.68 sec  77.68 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Read boundary cut boxes                    0.00%  77.68 sec  77.68 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | +-Read blackboxes                              0.01%  77.68 sec  77.68 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | +-Read prerouted                               0.10%  77.68 sec  77.68 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | +-Read unlegalized nets                        0.15%  77.68 sec  77.68 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | +-Read nets                                    0.81%  77.68 sec  77.69 sec  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       | | | +-Set up via pillars                           0.01%  77.69 sec  77.69 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | +-Initialize 3D grid graph                     0.19%  77.69 sec  77.69 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | +-Model blockage capacity                      4.39%  77.69 sec  77.73 sec  0.03 sec  0.03 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Initialize 3D capacity                     4.02%  77.69 sec  77.73 sec  0.03 sec  0.03 sec 
[06/03 23:32:26    231s] (I)       | +-Read aux data                                    0.49%  77.73 sec  77.73 sec  0.00 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       | +-Others data preparation                          0.20%  77.73 sec  77.74 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | +-Create route kernel                              1.50%  77.74 sec  77.75 sec  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       +-Global Routing                                    31.54%  77.75 sec  77.99 sec  0.24 sec  0.64 sec 
[06/03 23:32:26    231s] (I)       | +-Initialization                                   0.93%  77.75 sec  77.76 sec  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       | +-Net group 1                                     28.36%  77.76 sec  77.98 sec  0.22 sec  0.62 sec 
[06/03 23:32:26    231s] (I)       | | +-Generate topology (8T)                         2.69%  77.76 sec  77.78 sec  0.02 sec  0.04 sec 
[06/03 23:32:26    231s] (I)       | | +-Phase 1a                                       6.72%  77.80 sec  77.85 sec  0.05 sec  0.16 sec 
[06/03 23:32:26    231s] (I)       | | | +-Pattern routing (8T)                         4.93%  77.80 sec  77.84 sec  0.04 sec  0.15 sec 
[06/03 23:32:26    231s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.92%  77.84 sec  77.84 sec  0.01 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | +-Add via demand to 2D                         0.72%  77.84 sec  77.85 sec  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       | | +-Phase 1b                                       1.51%  77.85 sec  77.86 sec  0.01 sec  0.02 sec 
[06/03 23:32:26    231s] (I)       | | | +-Monotonic routing (8T)                       1.39%  77.85 sec  77.86 sec  0.01 sec  0.02 sec 
[06/03 23:32:26    231s] (I)       | | +-Phase 1c                                       1.17%  77.86 sec  77.87 sec  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       | | | +-Two level Routing                            1.13%  77.86 sec  77.87 sec  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Two Level Routing (Regular)                0.59%  77.86 sec  77.87 sec  0.00 sec  0.01 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Two Level Routing (Strong)                 0.15%  77.87 sec  77.87 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.11%  77.87 sec  77.87 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | +-Phase 1d                                       3.16%  77.87 sec  77.89 sec  0.02 sec  0.04 sec 
[06/03 23:32:26    231s] (I)       | | | +-Detoured routing (8T)                        3.11%  77.87 sec  77.89 sec  0.02 sec  0.04 sec 
[06/03 23:32:26    231s] (I)       | | +-Phase 1e                                       0.72%  77.90 sec  77.90 sec  0.01 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | +-Route legalization                           0.63%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Legalize Blockage Violations               0.50%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | | | +-Legalize Reach Aware Violations            0.06%  77.90 sec  77.90 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | | +-Phase 1l                                       9.83%  77.90 sec  77.98 sec  0.08 sec  0.33 sec 
[06/03 23:32:26    231s] (I)       | | | +-Layer assignment (8T)                        8.85%  77.91 sec  77.98 sec  0.07 sec  0.32 sec 
[06/03 23:32:26    231s] (I)       | +-Clean cong LA                                    0.00%  77.98 sec  77.98 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       +-Export 3D cong map                                 2.20%  77.99 sec  78.01 sec  0.02 sec  0.02 sec 
[06/03 23:32:26    231s] (I)       | +-Export 2D cong map                               0.28%  78.01 sec  78.01 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       +-Extract Global 3D Wires                            0.42%  78.01 sec  78.01 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       +-Track Assignment (8T)                             10.97%  78.01 sec  78.10 sec  0.08 sec  0.47 sec 
[06/03 23:32:26    231s] (I)       | +-Initialization                                   0.26%  78.01 sec  78.02 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       | +-Track Assignment Kernel                         10.59%  78.02 sec  78.10 sec  0.08 sec  0.47 sec 
[06/03 23:32:26    231s] (I)       | +-Free Memory                                      0.01%  78.10 sec  78.10 sec  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)       +-Export                                            32.06%  78.10 sec  78.34 sec  0.25 sec  0.35 sec 
[06/03 23:32:26    231s] (I)       | +-Export DB wires                                  3.28%  78.10 sec  78.12 sec  0.03 sec  0.10 sec 
[06/03 23:32:26    231s] (I)       | | +-Export all nets (8T)                           2.11%  78.10 sec  78.12 sec  0.02 sec  0.07 sec 
[06/03 23:32:26    231s] (I)       | | +-Set wire vias (8T)                             0.55%  78.12 sec  78.12 sec  0.00 sec  0.02 sec 
[06/03 23:32:26    231s] (I)       | +-Report wirelength                                2.84%  78.12 sec  78.15 sec  0.02 sec  0.02 sec 
[06/03 23:32:26    231s] (I)       | +-Update net boxes                                 0.92%  78.15 sec  78.15 sec  0.01 sec  0.04 sec 
[06/03 23:32:26    231s] (I)       | +-Update timing                                   24.83%  78.15 sec  78.34 sec  0.19 sec  0.19 sec 
[06/03 23:32:26    231s] (I)       +-Postprocess design                                 2.36%  78.34 sec  78.36 sec  0.02 sec  0.02 sec 
[06/03 23:32:26    231s] (I)      ========================== Summary by functions ==========================
[06/03 23:32:26    231s] (I)       Lv  Step                                           %      Real       CPU 
[06/03 23:32:26    231s] (I)      --------------------------------------------------------------------------
[06/03 23:32:26    231s] (I)        0  Early Global Route kernel                100.00%  0.77 sec  1.65 sec 
[06/03 23:32:26    231s] (I)        1  Export                                    32.06%  0.25 sec  0.35 sec 
[06/03 23:32:26    231s] (I)        1  Global Routing                            31.54%  0.24 sec  0.64 sec 
[06/03 23:32:26    231s] (I)        1  Import and model                          18.19%  0.14 sec  0.14 sec 
[06/03 23:32:26    231s] (I)        1  Track Assignment (8T)                     10.97%  0.08 sec  0.47 sec 
[06/03 23:32:26    231s] (I)        1  Postprocess design                         2.36%  0.02 sec  0.02 sec 
[06/03 23:32:26    231s] (I)        1  Export 3D cong map                         2.20%  0.02 sec  0.02 sec 
[06/03 23:32:26    231s] (I)        1  Extract Global 3D Wires                    0.42%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        2  Net group 1                               28.36%  0.22 sec  0.62 sec 
[06/03 23:32:26    231s] (I)        2  Update timing                             24.83%  0.19 sec  0.19 sec 
[06/03 23:32:26    231s] (I)        2  Track Assignment Kernel                   10.59%  0.08 sec  0.47 sec 
[06/03 23:32:26    231s] (I)        2  Create route DB                            8.53%  0.07 sec  0.06 sec 
[06/03 23:32:26    231s] (I)        2  Create place DB                            7.03%  0.05 sec  0.06 sec 
[06/03 23:32:26    231s] (I)        2  Export DB wires                            3.28%  0.03 sec  0.10 sec 
[06/03 23:32:26    231s] (I)        2  Report wirelength                          2.84%  0.02 sec  0.02 sec 
[06/03 23:32:26    231s] (I)        2  Create route kernel                        1.50%  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)        2  Initialization                             1.18%  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)        2  Update net boxes                           0.92%  0.01 sec  0.04 sec 
[06/03 23:32:26    231s] (I)        2  Read aux data                              0.49%  0.00 sec  0.01 sec 
[06/03 23:32:26    231s] (I)        2  Export 2D cong map                         0.28%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        2  Others data preparation                    0.20%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        3  Phase 1l                                   9.83%  0.08 sec  0.33 sec 
[06/03 23:32:26    231s] (I)        3  Import route data (8T)                     8.42%  0.06 sec  0.06 sec 
[06/03 23:32:26    231s] (I)        3  Import place data                          6.99%  0.05 sec  0.06 sec 
[06/03 23:32:26    231s] (I)        3  Phase 1a                                   6.72%  0.05 sec  0.16 sec 
[06/03 23:32:26    231s] (I)        3  Phase 1d                                   3.16%  0.02 sec  0.04 sec 
[06/03 23:32:26    231s] (I)        3  Generate topology (8T)                     2.69%  0.02 sec  0.04 sec 
[06/03 23:32:26    231s] (I)        3  Export all nets (8T)                       2.11%  0.02 sec  0.07 sec 
[06/03 23:32:26    231s] (I)        3  Phase 1b                                   1.51%  0.01 sec  0.02 sec 
[06/03 23:32:26    231s] (I)        3  Phase 1c                                   1.17%  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)        3  Phase 1e                                   0.72%  0.01 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        3  Set wire vias (8T)                         0.55%  0.00 sec  0.02 sec 
[06/03 23:32:26    231s] (I)        4  Layer assignment (8T)                      8.85%  0.07 sec  0.32 sec 
[06/03 23:32:26    231s] (I)        4  Pattern routing (8T)                       4.93%  0.04 sec  0.15 sec 
[06/03 23:32:26    231s] (I)        4  Read nets                                  4.84%  0.04 sec  0.04 sec 
[06/03 23:32:26    231s] (I)        4  Model blockage capacity                    4.39%  0.03 sec  0.03 sec 
[06/03 23:32:26    231s] (I)        4  Detoured routing (8T)                      3.11%  0.02 sec  0.04 sec 
[06/03 23:32:26    231s] (I)        4  Read instances and placement               2.24%  0.02 sec  0.02 sec 
[06/03 23:32:26    231s] (I)        4  Read blockages ( Layer 2-6 )               1.52%  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)        4  Monotonic routing (8T)                     1.39%  0.01 sec  0.02 sec 
[06/03 23:32:26    231s] (I)        4  Two level Routing                          1.13%  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)        4  Pattern Routing Avoiding Blockages         0.92%  0.01 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        4  Add via demand to 2D                       0.72%  0.01 sec  0.01 sec 
[06/03 23:32:26    231s] (I)        4  Route legalization                         0.63%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        4  Initialize 3D grid graph                   0.19%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        4  Read unlegalized nets                      0.15%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        4  Read prerouted                             0.10%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        4  Read blackboxes                            0.01%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Initialize 3D capacity                     4.02%  0.03 sec  0.03 sec 
[06/03 23:32:26    231s] (I)        5  Read PG blockages                          0.69%  0.01 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Two Level Routing (Regular)                0.59%  0.00 sec  0.01 sec 
[06/03 23:32:26    231s] (I)        5  Read instance blockages                    0.57%  0.00 sec  0.01 sec 
[06/03 23:32:26    231s] (I)        5  Legalize Blockage Violations               0.50%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Two Level Routing (Strong)                 0.15%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.11%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Legalize Reach Aware Violations            0.06%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Read halo blockages                        0.02%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Read clock blockages                       0.01%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Read other blockages                       0.01%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[06/03 23:32:26    231s] Extraction called for design 'CHIP' of instances=12423 and nets=12500 using extraction engine 'preRoute' .
[06/03 23:32:26    231s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:32:26    231s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:32:26    231s] PreRoute RC Extraction called for design CHIP.
[06/03 23:32:26    231s] RC Extraction called in multi-corner(2) mode.
[06/03 23:32:26    231s] RCMode: PreRoute
[06/03 23:32:26    231s]       RC Corner Indexes            0       1   
[06/03 23:32:26    231s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:32:26    231s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:32:26    231s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:32:26    231s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:32:26    231s] Shrink Factor                : 1.00000
[06/03 23:32:26    231s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:32:26    231s] Using capacitance table file ...
[06/03 23:32:26    231s] 
[06/03 23:32:26    231s] Trim Metal Layers:
[06/03 23:32:26    231s] LayerId::1 widthSet size::4
[06/03 23:32:26    231s] LayerId::2 widthSet size::4
[06/03 23:32:26    231s] LayerId::3 widthSet size::4
[06/03 23:32:26    231s] LayerId::4 widthSet size::4
[06/03 23:32:26    231s] LayerId::5 widthSet size::4
[06/03 23:32:26    231s] LayerId::6 widthSet size::2
[06/03 23:32:26    231s] Updating RC grid for preRoute extraction ...
[06/03 23:32:26    231s] eee: pegSigSF::1.070000
[06/03 23:32:26    231s] Initializing multi-corner capacitance tables ... 
[06/03 23:32:26    231s] Initializing multi-corner resistance tables ...
[06/03 23:32:26    231s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:32:26    231s] eee: l::2 avDens::0.147425 usedTrk::4632.373118 availTrk::31421.969568 sigTrk::4632.373118
[06/03 23:32:26    231s] eee: l::3 avDens::0.121058 usedTrk::4253.199364 availTrk::35133.692697 sigTrk::4253.199364
[06/03 23:32:26    231s] eee: l::4 avDens::0.071360 usedTrk::2028.745236 availTrk::28429.733582 sigTrk::2028.745236
[06/03 23:32:26    231s] eee: l::5 avDens::0.112811 usedTrk::1381.470039 availTrk::12245.920810 sigTrk::1381.470039
[06/03 23:32:26    231s] eee: l::6 avDens::0.015719 usedTrk::1.277778 availTrk::81.290323 sigTrk::1.277778
[06/03 23:32:26    231s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:32:26    231s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250138 ; uaWl: 1.000000 ; uaWlH: 0.069747 ; aWlH: 0.000000 ; Pmax: 0.815300 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/03 23:32:26    231s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2804.469M)
[06/03 23:32:26    231s] All LLGs are deleted
[06/03 23:32:26    231s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2804.5M, EPOCH TIME: 1717428746.846785
[06/03 23:32:26    231s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2804.5M, EPOCH TIME: 1717428746.847226
[06/03 23:32:26    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2804.5M, EPOCH TIME: 1717428746.851300
[06/03 23:32:26    231s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2932.5M, EPOCH TIME: 1717428746.856320
[06/03 23:32:26    231s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2932.5M, EPOCH TIME: 1717428746.869087
[06/03 23:32:26    231s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2932.5M, EPOCH TIME: 1717428746.875939
[06/03 23:32:26    231s] Fast DP-INIT is on for default
[06/03 23:32:26    231s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2932.5M, EPOCH TIME: 1717428746.881015
[06/03 23:32:26    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.037, MEM:2804.5M, EPOCH TIME: 1717428746.888141
[06/03 23:32:26    231s] Starting delay calculation for Setup views
[06/03 23:32:27    232s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:32:27    232s] #################################################################################
[06/03 23:32:27    232s] # Design Stage: PreRoute
[06/03 23:32:27    232s] # Design Name: CHIP
[06/03 23:32:27    232s] # Design Mode: 90nm
[06/03 23:32:27    232s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:32:27    232s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:32:27    232s] # Signoff Settings: SI Off 
[06/03 23:32:27    232s] #################################################################################
[06/03 23:32:27    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 2868.0M, InitMEM = 2866.0M)
[06/03 23:32:27    233s] Calculate delays in BcWc mode...
[06/03 23:32:27    233s] Calculate delays in BcWc mode...
[06/03 23:32:27    233s] Start delay calculation (fullDC) (8 T). (MEM=2868.02)
[06/03 23:32:27    233s] End AAE Lib Interpolated Model. (MEM=2879.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:32:28    240s] Total number of fetched objects 12435
[06/03 23:32:28    240s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[06/03 23:32:28    240s] End delay calculation. (MEM=3175.95 CPU=0:00:05.6 REAL=0:00:01.0)
[06/03 23:32:28    240s] End delay calculation (fullDC). (MEM=3175.95 CPU=0:00:07.0 REAL=0:00:01.0)
[06/03 23:32:28    240s] *** CDM Built up (cpu=0:00:08.5  real=0:00:01.0  mem= 3176.0M) ***
[06/03 23:32:28    241s] *** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:02.0 totSessionCpu=0:04:02 mem=3176.0M)
[06/03 23:32:29    242s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.345  |
|           TNS (ns):|-277.104 |
|    Violating Paths:|   205   |
|          All Paths:|  5806   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |  -26.079   |     22 (22)      |
|   max_tran     |     3 (338)      |   -2.136   |     18 (368)     |
|   max_fanout   |    176 (176)     |   -2897    |    177 (177)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.915%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:14, mem = 1954.8M, totSessionCpu=0:04:03 **
[06/03 23:32:29    242s] *** InitOpt #1 [finish] : cpu/real = 0:00:23.3/0:00:13.8 (1.7), totSession cpu/real = 0:04:02.8/0:09:15.6 (0.4), mem = 2902.5M
[06/03 23:32:29    242s] 
[06/03 23:32:29    242s] =============================================================================================
[06/03 23:32:29    242s]  Step TAT Report for InitOpt #1                                                 21.13-s100_1
[06/03 23:32:29    242s] =============================================================================================
[06/03 23:32:29    242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:32:29    242s] ---------------------------------------------------------------------------------------------
[06/03 23:32:29    242s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:29    242s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.5 % )     0:00:02.5 /  0:00:10.8    4.4
[06/03 23:32:29    242s] [ DrvReport              ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.7    2.6
[06/03 23:32:29    242s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[06/03 23:32:29    242s] [ LibAnalyzerInit        ]      2   0:00:09.8  (  71.2 % )     0:00:09.8 /  0:00:10.0    1.0
[06/03 23:32:29    242s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:29    242s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:29    242s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   5.7 % )     0:00:00.8 /  0:00:01.7    2.1
[06/03 23:32:29    242s] [ ExtractRC              ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 23:32:29    242s] [ TimingUpdate           ]      1   0:00:00.2  (   1.3 % )     0:00:02.1 /  0:00:09.8    4.8
[06/03 23:32:29    242s] [ FullDelayCalc          ]      1   0:00:01.9  (  13.6 % )     0:00:01.9 /  0:00:08.8    4.7
[06/03 23:32:29    242s] [ TimingReport           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    3.9
[06/03 23:32:29    242s] [ MISC                   ]          0:00:00.5  (   3.4 % )     0:00:00.5 /  0:00:00.5    1.1
[06/03 23:32:29    242s] ---------------------------------------------------------------------------------------------
[06/03 23:32:29    242s]  InitOpt #1 TOTAL                   0:00:13.8  ( 100.0 % )     0:00:13.8 /  0:00:23.3    1.7
[06/03 23:32:29    242s] ---------------------------------------------------------------------------------------------
[06/03 23:32:29    242s] 
[06/03 23:32:29    242s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/03 23:32:29    242s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:32:29    242s] ### Creating PhyDesignMc. totSessionCpu=0:04:03 mem=2902.5M
[06/03 23:32:29    242s] OPERPROF: Starting DPlace-Init at level 1, MEM:2902.5M, EPOCH TIME: 1717428749.316632
[06/03 23:32:29    242s] z: 2, totalTracks: 1
[06/03 23:32:29    242s] z: 4, totalTracks: 1
[06/03 23:32:29    242s] z: 6, totalTracks: 1
[06/03 23:32:29    242s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:32:29    242s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2902.5M, EPOCH TIME: 1717428749.334170
[06/03 23:32:29    242s] 
[06/03 23:32:29    242s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:32:29    242s] OPERPROF:     Starting CMU at level 3, MEM:3000.0M, EPOCH TIME: 1717428749.361693
[06/03 23:32:29    242s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3000.0M, EPOCH TIME: 1717428749.363197
[06/03 23:32:29    242s] 
[06/03 23:32:29    242s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:32:29    242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.032, MEM:2904.0M, EPOCH TIME: 1717428749.366029
[06/03 23:32:29    242s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2904.0M, EPOCH TIME: 1717428749.366186
[06/03 23:32:29    242s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:2904.0M, EPOCH TIME: 1717428749.369644
[06/03 23:32:29    242s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2904.0MB).
[06/03 23:32:29    242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:2904.0M, EPOCH TIME: 1717428749.372807
[06/03 23:32:29    242s] TotalInstCnt at PhyDesignMc Initialization: 12,093
[06/03 23:32:29    242s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:03 mem=2904.0M
[06/03 23:32:29    242s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2904.0M, EPOCH TIME: 1717428749.409509
[06/03 23:32:29    242s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.018, MEM:2904.0M, EPOCH TIME: 1717428749.427260
[06/03 23:32:29    242s] TotalInstCnt at PhyDesignMc Destruction: 12,093
[06/03 23:32:29    242s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:32:29    242s] ### Creating PhyDesignMc. totSessionCpu=0:04:03 mem=2904.0M
[06/03 23:32:29    242s] OPERPROF: Starting DPlace-Init at level 1, MEM:2904.0M, EPOCH TIME: 1717428749.428498
[06/03 23:32:29    242s] z: 2, totalTracks: 1
[06/03 23:32:29    242s] z: 4, totalTracks: 1
[06/03 23:32:29    242s] z: 6, totalTracks: 1
[06/03 23:32:29    242s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:32:29    242s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2904.0M, EPOCH TIME: 1717428749.442593
[06/03 23:32:29    242s] 
[06/03 23:32:29    242s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:32:29    242s] OPERPROF:     Starting CMU at level 3, MEM:3000.0M, EPOCH TIME: 1717428749.469328
[06/03 23:32:29    242s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3000.0M, EPOCH TIME: 1717428749.470832
[06/03 23:32:29    242s] 
[06/03 23:32:29    242s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:32:29    242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2904.0M, EPOCH TIME: 1717428749.473649
[06/03 23:32:29    242s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2904.0M, EPOCH TIME: 1717428749.473767
[06/03 23:32:29    242s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:2904.0M, EPOCH TIME: 1717428749.477284
[06/03 23:32:29    242s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2904.0MB).
[06/03 23:32:29    242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.052, MEM:2904.0M, EPOCH TIME: 1717428749.480227
[06/03 23:32:29    243s] TotalInstCnt at PhyDesignMc Initialization: 12,093
[06/03 23:32:29    243s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:03 mem=2904.0M
[06/03 23:32:29    243s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2904.0M, EPOCH TIME: 1717428749.515505
[06/03 23:32:29    243s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.017, MEM:2904.0M, EPOCH TIME: 1717428749.532309
[06/03 23:32:29    243s] TotalInstCnt at PhyDesignMc Destruction: 12,093
[06/03 23:32:29    243s] *** Starting optimizing excluded clock nets MEM= 2904.0M) ***
[06/03 23:32:29    243s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2904.0M) ***
[06/03 23:32:29    243s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[06/03 23:32:29    243s] Begin: GigaOpt Route Type Constraints Refinement
[06/03 23:32:29    243s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:04:03.1/0:09:15.8 (0.4), mem = 2904.0M
[06/03 23:32:29    243s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.1
[06/03 23:32:29    243s] ### Creating RouteCongInterface, started
[06/03 23:32:29    243s] ### Creating TopoMgr, started
[06/03 23:32:29    243s] ### Creating TopoMgr, finished
[06/03 23:32:29    243s] #optDebug: Start CG creation (mem=2904.0M)
[06/03 23:32:29    243s]  ...initializing CG  maxDriveDist 3062.834000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 306.283000 
[06/03 23:32:30    243s] (cpu=0:00:00.8, mem=3021.1M)
[06/03 23:32:30    243s]  ...processing cgPrt (cpu=0:00:00.8, mem=3021.1M)
[06/03 23:32:30    243s]  ...processing cgEgp (cpu=0:00:00.8, mem=3021.1M)
[06/03 23:32:30    243s]  ...processing cgPbk (cpu=0:00:00.8, mem=3021.1M)
[06/03 23:32:30    243s]  ...processing cgNrb(cpu=0:00:00.8, mem=3021.1M)
[06/03 23:32:30    243s]  ...processing cgObs (cpu=0:00:00.8, mem=3021.1M)
[06/03 23:32:30    243s]  ...processing cgCon (cpu=0:00:00.8, mem=3021.1M)
[06/03 23:32:30    243s]  ...processing cgPdm (cpu=0:00:00.8, mem=3021.1M)
[06/03 23:32:30    243s] #optDebug: Finish CG creation (cpu=0:00:00.8, mem=3021.1M)
[06/03 23:32:30    243s] 
[06/03 23:32:30    243s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:32:30    243s] 
[06/03 23:32:30    243s] #optDebug: {0, 1.000}
[06/03 23:32:30    243s] ### Creating RouteCongInterface, finished
[06/03 23:32:30    243s] Updated routing constraints on 0 nets.
[06/03 23:32:30    243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.1
[06/03 23:32:30    243s] Bottom Preferred Layer:
[06/03 23:32:30    243s]     None
[06/03 23:32:30    243s] Via Pillar Rule:
[06/03 23:32:30    243s]     None
[06/03 23:32:30    243s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.1), totSession cpu/real = 0:04:04.0/0:09:16.7 (0.4), mem = 3021.2M
[06/03 23:32:30    243s] 
[06/03 23:32:30    243s] =============================================================================================
[06/03 23:32:30    243s]  Step TAT Report for CongRefineRouteType #1                                     21.13-s100_1
[06/03 23:32:30    243s] =============================================================================================
[06/03 23:32:30    243s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:32:30    243s] ---------------------------------------------------------------------------------------------
[06/03 23:32:30    243s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (  96.8 % )     0:00:00.8 /  0:00:00.8    1.0
[06/03 23:32:30    243s] [ MISC                   ]          0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    2.5
[06/03 23:32:30    243s] ---------------------------------------------------------------------------------------------
[06/03 23:32:30    243s]  CongRefineRouteType #1 TOTAL       0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.1
[06/03 23:32:30    243s] ---------------------------------------------------------------------------------------------
[06/03 23:32:30    243s] 
[06/03 23:32:30    243s] End: GigaOpt Route Type Constraints Refinement
[06/03 23:32:30    244s] The useful skew maximum allowed delay set by user is: 1
[06/03 23:32:31    245s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:32:31    245s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:31    247s] Deleting Lib Analyzer.
[06/03 23:32:31    247s] 
[06/03 23:32:31    247s] Optimization is working on the following views:
[06/03 23:32:31    247s]   Setup views: av_scan_mode_max 
[06/03 23:32:31    247s]   Hold  views: av_func_mode_min av_scan_mode_min 
[06/03 23:32:31    247s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:32:31    247s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:04:07.2/0:09:17.9 (0.4), mem = 3122.7M
[06/03 23:32:31    247s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:32:31    247s] Info: 27 io nets excluded
[06/03 23:32:31    247s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:32:31    247s] ### Creating LA Mngr. totSessionCpu=0:04:07 mem=3122.7M
[06/03 23:32:31    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:07 mem=3122.7M
[06/03 23:32:31    247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.2
[06/03 23:32:31    247s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:32:31    247s] ### Creating PhyDesignMc. totSessionCpu=0:04:07 mem=3122.7M
[06/03 23:32:31    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:3122.7M, EPOCH TIME: 1717428751.680465
[06/03 23:32:31    247s] z: 2, totalTracks: 1
[06/03 23:32:31    247s] z: 4, totalTracks: 1
[06/03 23:32:31    247s] z: 6, totalTracks: 1
[06/03 23:32:31    247s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:32:31    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3122.7M, EPOCH TIME: 1717428751.696152
[06/03 23:32:31    247s] 
[06/03 23:32:31    247s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:32:31    247s] OPERPROF:     Starting CMU at level 3, MEM:3250.7M, EPOCH TIME: 1717428751.724251
[06/03 23:32:31    247s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:3250.7M, EPOCH TIME: 1717428751.725806
[06/03 23:32:31    247s] 
[06/03 23:32:31    247s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:32:31    247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:3154.7M, EPOCH TIME: 1717428751.728590
[06/03 23:32:31    247s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3154.7M, EPOCH TIME: 1717428751.728743
[06/03 23:32:31    247s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:3154.7M, EPOCH TIME: 1717428751.732319
[06/03 23:32:31    247s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3154.7MB).
[06/03 23:32:31    247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:3154.7M, EPOCH TIME: 1717428751.735360
[06/03 23:32:31    247s] TotalInstCnt at PhyDesignMc Initialization: 12,093
[06/03 23:32:31    247s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:07 mem=3154.7M
[06/03 23:32:31    247s] 
[06/03 23:32:31    247s] Footprint cell information for calculating maxBufDist
[06/03 23:32:31    247s] *info: There are 14 candidate Buffer cells
[06/03 23:32:31    247s] *info: There are 14 candidate Inverter cells
[06/03 23:32:31    247s] 
[06/03 23:32:32    247s] #optDebug: Start CG creation (mem=3154.7M)
[06/03 23:32:32    247s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[06/03 23:32:32    248s] (cpu=0:00:00.7, mem=3154.7M)
[06/03 23:32:32    248s]  ...processing cgPrt (cpu=0:00:00.7, mem=3154.7M)
[06/03 23:32:32    248s]  ...processing cgEgp (cpu=0:00:00.7, mem=3154.7M)
[06/03 23:32:32    248s]  ...processing cgPbk (cpu=0:00:00.7, mem=3154.7M)
[06/03 23:32:32    248s]  ...processing cgNrb(cpu=0:00:00.7, mem=3154.7M)
[06/03 23:32:32    248s]  ...processing cgObs (cpu=0:00:00.7, mem=3154.7M)
[06/03 23:32:32    248s]  ...processing cgCon (cpu=0:00:00.7, mem=3154.7M)
[06/03 23:32:32    248s]  ...processing cgPdm (cpu=0:00:00.7, mem=3154.7M)
[06/03 23:32:32    248s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=3154.7M)
[06/03 23:32:32    248s] ### Creating RouteCongInterface, started
[06/03 23:32:32    248s] 
[06/03 23:32:32    248s] Creating Lib Analyzer ...
[06/03 23:32:32    248s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:32:32    248s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:32:32    248s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:32:32    248s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:32:32    248s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:32:32    248s] 
[06/03 23:32:32    248s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:32:36    251s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:12 mem=3154.7M
[06/03 23:32:36    251s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:12 mem=3154.7M
[06/03 23:32:36    251s] Creating Lib Analyzer, finished. 
[06/03 23:32:36    251s] 
[06/03 23:32:36    251s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:32:36    251s] 
[06/03 23:32:36    251s] #optDebug: {0, 1.000}
[06/03 23:32:36    251s] ### Creating RouteCongInterface, finished
[06/03 23:32:36    251s] {MG  {5 0 69.8 1.2957} }
[06/03 23:32:36    252s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3362.7M, EPOCH TIME: 1717428756.760483
[06/03 23:32:36    252s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3362.7M, EPOCH TIME: 1717428756.761066
[06/03 23:32:36    252s] 
[06/03 23:32:36    252s] Netlist preparation processing... 
[06/03 23:32:36    252s] Removed 1 instance
[06/03 23:32:36    252s] *info: Marking 0 isolation instances dont touch
[06/03 23:32:36    252s] *info: Marking 0 level shifter instances dont touch
[06/03 23:32:36    252s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3301.8M, EPOCH TIME: 1717428756.860159
[06/03 23:32:36    252s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.023, MEM:2969.3M, EPOCH TIME: 1717428756.883291
[06/03 23:32:36    252s] TotalInstCnt at PhyDesignMc Destruction: 12,092
[06/03 23:32:36    252s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.2
[06/03 23:32:36    252s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:05.5/0:00:05.3 (1.0), totSession cpu/real = 0:04:12.7/0:09:23.2 (0.4), mem = 2969.3M
[06/03 23:32:36    252s] 
[06/03 23:32:36    252s] =============================================================================================
[06/03 23:32:36    252s]  Step TAT Report for SimplifyNetlist #1                                         21.13-s100_1
[06/03 23:32:36    252s] =============================================================================================
[06/03 23:32:36    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:32:36    252s] ---------------------------------------------------------------------------------------------
[06/03 23:32:36    252s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  61.0 % )     0:00:03.2 /  0:00:03.3    1.0
[06/03 23:32:36    252s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:36    252s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:32:36    252s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:03.3 /  0:00:03.3    1.0
[06/03 23:32:36    252s] [ SteinerInterfaceInit   ]      1   0:00:01.0  (  18.8 % )     0:00:01.0 /  0:00:01.0    1.0
[06/03 23:32:36    252s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:36    252s] [ MISC                   ]          0:00:00.9  (  17.0 % )     0:00:00.9 /  0:00:00.9    1.0
[06/03 23:32:36    252s] ---------------------------------------------------------------------------------------------
[06/03 23:32:36    252s]  SimplifyNetlist #1 TOTAL           0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.5    1.0
[06/03 23:32:36    252s] ---------------------------------------------------------------------------------------------
[06/03 23:32:36    252s] 
[06/03 23:32:37    253s] Deleting Lib Analyzer.
[06/03 23:32:37    253s] Begin: GigaOpt high fanout net optimization
[06/03 23:32:37    253s] GigaOpt HFN: use maxLocalDensity 1.2
[06/03 23:32:37    253s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/03 23:32:37    253s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:04:13.1/0:09:23.5 (0.4), mem = 2969.3M
[06/03 23:32:37    253s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:32:37    253s] Info: 27 io nets excluded
[06/03 23:32:37    253s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:32:37    253s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.3
[06/03 23:32:37    253s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:32:37    253s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=2969.3M
[06/03 23:32:37    253s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:32:37    253s] OPERPROF: Starting DPlace-Init at level 1, MEM:2969.3M, EPOCH TIME: 1717428757.284637
[06/03 23:32:37    253s] z: 2, totalTracks: 1
[06/03 23:32:37    253s] z: 4, totalTracks: 1
[06/03 23:32:37    253s] z: 6, totalTracks: 1
[06/03 23:32:37    253s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:32:37    253s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2969.3M, EPOCH TIME: 1717428757.298702
[06/03 23:32:37    253s] 
[06/03 23:32:37    253s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:32:37    253s] OPERPROF:     Starting CMU at level 3, MEM:3065.3M, EPOCH TIME: 1717428757.328269
[06/03 23:32:37    253s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3065.3M, EPOCH TIME: 1717428757.329877
[06/03 23:32:37    253s] 
[06/03 23:32:37    253s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:32:37    253s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2969.3M, EPOCH TIME: 1717428757.332790
[06/03 23:32:37    253s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2969.3M, EPOCH TIME: 1717428757.332920
[06/03 23:32:37    253s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:2969.3M, EPOCH TIME: 1717428757.336610
[06/03 23:32:37    253s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2969.3MB).
[06/03 23:32:37    253s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.056, MEM:2969.3M, EPOCH TIME: 1717428757.340753
[06/03 23:32:37    253s] TotalInstCnt at PhyDesignMc Initialization: 12,092
[06/03 23:32:37    253s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=2969.3M
[06/03 23:32:37    253s] ### Creating RouteCongInterface, started
[06/03 23:32:37    253s] 
[06/03 23:32:37    253s] Creating Lib Analyzer ...
[06/03 23:32:37    253s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:32:37    253s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:32:37    253s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:32:37    253s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:32:37    253s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:32:37    253s] 
[06/03 23:32:37    253s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:32:40    256s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:17 mem=2969.3M
[06/03 23:32:40    256s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:17 mem=2969.3M
[06/03 23:32:40    256s] Creating Lib Analyzer, finished. 
[06/03 23:32:40    256s] 
[06/03 23:32:40    256s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/03 23:32:40    256s] 
[06/03 23:32:40    256s] #optDebug: {0, 1.000}
[06/03 23:32:40    256s] ### Creating RouteCongInterface, finished
[06/03 23:32:40    256s] {MG  {5 0 69.8 1.2957} }
[06/03 23:32:41    257s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:32:41    257s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:32:41    257s] Info: violation cost 5.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[06/03 23:32:41    257s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3349.0M, EPOCH TIME: 1717428761.255615
[06/03 23:32:41    257s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3349.0M, EPOCH TIME: 1717428761.255967
[06/03 23:32:41    257s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:32:41    257s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:41    257s] +---------+---------+--------+--------+------------+--------+
[06/03 23:32:41    257s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 23:32:41    257s] +---------+---------+--------+--------+------------+--------+
[06/03 23:32:41    257s] |   47.91%|        -|  -2.345|-277.104|   0:00:00.0| 3349.0M|
[06/03 23:32:41    257s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:32:41    257s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:32:41    257s] Info: violation cost 5.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[06/03 23:32:42    261s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:42    261s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:32:42    261s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:32:42    261s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:32:42    261s] |   50.42%|     1140|  -2.345|-461.371|   0:00:01.0| 3604.7M|
[06/03 23:32:42    261s] +---------+---------+--------+--------+------------+--------+
[06/03 23:32:42    261s] 
[06/03 23:32:42    261s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:04.1 real=0:00:01.0 mem=3604.7M) ***
[06/03 23:32:42    261s] Bottom Preferred Layer:
[06/03 23:32:42    261s]     None
[06/03 23:32:42    261s] Via Pillar Rule:
[06/03 23:32:42    261s]     None
[06/03 23:32:42    261s] Total-nets :: 13458, Stn-nets :: 1146, ratio :: 8.51538 %, Total-len 487448, Stn-len 57199.3
[06/03 23:32:42    261s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3395.2M, EPOCH TIME: 1717428762.884781
[06/03 23:32:42    261s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.023, MEM:3062.7M, EPOCH TIME: 1717428762.907531
[06/03 23:32:42    261s] TotalInstCnt at PhyDesignMc Destruction: 13,232
[06/03 23:32:42    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.3
[06/03 23:32:42    261s] *** DrvOpt #1 [finish] : cpu/real = 0:00:08.7/0:00:05.7 (1.5), totSession cpu/real = 0:04:21.8/0:09:29.2 (0.5), mem = 3062.7M
[06/03 23:32:42    261s] 
[06/03 23:32:42    261s] =============================================================================================
[06/03 23:32:42    261s]  Step TAT Report for DrvOpt #1                                                  21.13-s100_1
[06/03 23:32:42    261s] =============================================================================================
[06/03 23:32:42    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:32:42    261s] ---------------------------------------------------------------------------------------------
[06/03 23:32:42    261s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[06/03 23:32:42    261s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  56.7 % )     0:00:03.2 /  0:00:03.3    1.0
[06/03 23:32:42    261s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:42    261s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:32:42    261s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:03.3 /  0:00:03.3    1.0
[06/03 23:32:42    261s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:42    261s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:04.0    2.8
[06/03 23:32:42    261s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:42    261s] [ OptEval                ]      1   0:00:00.4  (   7.7 % )     0:00:00.4 /  0:00:00.6    1.5
[06/03 23:32:42    261s] [ OptCommit              ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[06/03 23:32:42    261s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   2.2 % )     0:00:00.5 /  0:00:02.3    4.9
[06/03 23:32:42    261s] [ IncrDelayCalc          ]     17   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:02.2    6.4
[06/03 23:32:42    261s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    3.4
[06/03 23:32:42    261s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.7    3.4
[06/03 23:32:42    261s] [ MISC                   ]          0:00:00.7  (  12.7 % )     0:00:00.7 /  0:00:01.0    1.4
[06/03 23:32:42    261s] ---------------------------------------------------------------------------------------------
[06/03 23:32:42    261s]  DrvOpt #1 TOTAL                    0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:08.7    1.5
[06/03 23:32:42    261s] ---------------------------------------------------------------------------------------------
[06/03 23:32:42    261s] 
[06/03 23:32:42    261s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/03 23:32:42    261s] End: GigaOpt high fanout net optimization
[06/03 23:32:42    261s] Begin: GigaOpt DRV Optimization
[06/03 23:32:42    261s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/03 23:32:42    261s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:04:21.8/0:09:29.2 (0.5), mem = 3062.7M
[06/03 23:32:42    261s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:32:42    261s] Info: 27 io nets excluded
[06/03 23:32:42    261s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:32:42    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.4
[06/03 23:32:42    261s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:32:42    261s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=3062.7M
[06/03 23:32:42    261s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:32:42    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:3062.7M, EPOCH TIME: 1717428762.949254
[06/03 23:32:42    261s] z: 2, totalTracks: 1
[06/03 23:32:42    261s] z: 4, totalTracks: 1
[06/03 23:32:42    261s] z: 6, totalTracks: 1
[06/03 23:32:42    261s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:32:42    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3062.7M, EPOCH TIME: 1717428762.963544
[06/03 23:32:42    261s] 
[06/03 23:32:42    261s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:32:42    261s] OPERPROF:     Starting CMU at level 3, MEM:3158.7M, EPOCH TIME: 1717428762.993824
[06/03 23:32:42    261s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3158.7M, EPOCH TIME: 1717428762.995556
[06/03 23:32:42    261s] 
[06/03 23:32:42    261s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:32:42    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:3062.7M, EPOCH TIME: 1717428762.998554
[06/03 23:32:42    261s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3062.7M, EPOCH TIME: 1717428762.998684
[06/03 23:32:43    261s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3062.7M, EPOCH TIME: 1717428763.002231
[06/03 23:32:43    261s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3062.7MB).
[06/03 23:32:43    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:3062.7M, EPOCH TIME: 1717428763.005888
[06/03 23:32:43    262s] TotalInstCnt at PhyDesignMc Initialization: 13,232
[06/03 23:32:43    262s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:22 mem=3062.7M
[06/03 23:32:43    262s] ### Creating RouteCongInterface, started
[06/03 23:32:43    262s] 
[06/03 23:32:43    262s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/03 23:32:43    262s] 
[06/03 23:32:43    262s] #optDebug: {0, 1.000}
[06/03 23:32:43    262s] ### Creating RouteCongInterface, finished
[06/03 23:32:43    262s] {MG  {5 0 69.8 1.2957} }
[06/03 23:32:43    263s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3442.4M, EPOCH TIME: 1717428763.877152
[06/03 23:32:43    263s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3442.4M, EPOCH TIME: 1717428763.877605
[06/03 23:32:44    263s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:32:44    263s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:44    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:32:44    263s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/03 23:32:44    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:32:44    263s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/03 23:32:44    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:32:44    263s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:32:44    263s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:32:44    263s] Info: violation cost 535.370056 (cap = 3.293551, tran = 236.576675, len = 0.000000, fanout load = 293.500000, fanout count = 2.000000, glitch 0.000000)
[06/03 23:32:44    263s] |    20|   506|    -4.54|    21|    21|    -6.22|   179|   179|     0|     0|    -2.35|  -461.37|       0|       0|       0| 50.42%|          |         |
[06/03 23:32:44    267s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:45    270s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:45    272s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:32:45    272s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:32:45    272s] Info: violation cost 0.223356 (cap = 0.048762, tran = 0.174594, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:32:45    272s] |    16|    37|    -4.55|    16|    16|    -6.22|     0|     0|     0|     0|    -6.40| -3755.58|     368|     147|     126| 50.61%| 0:00:01.0|  3638.0M|
[06/03 23:32:45    272s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:32:45    272s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:32:45    272s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:32:45    272s] |    15|    30|    -4.55|    15|    15|    -6.22|     0|     0|     0|     0|    -6.40| -3755.58|       1|       0|       0| 50.61%| 0:00:00.0|  3638.0M|
[06/03 23:32:45    272s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:32:45    272s] 
[06/03 23:32:45    272s] ###############################################################################
[06/03 23:32:45    272s] #
[06/03 23:32:45    272s] #  Large fanout net report:  
[06/03 23:32:45    272s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/03 23:32:45    272s] #     - current density: 50.61
[06/03 23:32:45    272s] #
[06/03 23:32:45    272s] #  List of high fanout nets:
[06/03 23:32:45    272s] #
[06/03 23:32:45    272s] ###############################################################################
[06/03 23:32:45    272s] Bottom Preferred Layer:
[06/03 23:32:45    272s]     None
[06/03 23:32:45    272s] Via Pillar Rule:
[06/03 23:32:45    272s]     None
[06/03 23:32:45    272s] 
[06/03 23:32:45    272s] 
[06/03 23:32:45    272s] =======================================================================
[06/03 23:32:45    272s]                 Reasons for remaining drv violations
[06/03 23:32:45    272s] =======================================================================
[06/03 23:32:45    272s] *info: Total 15 net(s) have violations which can't be fixed by DRV optimization.
[06/03 23:32:45    272s] 
[06/03 23:32:45    272s] MultiBuffering failure reasons
[06/03 23:32:45    272s] ------------------------------------------------
[06/03 23:32:45    272s] *info:    15 net(s): Could not be fixed because it is multi driver net.
[06/03 23:32:45    272s] 
[06/03 23:32:45    272s] 
[06/03 23:32:45    272s] *** Finish DRV Fixing (cpu=0:00:09.1 real=0:00:02.0 mem=3638.0M) ***
[06/03 23:32:45    272s] 
[06/03 23:32:45    272s] Total-nets :: 13974, Stn-nets :: 1179, ratio :: 8.4371 %, Total-len 491465, Stn-len 68282
[06/03 23:32:45    272s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3428.6M, EPOCH TIME: 1717428765.957806
[06/03 23:32:45    272s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.022, MEM:3101.0M, EPOCH TIME: 1717428765.979623
[06/03 23:32:45    272s] TotalInstCnt at PhyDesignMc Destruction: 13,748
[06/03 23:32:45    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.4
[06/03 23:32:45    272s] *** DrvOpt #2 [finish] : cpu/real = 0:00:10.6/0:00:03.1 (3.5), totSession cpu/real = 0:04:32.4/0:09:32.3 (0.5), mem = 3101.0M
[06/03 23:32:45    272s] 
[06/03 23:32:45    272s] =============================================================================================
[06/03 23:32:45    272s]  Step TAT Report for DrvOpt #2                                                  21.13-s100_1
[06/03 23:32:45    272s] =============================================================================================
[06/03 23:32:45    272s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:32:45    272s] ---------------------------------------------------------------------------------------------
[06/03 23:32:45    272s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.1
[06/03 23:32:45    272s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:45    272s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:32:45    272s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[06/03 23:32:45    272s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:45    272s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:01.8 /  0:00:08.5    4.7
[06/03 23:32:45    272s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:32:45    272s] [ OptEval                ]      5   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:01.4    6.6
[06/03 23:32:45    272s] [ OptCommit              ]      5   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 23:32:45    272s] [ PostCommitDelayUpdate  ]      5   0:00:00.2  (   6.7 % )     0:00:01.0 /  0:00:05.1    4.9
[06/03 23:32:45    272s] [ IncrDelayCalc          ]     61   0:00:00.8  (  27.0 % )     0:00:00.8 /  0:00:04.9    5.9
[06/03 23:32:45    272s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.3    6.3
[06/03 23:32:45    272s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    2.4
[06/03 23:32:45    272s] [ IncrTimingUpdate       ]      5   0:00:00.3  (  10.7 % )     0:00:00.3 /  0:00:01.7    5.3
[06/03 23:32:45    272s] [ MISC                   ]          0:00:00.9  (  29.1 % )     0:00:00.9 /  0:00:01.3    1.5
[06/03 23:32:45    272s] ---------------------------------------------------------------------------------------------
[06/03 23:32:45    272s]  DrvOpt #2 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:10.6    3.5
[06/03 23:32:45    272s] ---------------------------------------------------------------------------------------------
[06/03 23:32:45    272s] 
[06/03 23:32:45    272s] End: GigaOpt DRV Optimization
[06/03 23:32:45    272s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/03 23:32:45    272s] **optDesign ... cpu = 0:00:53, real = 0:00:30, mem = 2087.7M, totSessionCpu=0:04:32 **
[06/03 23:32:46    272s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:32:46    272s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:46    272s] 
[06/03 23:32:46    272s] Active setup views:
[06/03 23:32:46    272s]  av_scan_mode_max
[06/03 23:32:46    272s]   Dominating endpoints: 0
[06/03 23:32:46    272s]   Dominating TNS: -0.000
[06/03 23:32:46    272s] 
[06/03 23:32:46    272s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:32:46    272s] Deleting Lib Analyzer.
[06/03 23:32:46    272s] Begin: GigaOpt Global Optimization
[06/03 23:32:46    272s] *info: use new DP (enabled)
[06/03 23:32:46    272s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/03 23:32:46    272s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:32:46    272s] Info: 27 io nets excluded
[06/03 23:32:46    272s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:32:46    272s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:04:32.7/0:09:32.5 (0.5), mem = 3271.3M
[06/03 23:32:46    272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.5
[06/03 23:32:46    272s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:32:46    272s] ### Creating PhyDesignMc. totSessionCpu=0:04:33 mem=3271.3M
[06/03 23:32:46    272s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:32:46    272s] OPERPROF: Starting DPlace-Init at level 1, MEM:3271.3M, EPOCH TIME: 1717428766.239939
[06/03 23:32:46    272s] z: 2, totalTracks: 1
[06/03 23:32:46    272s] z: 4, totalTracks: 1
[06/03 23:32:46    272s] z: 6, totalTracks: 1
[06/03 23:32:46    272s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:32:46    272s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3271.3M, EPOCH TIME: 1717428766.255765
[06/03 23:32:46    272s] 
[06/03 23:32:46    272s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:32:46    272s] OPERPROF:     Starting CMU at level 3, MEM:3368.8M, EPOCH TIME: 1717428766.287717
[06/03 23:32:46    272s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3400.8M, EPOCH TIME: 1717428766.291315
[06/03 23:32:46    272s] 
[06/03 23:32:46    272s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:32:46    272s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.039, MEM:3272.8M, EPOCH TIME: 1717428766.294635
[06/03 23:32:46    272s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3272.8M, EPOCH TIME: 1717428766.294761
[06/03 23:32:46    272s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3272.8M, EPOCH TIME: 1717428766.298355
[06/03 23:32:46    272s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3272.8MB).
[06/03 23:32:46    272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:3272.8M, EPOCH TIME: 1717428766.302032
[06/03 23:32:46    272s] TotalInstCnt at PhyDesignMc Initialization: 13,748
[06/03 23:32:46    272s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:33 mem=3272.8M
[06/03 23:32:46    272s] ### Creating RouteCongInterface, started
[06/03 23:32:46    272s] 
[06/03 23:32:46    272s] Creating Lib Analyzer ...
[06/03 23:32:46    272s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:32:46    272s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:32:46    272s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:32:46    272s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:32:46    272s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:32:46    272s] 
[06/03 23:32:46    272s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:32:49    276s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:36 mem=3272.8M
[06/03 23:32:49    276s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:36 mem=3272.8M
[06/03 23:32:49    276s] Creating Lib Analyzer, finished. 
[06/03 23:32:49    276s] 
[06/03 23:32:49    276s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:32:49    276s] 
[06/03 23:32:49    276s] #optDebug: {0, 1.000}
[06/03 23:32:49    276s] ### Creating RouteCongInterface, finished
[06/03 23:32:49    276s] {MG  {5 0 69.8 1.2957} }
[06/03 23:32:50    277s] *info: 27 io nets excluded
[06/03 23:32:50    277s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:32:50    277s] *info: 2 clock nets excluded
[06/03 23:32:50    277s] *info: 23 multi-driver nets excluded.
[06/03 23:32:50    277s] *info: 180 no-driver nets excluded.
[06/03 23:32:50    277s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3499.8M, EPOCH TIME: 1717428770.866504
[06/03 23:32:50    277s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3499.8M, EPOCH TIME: 1717428770.867091
[06/03 23:32:50    277s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/03 23:32:51    277s] Info: End MT loop @oiCellDelayCachingJob.
[06/03 23:32:51    278s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:32:51    278s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:51    278s] ** GigaOpt Global Opt WNS Slack -6.399  TNS Slack -3755.581 
[06/03 23:32:51    278s] +--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:32:51    278s] |  WNS   |   TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/03 23:32:51    278s] +--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:32:51    278s] |  -6.399|-3755.581|   50.61%|   0:00:00.0| 3499.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:32:53    297s] |  -6.399|-3706.843|   50.58%|   0:00:02.0| 3795.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:32:54    299s] |  -6.399|-3706.567|   50.59%|   0:00:01.0| 3807.5M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:32:54    301s] |  -6.399|-3706.567|   50.59%|   0:00:00.0| 3819.2M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:32:56    313s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:56    313s] |  -3.272| -560.694|   50.83%|   0:00:02.0| 3819.2M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:32:59    329s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:32:59    329s] |  -3.272| -446.634|   50.83%|   0:00:03.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:32:59    330s] |  -3.272| -446.634|   50.83%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:32:59    331s] |  -3.272| -446.634|   50.83%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:33:00    336s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:00    336s] |  -2.181| -198.363|   50.92%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:01    344s] |  -2.181| -196.835|   50.92%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:01    345s] |  -2.181| -196.835|   50.92%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:02    346s] |  -2.181| -196.835|   50.92%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:02    349s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:02    349s] |  -1.779| -121.672|   51.02%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[5]/D               |
[06/03 23:33:03    356s] |  -1.779| -121.083|   51.02%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[5]/D               |
[06/03 23:33:03    357s] |  -1.779| -121.083|   51.02%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[5]/D               |
[06/03 23:33:03    357s] |  -1.779| -121.083|   51.02%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[5]/D               |
[06/03 23:33:04    359s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:04    359s] |  -1.673| -103.535|   51.08%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[12]/D              |
[06/03 23:33:05    365s] |  -1.673| -103.530|   51.09%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[12]/D              |
[06/03 23:33:05    365s] |  -1.673| -103.530|   51.09%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[12]/D              |
[06/03 23:33:05    366s] |  -1.673| -103.530|   51.09%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[12]/D              |
[06/03 23:33:05    368s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:05    368s] |  -1.522|  -91.412|   51.13%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:06    372s] |  -1.522|  -91.321|   51.13%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:06    373s] |  -1.522|  -91.321|   51.13%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:06    373s] |  -1.522|  -91.321|   51.13%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:07    375s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:07    375s] |  -1.436|  -85.667|   51.17%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:08    379s] |  -1.436|  -85.533|   51.17%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:08    380s] |  -1.436|  -85.175|   51.18%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:08    380s] |  -1.436|  -85.175|   51.18%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:33:08    381s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:08    381s] |  -1.413|  -83.666|   51.20%|   0:00:00.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[35]/D              |
[06/03 23:33:09    384s] |  -1.413|  -83.871|   51.19%|   0:00:01.0| 3829.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[35]/D              |
[06/03 23:33:09    384s] +--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:33:09    384s] 
[06/03 23:33:09    384s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:46 real=0:00:18.0 mem=3829.3M) ***
[06/03 23:33:09    384s] 
[06/03 23:33:09    384s] *** Finish pre-CTS Setup Fixing (cpu=0:01:46 real=0:00:18.0 mem=3829.3M) ***
[06/03 23:33:09    384s] Bottom Preferred Layer:
[06/03 23:33:09    384s]     None
[06/03 23:33:09    384s] Via Pillar Rule:
[06/03 23:33:09    384s]     None
[06/03 23:33:09    384s] ** GigaOpt Global Opt End WNS Slack -1.413  TNS Slack -83.871 
[06/03 23:33:09    384s] Total-nets :: 14035, Stn-nets :: 1369, ratio :: 9.75419 %, Total-len 492882, Stn-len 80618.8
[06/03 23:33:09    384s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3619.9M, EPOCH TIME: 1717428789.117551
[06/03 23:33:09    384s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.043, MEM:3283.3M, EPOCH TIME: 1717428789.160615
[06/03 23:33:09    384s] TotalInstCnt at PhyDesignMc Destruction: 13,809
[06/03 23:33:09    384s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.5
[06/03 23:33:09    384s] *** GlobalOpt #1 [finish] : cpu/real = 0:01:52.1/0:00:22.9 (4.9), totSession cpu/real = 0:06:24.7/0:09:55.5 (0.6), mem = 3283.3M
[06/03 23:33:09    384s] 
[06/03 23:33:09    384s] =============================================================================================
[06/03 23:33:09    384s]  Step TAT Report for GlobalOpt #1                                               21.13-s100_1
[06/03 23:33:09    384s] =============================================================================================
[06/03 23:33:09    384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:33:09    384s] ---------------------------------------------------------------------------------------------
[06/03 23:33:09    384s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/03 23:33:09    384s] [ LibAnalyzerInit        ]      1   0:00:03.3  (  14.3 % )     0:00:03.3 /  0:00:03.3    1.0
[06/03 23:33:09    384s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:33:09    384s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.5
[06/03 23:33:09    384s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.3 /  0:00:03.4    1.0
[06/03 23:33:09    384s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:33:09    384s] [ BottleneckAnalyzerInit ]      8   0:00:02.8  (  12.2 % )     0:00:02.8 /  0:00:16.8    6.0
[06/03 23:33:09    384s] [ TransformInit          ]      1   0:00:01.2  (   5.1 % )     0:00:01.2 /  0:00:01.2    1.0
[06/03 23:33:09    384s] [ OptSingleIteration     ]     29   0:00:00.2  (   1.0 % )     0:00:14.8 /  0:01:29.4    6.0
[06/03 23:33:09    384s] [ OptGetWeight           ]     29   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.8
[06/03 23:33:09    384s] [ OptEval                ]     29   0:00:06.4  (  28.1 % )     0:00:06.4 /  0:00:48.4    7.5
[06/03 23:33:09    384s] [ OptCommit              ]     29   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    0.9
[06/03 23:33:09    384s] [ PostCommitDelayUpdate  ]     29   0:00:00.4  (   2.0 % )     0:00:02.3 /  0:00:08.7    3.8
[06/03 23:33:09    384s] [ IncrDelayCalc          ]    202   0:00:01.8  (   8.1 % )     0:00:01.8 /  0:00:08.4    4.5
[06/03 23:33:09    384s] [ SetupOptGetWorkingSet  ]     29   0:00:01.8  (   8.0 % )     0:00:01.8 /  0:00:11.1    6.1
[06/03 23:33:09    384s] [ SetupOptGetActiveNode  ]     29   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:02.8    6.9
[06/03 23:33:09    384s] [ SetupOptSlackGraph     ]     29   0:00:02.1  (   9.3 % )     0:00:02.1 /  0:00:13.0    6.1
[06/03 23:33:09    384s] [ IncrTimingUpdate       ]     18   0:00:00.9  (   3.9 % )     0:00:00.9 /  0:00:04.6    5.1
[06/03 23:33:09    384s] [ MISC                   ]          0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:01.0    1.7
[06/03 23:33:09    384s] ---------------------------------------------------------------------------------------------
[06/03 23:33:09    384s]  GlobalOpt #1 TOTAL                 0:00:22.9  ( 100.0 % )     0:00:22.9 /  0:01:52.1    4.9
[06/03 23:33:09    384s] ---------------------------------------------------------------------------------------------
[06/03 23:33:09    384s] 
[06/03 23:33:09    384s] End: GigaOpt Global Optimization
[06/03 23:33:09    384s] *** Timing NOT met, worst failing slack is -1.413
[06/03 23:33:09    384s] *** Check timing (0:00:00.0)
[06/03 23:33:09    384s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:33:09    384s] Deleting Lib Analyzer.
[06/03 23:33:09    384s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/03 23:33:09    384s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:33:09    384s] Info: 27 io nets excluded
[06/03 23:33:09    384s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:33:09    384s] ### Creating LA Mngr. totSessionCpu=0:06:25 mem=3283.3M
[06/03 23:33:09    384s] ### Creating LA Mngr, finished. totSessionCpu=0:06:25 mem=3283.3M
[06/03 23:33:09    384s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/03 23:33:09    384s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:33:09    384s] ### Creating PhyDesignMc. totSessionCpu=0:06:25 mem=3632.5M
[06/03 23:33:09    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:3632.5M, EPOCH TIME: 1717428789.276628
[06/03 23:33:09    384s] z: 2, totalTracks: 1
[06/03 23:33:09    384s] z: 4, totalTracks: 1
[06/03 23:33:09    384s] z: 6, totalTracks: 1
[06/03 23:33:09    384s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:33:09    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3632.5M, EPOCH TIME: 1717428789.293868
[06/03 23:33:09    384s] 
[06/03 23:33:09    384s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:33:09    384s] OPERPROF:     Starting CMU at level 3, MEM:3760.5M, EPOCH TIME: 1717428789.326538
[06/03 23:33:09    384s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:3792.5M, EPOCH TIME: 1717428789.333342
[06/03 23:33:09    384s] 
[06/03 23:33:09    384s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:33:09    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:3664.5M, EPOCH TIME: 1717428789.336673
[06/03 23:33:09    384s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3664.5M, EPOCH TIME: 1717428789.336793
[06/03 23:33:09    384s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:3664.5M, EPOCH TIME: 1717428789.340555
[06/03 23:33:09    384s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3664.5MB).
[06/03 23:33:09    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:3664.5M, EPOCH TIME: 1717428789.344573
[06/03 23:33:09    385s] TotalInstCnt at PhyDesignMc Initialization: 13,809
[06/03 23:33:09    385s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:25 mem=3664.5M
[06/03 23:33:09    385s] Begin: Area Reclaim Optimization
[06/03 23:33:09    385s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:06:25.1/0:09:55.7 (0.6), mem = 3664.5M
[06/03 23:33:09    385s] 
[06/03 23:33:09    385s] Creating Lib Analyzer ...
[06/03 23:33:09    385s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:33:09    385s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:33:09    385s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:33:09    385s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:33:09    385s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:33:09    385s] 
[06/03 23:33:09    385s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:33:12    388s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:28 mem=3666.5M
[06/03 23:33:12    388s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:28 mem=3666.5M
[06/03 23:33:12    388s] Creating Lib Analyzer, finished. 
[06/03 23:33:12    388s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.6
[06/03 23:33:12    388s] ### Creating RouteCongInterface, started
[06/03 23:33:12    388s] 
[06/03 23:33:12    388s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:33:12    388s] 
[06/03 23:33:12    388s] #optDebug: {0, 1.000}
[06/03 23:33:12    388s] ### Creating RouteCongInterface, finished
[06/03 23:33:12    388s] {MG  {5 0 69.8 1.2957} }
[06/03 23:33:13    389s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3666.5M, EPOCH TIME: 1717428793.469601
[06/03 23:33:13    389s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3666.5M, EPOCH TIME: 1717428793.470245
[06/03 23:33:13    389s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:33:13    389s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:13    389s] Reclaim Optimization WNS Slack -1.413  TNS Slack -83.871 Density 51.19
[06/03 23:33:13    389s] +---------+---------+--------+--------+------------+--------+
[06/03 23:33:13    389s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 23:33:13    389s] +---------+---------+--------+--------+------------+--------+
[06/03 23:33:13    389s] |   51.19%|        -|  -1.413| -83.871|   0:00:00.0| 3666.5M|
[06/03 23:33:14    391s] |   51.19%|        0|  -1.413| -83.871|   0:00:01.0| 3678.8M|
[06/03 23:33:14    391s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/03 23:33:14    391s] |   51.19%|        0|  -1.413| -83.871|   0:00:00.0| 3678.8M|
[06/03 23:33:14    392s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:14    393s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:14    393s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:14    394s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:14    395s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:14    395s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:15    396s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:15    397s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:15    399s] |   51.02%|       77|  -1.413| -82.995|   0:00:01.0| 3839.4M|
[06/03 23:33:16    400s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:16    402s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:16    403s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:17    405s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:17    407s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:18    409s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:18    412s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:19    414s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:19    417s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:20    419s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:20    421s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:20    423s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:21    425s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:21    427s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:21    428s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:22    429s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:22    432s] |   46.93%|     3078|  -1.400| -76.448|   0:00:07.0| 3839.4M|
[06/03 23:33:23    432s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:23    433s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:23    433s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:23    433s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:23    436s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:24    436s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:24    438s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:25    441s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:25    441s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:26    443s] |   46.29%|      553|  -1.400| -75.585|   0:00:04.0| 3839.4M|
[06/03 23:33:26    444s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:27    446s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:33:27    446s] |   46.20%|       94|  -1.400| -75.585|   0:00:01.0| 3839.4M|
[06/03 23:33:27    447s] |   46.18%|       14|  -1.400| -75.585|   0:00:00.0| 3839.4M|
[06/03 23:33:27    447s] |   46.17%|        4|  -1.400| -75.585|   0:00:00.0| 3839.4M|
[06/03 23:33:27    447s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/03 23:33:27    447s] |   46.17%|        0|  -1.400| -75.585|   0:00:00.0| 3839.4M|
[06/03 23:33:27    447s] +---------+---------+--------+--------+------------+--------+
[06/03 23:33:27    447s] Reclaim Optimization End WNS Slack -1.400  TNS Slack -75.585 Density 46.17
[06/03 23:33:27    447s] 
[06/03 23:33:27    447s] ** Summary: Restruct = 0 Buffer Deletion = 20 Declone = 60 Resize = 3607 **
[06/03 23:33:27    447s] --------------------------------------------------------------
[06/03 23:33:27    447s] |                                   | Total     | Sequential |
[06/03 23:33:27    447s] --------------------------------------------------------------
[06/03 23:33:27    447s] | Num insts resized                 |    3248  |     111    |
[06/03 23:33:27    447s] | Num insts undone                  |     114  |       5    |
[06/03 23:33:27    447s] | Num insts Downsized               |    3248  |     111    |
[06/03 23:33:27    447s] | Num insts Samesized               |       0  |       0    |
[06/03 23:33:27    447s] | Num insts Upsized                 |       0  |       0    |
[06/03 23:33:27    447s] | Num multiple commits+uncommits    |     403  |       -    |
[06/03 23:33:27    447s] --------------------------------------------------------------
[06/03 23:33:27    448s] Bottom Preferred Layer:
[06/03 23:33:27    448s]     None
[06/03 23:33:27    448s] Via Pillar Rule:
[06/03 23:33:27    448s]     None
[06/03 23:33:27    448s] 
[06/03 23:33:27    448s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/03 23:33:27    448s] End: Core Area Reclaim Optimization (cpu = 0:01:03) (real = 0:00:18.0) **
[06/03 23:33:27    448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.6
[06/03 23:33:27    448s] *** AreaOpt #1 [finish] : cpu/real = 0:01:02.9/0:00:18.5 (3.4), totSession cpu/real = 0:07:28.0/0:10:14.2 (0.7), mem = 3839.4M
[06/03 23:33:27    448s] 
[06/03 23:33:27    448s] =============================================================================================
[06/03 23:33:27    448s]  Step TAT Report for AreaOpt #1                                                 21.13-s100_1
[06/03 23:33:27    448s] =============================================================================================
[06/03 23:33:27    448s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:33:27    448s] ---------------------------------------------------------------------------------------------
[06/03 23:33:27    448s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/03 23:33:27    448s] [ LibAnalyzerInit        ]      1   0:00:03.3  (  17.9 % )     0:00:03.3 /  0:00:03.4    1.0
[06/03 23:33:27    448s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:33:27    448s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/03 23:33:27    448s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:33:27    448s] [ OptSingleIteration     ]      9   0:00:00.3  (   1.8 % )     0:00:13.8 /  0:00:58.1    4.2
[06/03 23:33:27    448s] [ OptGetWeight           ]    250   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[06/03 23:33:27    448s] [ OptEval                ]    250   0:00:02.8  (  15.2 % )     0:00:02.8 /  0:00:19.4    6.9
[06/03 23:33:27    448s] [ OptCommit              ]    250   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[06/03 23:33:27    448s] [ PostCommitDelayUpdate  ]    293   0:00:01.5  (   8.2 % )     0:00:06.7 /  0:00:21.8    3.2
[06/03 23:33:27    448s] [ IncrDelayCalc          ]    772   0:00:05.2  (  28.2 % )     0:00:05.2 /  0:00:20.3    3.9
[06/03 23:33:27    448s] [ IncrTimingUpdate       ]    140   0:00:03.6  (  19.4 % )     0:00:03.6 /  0:00:15.9    4.4
[06/03 23:33:27    448s] [ MISC                   ]          0:00:01.2  (   6.6 % )     0:00:01.2 /  0:00:01.2    1.0
[06/03 23:33:27    448s] ---------------------------------------------------------------------------------------------
[06/03 23:33:27    448s]  AreaOpt #1 TOTAL                   0:00:18.5  ( 100.0 % )     0:00:18.5 /  0:01:02.9    3.4
[06/03 23:33:27    448s] ---------------------------------------------------------------------------------------------
[06/03 23:33:27    448s] 
[06/03 23:33:27    448s] Executing incremental physical updates
[06/03 23:33:27    448s] Executing incremental physical updates
[06/03 23:33:27    448s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3628.4M, EPOCH TIME: 1717428807.945535
[06/03 23:33:27    448s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.029, MEM:3306.9M, EPOCH TIME: 1717428807.975003
[06/03 23:33:27    448s] TotalInstCnt at PhyDesignMc Destruction: 13,729
[06/03 23:33:27    448s] End: Area Reclaim Optimization (cpu=0:01:03, real=0:00:18, mem=3306.92M, totSessionCpu=0:07:28).
[06/03 23:33:28    448s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3306.9M, EPOCH TIME: 1717428808.254572
[06/03 23:33:28    448s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.035, MEM:3306.9M, EPOCH TIME: 1717428808.290013
[06/03 23:33:28    448s] **INFO: Flow update: Design is easy to close.
[06/03 23:33:28    448s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:07:28.4/0:10:14.6 (0.7), mem = 3306.9M
[06/03 23:33:28    448s] 
[06/03 23:33:28    448s] *** Start incrementalPlace ***
[06/03 23:33:28    448s] User Input Parameters:
[06/03 23:33:28    448s] - Congestion Driven    : On
[06/03 23:33:28    448s] - Timing Driven        : On
[06/03 23:33:28    448s] - Area-Violation Based : On
[06/03 23:33:28    448s] - Start Rollback Level : -5
[06/03 23:33:28    448s] - Legalized            : On
[06/03 23:33:28    448s] - Window Based         : Off
[06/03 23:33:28    448s] - eDen incr mode       : Off
[06/03 23:33:28    448s] - Small incr mode      : Off
[06/03 23:33:28    448s] 
[06/03 23:33:28    448s] no activity file in design. spp won't run.
[06/03 23:33:28    448s] Effort level <high> specified for reg2reg path_group
[06/03 23:33:28    449s] No Views given, use default active views for adaptive view pruning
[06/03 23:33:28    449s] SKP will enable view:
[06/03 23:33:28    449s]   av_scan_mode_max
[06/03 23:33:28    449s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3308.9M, EPOCH TIME: 1717428808.735182
[06/03 23:33:28    449s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.016, MEM:3308.9M, EPOCH TIME: 1717428808.750685
[06/03 23:33:28    449s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3308.9M, EPOCH TIME: 1717428808.750829
[06/03 23:33:28    449s] Starting Early Global Route congestion estimation: mem = 3308.9M
[06/03 23:33:28    449s] (I)      ==================== Layers =====================
[06/03 23:33:28    449s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:33:28    449s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:33:28    449s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:33:28    449s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:33:28    449s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:33:28    449s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:33:28    449s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:33:28    449s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:33:28    449s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:33:28    449s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:33:28    449s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:33:28    449s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:33:28    449s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:33:28    449s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:33:28    449s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:33:28    449s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:33:28    449s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:33:28    449s] (I)      Started Import and model ( Curr Mem: 3308.92 MB )
[06/03 23:33:28    449s] (I)      Default pattern map key = CHIP_default.
[06/03 23:33:28    449s] (I)      == Non-default Options ==
[06/03 23:33:28    449s] (I)      Maximum routing layer                              : 6
[06/03 23:33:28    449s] (I)      Number of threads                                  : 8
[06/03 23:33:28    449s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 23:33:28    449s] (I)      Method to set GCell size                           : row
[06/03 23:33:28    449s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:33:28    449s] (I)      Use row-based GCell size
[06/03 23:33:28    449s] (I)      Use row-based GCell align
[06/03 23:33:28    449s] (I)      layer 0 area = 176400
[06/03 23:33:28    449s] (I)      layer 1 area = 194000
[06/03 23:33:28    449s] (I)      layer 2 area = 194000
[06/03 23:33:28    449s] (I)      layer 3 area = 194000
[06/03 23:33:28    449s] (I)      layer 4 area = 194000
[06/03 23:33:28    449s] (I)      layer 5 area = 9000000
[06/03 23:33:28    449s] (I)      GCell unit size   : 5040
[06/03 23:33:28    449s] (I)      GCell multiplier  : 1
[06/03 23:33:28    449s] (I)      GCell row height  : 5040
[06/03 23:33:28    449s] (I)      Actual row height : 5040
[06/03 23:33:28    449s] (I)      GCell align ref   : 220100 220200
[06/03 23:33:28    449s] [NR-eGR] Track table information for default rule: 
[06/03 23:33:28    449s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:33:28    449s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:33:28    449s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:33:28    449s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:33:28    449s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:33:28    449s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:33:28    449s] (I)      =================== Default via ====================
[06/03 23:33:28    449s] (I)      +---+------------------+---------------------------+
[06/03 23:33:28    449s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:33:28    449s] (I)      +---+------------------+---------------------------+
[06/03 23:33:28    449s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:33:28    449s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:33:28    449s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:33:28    449s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:33:28    449s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:33:28    449s] (I)      +---+------------------+---------------------------+
[06/03 23:33:28    449s] [NR-eGR] Read 32964 PG shapes
[06/03 23:33:28    449s] [NR-eGR] Read 0 clock shapes
[06/03 23:33:28    449s] [NR-eGR] Read 0 other shapes
[06/03 23:33:28    449s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:33:28    449s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:33:28    449s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:33:28    449s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:33:28    449s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:33:28    449s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:33:28    449s] [NR-eGR] #Other Blockages    : 0
[06/03 23:33:28    449s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:33:28    449s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:33:28    449s] [NR-eGR] Read 13955 nets ( ignored 0 )
[06/03 23:33:28    449s] (I)      early_global_route_priority property id does not exist.
[06/03 23:33:28    449s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:33:28    449s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:33:28    449s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:33:28    449s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:33:28    449s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:33:28    449s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:33:28    449s] (I)      Number of ignored nets                =      0
[06/03 23:33:28    449s] (I)      Number of connected nets              =      0
[06/03 23:33:28    449s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:33:28    449s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:33:28    449s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:33:28    449s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:33:28    449s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:33:28    449s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:33:28    449s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:33:28    449s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:33:28    449s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:33:28    449s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:33:28    449s] (I)      Ndr track 0 does not exist
[06/03 23:33:28    449s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:33:28    449s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:33:28    449s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:33:28    449s] (I)      Site width          :   620  (dbu)
[06/03 23:33:28    449s] (I)      Row height          :  5040  (dbu)
[06/03 23:33:28    449s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:33:28    449s] (I)      GCell width         :  5040  (dbu)
[06/03 23:33:28    449s] (I)      GCell height        :  5040  (dbu)
[06/03 23:33:28    449s] (I)      Grid                :   268   268     6
[06/03 23:33:28    449s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:33:28    449s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:33:28    449s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:33:28    449s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:33:28    449s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:33:28    449s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:33:28    449s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:33:28    449s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:33:28    449s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:33:28    449s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:33:28    449s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:33:28    449s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:33:28    449s] (I)      --------------------------------------------------------
[06/03 23:33:28    449s] 
[06/03 23:33:28    449s] [NR-eGR] ============ Routing rule table ============
[06/03 23:33:28    449s] [NR-eGR] Rule id: 0  Nets: 13951
[06/03 23:33:28    449s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:33:28    449s] (I)                    Layer    2    3    4    5     6 
[06/03 23:33:28    449s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:33:28    449s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:33:28    449s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:33:28    449s] [NR-eGR] ========================================
[06/03 23:33:28    449s] [NR-eGR] 
[06/03 23:33:28    449s] (I)      =============== Blocked Tracks ===============
[06/03 23:33:28    449s] (I)      +-------+---------+----------+---------------+
[06/03 23:33:28    449s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:33:28    449s] (I)      +-------+---------+----------+---------------+
[06/03 23:33:28    449s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:33:28    449s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:33:28    449s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:33:28    449s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:33:28    449s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:33:28    449s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:33:28    449s] (I)      +-------+---------+----------+---------------+
[06/03 23:33:28    449s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 3319.23 MB )
[06/03 23:33:28    449s] (I)      Reset routing kernel
[06/03 23:33:28    449s] (I)      Started Global Routing ( Curr Mem: 3319.23 MB )
[06/03 23:33:28    449s] (I)      totalPins=44460  totalGlobalPin=42502 (95.60%)
[06/03 23:33:28    449s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:33:28    449s] [NR-eGR] Layer group 1: route 13951 net(s) in layer range [2, 6]
[06/03 23:33:28    449s] (I)      
[06/03 23:33:28    449s] (I)      ============  Phase 1a Route ============
[06/03 23:33:29    449s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 20
[06/03 23:33:29    449s] (I)      Usage: 95571 = (44007 H, 51564 V) = (5.89% H, 6.89% V) = (2.218e+05um H, 2.599e+05um V)
[06/03 23:33:29    449s] (I)      
[06/03 23:33:29    449s] (I)      ============  Phase 1b Route ============
[06/03 23:33:29    449s] (I)      Usage: 95571 = (44007 H, 51564 V) = (5.89% H, 6.89% V) = (2.218e+05um H, 2.599e+05um V)
[06/03 23:33:29    449s] (I)      Overflow of layer group 1: 0.03% H + 0.05% V. EstWL: 4.816778e+05um
[06/03 23:33:29    449s] (I)      Congestion metric : 0.03%H 0.05%V, 0.08%HV
[06/03 23:33:29    449s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:33:29    449s] (I)      
[06/03 23:33:29    449s] (I)      ============  Phase 1c Route ============
[06/03 23:33:29    449s] (I)      Level2 Grid: 54 x 54
[06/03 23:33:29    449s] (I)      Usage: 95571 = (44007 H, 51564 V) = (5.89% H, 6.89% V) = (2.218e+05um H, 2.599e+05um V)
[06/03 23:33:29    449s] (I)      
[06/03 23:33:29    449s] (I)      ============  Phase 1d Route ============
[06/03 23:33:29    449s] (I)      Usage: 95575 = (44010 H, 51565 V) = (5.89% H, 6.89% V) = (2.218e+05um H, 2.599e+05um V)
[06/03 23:33:29    449s] (I)      
[06/03 23:33:29    449s] (I)      ============  Phase 1e Route ============
[06/03 23:33:29    449s] (I)      Usage: 95575 = (44010 H, 51565 V) = (5.89% H, 6.89% V) = (2.218e+05um H, 2.599e+05um V)
[06/03 23:33:29    449s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 4.816980e+05um
[06/03 23:33:29    449s] (I)      
[06/03 23:33:29    449s] (I)      ============  Phase 1l Route ============
[06/03 23:33:29    450s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:33:29    450s] (I)      Layer  2:     348453     60684        21      214167      367514    (36.82%) 
[06/03 23:33:29    450s] (I)      Layer  3:     393045     43496         0      237114      406890    (36.82%) 
[06/03 23:33:29    450s] (I)      Layer  4:     310785      7782         0      260999      320682    (44.87%) 
[06/03 23:33:29    450s] (I)      Layer  5:     351804       634         0      284139      359865    (44.12%) 
[06/03 23:33:29    450s] (I)      Layer  6:      90776        21         0       54123       91297    (37.22%) 
[06/03 23:33:29    450s] (I)      Total:       1494863    112617        21     1050541     1546247    (40.46%) 
[06/03 23:33:29    450s] (I)      
[06/03 23:33:29    450s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:33:29    450s] [NR-eGR]                        OverCon           OverCon            
[06/03 23:33:29    450s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/03 23:33:29    450s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[06/03 23:33:29    450s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:33:29    450s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:33:29    450s] [NR-eGR]  metal2 ( 2)        11( 0.02%)         3( 0.01%)   ( 0.03%) 
[06/03 23:33:29    450s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:33:29    450s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:33:29    450s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:33:29    450s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:33:29    450s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:33:29    450s] [NR-eGR]        Total        11( 0.01%)         3( 0.00%)   ( 0.01%) 
[06/03 23:33:29    450s] [NR-eGR] 
[06/03 23:33:29    450s] (I)      Finished Global Routing ( CPU: 0.60 sec, Real: 0.23 sec, Curr Mem: 3319.24 MB )
[06/03 23:33:29    450s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:33:29    450s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:33:29    450s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 3319.2M
[06/03 23:33:29    450s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.770, REAL:0.414, MEM:3319.2M, EPOCH TIME: 1717428809.164353
[06/03 23:33:29    450s] OPERPROF: Starting HotSpotCal at level 1, MEM:3319.2M, EPOCH TIME: 1717428809.164487
[06/03 23:33:29    450s] [hotspot] +------------+---------------+---------------+
[06/03 23:33:29    450s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 23:33:29    450s] [hotspot] +------------+---------------+---------------+
[06/03 23:33:29    450s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 23:33:29    450s] [hotspot] +------------+---------------+---------------+
[06/03 23:33:29    450s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:33:29    450s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 23:33:29    450s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:3319.2M, EPOCH TIME: 1717428809.173998
[06/03 23:33:29    450s] 
[06/03 23:33:29    450s] === incrementalPlace Internal Loop 1 ===
[06/03 23:33:29    450s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/03 23:33:29    450s] OPERPROF: Starting IPInitSPData at level 1, MEM:3319.2M, EPOCH TIME: 1717428809.174868
[06/03 23:33:29    450s] z: 2, totalTracks: 1
[06/03 23:33:29    450s] z: 4, totalTracks: 1
[06/03 23:33:29    450s] z: 6, totalTracks: 1
[06/03 23:33:29    450s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:33:29    450s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3319.2M, EPOCH TIME: 1717428809.192159
[06/03 23:33:29    450s] 
[06/03 23:33:29    450s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:33:29    450s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.029, MEM:3319.2M, EPOCH TIME: 1717428809.221477
[06/03 23:33:29    450s] OPERPROF:   Starting post-place ADS at level 2, MEM:3319.2M, EPOCH TIME: 1717428809.221662
[06/03 23:33:29    450s] ADSU 0.462 -> 0.462. site 264060.000 -> 264060.000. GS 40.320
[06/03 23:33:29    450s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.055, MEM:3319.2M, EPOCH TIME: 1717428809.276599
[06/03 23:33:29    450s] OPERPROF:   Starting spMPad at level 2, MEM:3317.2M, EPOCH TIME: 1717428809.285568
[06/03 23:33:29    450s] OPERPROF:     Starting spContextMPad at level 3, MEM:3317.2M, EPOCH TIME: 1717428809.286883
[06/03 23:33:29    450s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3317.2M, EPOCH TIME: 1717428809.286997
[06/03 23:33:29    450s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.014, MEM:3317.2M, EPOCH TIME: 1717428809.299618
[06/03 23:33:29    450s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3317.2M, EPOCH TIME: 1717428809.309082
[06/03 23:33:29    450s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:3317.2M, EPOCH TIME: 1717428809.310559
[06/03 23:33:29    450s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3317.2M, EPOCH TIME: 1717428809.312481
[06/03 23:33:29    450s] no activity file in design. spp won't run.
[06/03 23:33:29    450s] [spp] 0
[06/03 23:33:29    450s] [adp] 0:1:1:3
[06/03 23:33:29    450s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.006, MEM:3317.2M, EPOCH TIME: 1717428809.318080
[06/03 23:33:29    450s] SP #FI/SF FL/PI 0/0 13729/0
[06/03 23:33:29    450s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.160, REAL:0.147, MEM:3317.2M, EPOCH TIME: 1717428809.321424
[06/03 23:33:29    450s] PP off. flexM 0
[06/03 23:33:29    450s] OPERPROF: Starting CDPad at level 1, MEM:3317.2M, EPOCH TIME: 1717428809.336598
[06/03 23:33:29    450s] 3DP is on.
[06/03 23:33:29    450s] 3DP OF M2 0.009, M4 0.000. Diff 0, Offset 0
[06/03 23:33:29    450s] design sh 0.114.
[06/03 23:33:29    450s] design sh 0.114.
[06/03 23:33:29    450s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/03 23:33:29    450s] design sh 0.114.
[06/03 23:33:29    450s] CDPadU 0.622 -> 0.513. R=0.462, N=13729, GS=5.040
[06/03 23:33:29    450s] OPERPROF: Finished CDPad at level 1, CPU:0.590, REAL:0.116, MEM:3317.2M, EPOCH TIME: 1717428809.452353
[06/03 23:33:29    450s] OPERPROF: Starting InitSKP at level 1, MEM:3317.2M, EPOCH TIME: 1717428809.452550
[06/03 23:33:29    450s] no activity file in design. spp won't run.
[06/03 23:33:29    452s] no activity file in design. spp won't run.
[06/03 23:33:30    455s] *** Finished SKP initialization (cpu=0:00:04.5, real=0:00:01.0)***
[06/03 23:33:30    455s] OPERPROF: Finished InitSKP at level 1, CPU:4.480, REAL:1.357, MEM:3564.0M, EPOCH TIME: 1717428810.809150
[06/03 23:33:30    455s] NP #FI/FS/SF FL/PI: 0/330/0 13729/0
[06/03 23:33:30    455s] no activity file in design. spp won't run.
[06/03 23:33:30    455s] 
[06/03 23:33:30    455s] AB Est...
[06/03 23:33:30    455s] OPERPROF: Starting npPlace at level 1, MEM:3566.0M, EPOCH TIME: 1717428810.857633
[06/03 23:33:30    455s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.059, MEM:3591.5M, EPOCH TIME: 1717428810.916392
[06/03 23:33:30    455s] Iteration  4: Skipped, with CDP Off
[06/03 23:33:30    455s] 
[06/03 23:33:30    455s] AB Est...
[06/03 23:33:30    455s] OPERPROF: Starting npPlace at level 1, MEM:3623.5M, EPOCH TIME: 1717428810.930733
[06/03 23:33:30    455s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.038, MEM:3591.5M, EPOCH TIME: 1717428810.968435
[06/03 23:33:30    455s] Iteration  5: Skipped, with CDP Off
[06/03 23:33:30    455s] 
[06/03 23:33:30    455s] AB Est...
[06/03 23:33:30    455s] OPERPROF: Starting npPlace at level 1, MEM:3623.5M, EPOCH TIME: 1717428810.982253
[06/03 23:33:31    456s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.038, MEM:3591.5M, EPOCH TIME: 1717428811.020681
[06/03 23:33:31    456s] Iteration  6: Skipped, with CDP Off
[06/03 23:33:31    456s] OPERPROF: Starting npPlace at level 1, MEM:3719.5M, EPOCH TIME: 1717428811.080320
[06/03 23:33:34    471s] Iteration  7: Total net bbox = 3.585e+05 (1.72e+05 1.87e+05)
[06/03 23:33:34    471s]               Est.  stn bbox = 3.838e+05 (1.85e+05 1.99e+05)
[06/03 23:33:34    471s]               cpu = 0:00:15.4 real = 0:00:03.0 mem = 4027.7M
[06/03 23:33:34    471s] OPERPROF: Finished npPlace at level 1, CPU:15.560, REAL:3.153, MEM:3931.7M, EPOCH TIME: 1717428814.233776
[06/03 23:33:34    471s] no activity file in design. spp won't run.
[06/03 23:33:34    471s] NP #FI/FS/SF FL/PI: 0/330/0 13729/0
[06/03 23:33:34    471s] no activity file in design. spp won't run.
[06/03 23:33:34    472s] OPERPROF: Starting npPlace at level 1, MEM:3899.7M, EPOCH TIME: 1717428814.351385
[06/03 23:33:38    491s] Iteration  8: Total net bbox = 3.628e+05 (1.77e+05 1.86e+05)
[06/03 23:33:38    491s]               Est.  stn bbox = 3.888e+05 (1.90e+05 1.99e+05)
[06/03 23:33:38    491s]               cpu = 0:00:19.8 real = 0:00:04.0 mem = 4019.7M
[06/03 23:33:38    491s] OPERPROF: Finished npPlace at level 1, CPU:19.840, REAL:3.669, MEM:3923.7M, EPOCH TIME: 1717428818.020675
[06/03 23:33:38    492s] Legalizing MH Cells... 0 / 0 (level 6)
[06/03 23:33:38    492s] No instances found in the vector
[06/03 23:33:38    492s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3795.7M, DRC: 0)
[06/03 23:33:38    492s] 0 (out of 0) MH cells were successfully legalized.
[06/03 23:33:38    492s] no activity file in design. spp won't run.
[06/03 23:33:38    492s] NP #FI/FS/SF FL/PI: 0/330/0 13729/0
[06/03 23:33:38    492s] no activity file in design. spp won't run.
[06/03 23:33:38    492s] OPERPROF: Starting npPlace at level 1, MEM:3891.7M, EPOCH TIME: 1717428818.129922
[06/03 23:33:47    542s] Iteration  9: Total net bbox = 3.758e+05 (1.85e+05 1.91e+05)
[06/03 23:33:47    542s]               Est.  stn bbox = 4.027e+05 (1.98e+05 2.04e+05)
[06/03 23:33:47    542s]               cpu = 0:00:50.0 real = 0:00:09.0 mem = 4019.7M
[06/03 23:33:47    542s] OPERPROF: Finished npPlace at level 1, CPU:50.100, REAL:9.227, MEM:3923.7M, EPOCH TIME: 1717428827.356500
[06/03 23:33:47    542s] Legalizing MH Cells... 0 / 0 (level 7)
[06/03 23:33:47    542s] No instances found in the vector
[06/03 23:33:47    542s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3795.7M, DRC: 0)
[06/03 23:33:47    542s] 0 (out of 0) MH cells were successfully legalized.
[06/03 23:33:47    542s] no activity file in design. spp won't run.
[06/03 23:33:47    542s] NP #FI/FS/SF FL/PI: 0/330/0 13729/0
[06/03 23:33:47    542s] no activity file in design. spp won't run.
[06/03 23:33:47    542s] OPERPROF: Starting npPlace at level 1, MEM:3891.7M, EPOCH TIME: 1717428827.501450
[06/03 23:33:47    542s] Starting Early Global Route supply map. mem = 3891.7M
[06/03 23:33:47    542s] (I)      ==================== Layers =====================
[06/03 23:33:47    542s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:33:47    542s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:33:47    542s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:33:47    542s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:33:47    542s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:33:47    542s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:33:47    542s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:33:47    542s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:33:47    542s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:33:47    542s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:33:47    542s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:33:47    542s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:33:47    542s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:33:47    542s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:33:47    542s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:33:47    542s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:33:47    542s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:33:47    543s] Finished Early Global Route supply map. mem = 3898.7M
[06/03 23:34:08    658s] Iteration 10: Total net bbox = 3.998e+05 (1.96e+05 2.04e+05)
[06/03 23:34:08    658s]               Est.  stn bbox = 4.266e+05 (2.09e+05 2.17e+05)
[06/03 23:34:08    658s]               cpu = 0:01:56 real = 0:00:21.0 mem = 4019.7M
[06/03 23:34:08    658s] OPERPROF: Finished npPlace at level 1, CPU:115.680, REAL:20.674, MEM:3923.7M, EPOCH TIME: 1717428848.175100
[06/03 23:34:08    658s] Legalizing MH Cells... 0 / 0 (level 8)
[06/03 23:34:08    658s] No instances found in the vector
[06/03 23:34:08    658s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3795.7M, DRC: 0)
[06/03 23:34:08    658s] 0 (out of 0) MH cells were successfully legalized.
[06/03 23:34:08    658s] no activity file in design. spp won't run.
[06/03 23:34:08    658s] NP #FI/FS/SF FL/PI: 0/330/0 13729/0
[06/03 23:34:08    658s] no activity file in design. spp won't run.
[06/03 23:34:08    658s] OPERPROF: Starting npPlace at level 1, MEM:3891.7M, EPOCH TIME: 1717428848.300512
[06/03 23:34:08    658s] GP RA stats: MHOnly 0 nrInst 13729 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/03 23:34:11    675s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4147.8M, EPOCH TIME: 1717428851.363947
[06/03 23:34:11    675s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:4147.8M, EPOCH TIME: 1717428851.364219
[06/03 23:34:11    675s] Iteration 11: Total net bbox = 3.846e+05 (1.89e+05 1.95e+05)
[06/03 23:34:11    675s]               Est.  stn bbox = 4.105e+05 (2.02e+05 2.08e+05)
[06/03 23:34:11    675s]               cpu = 0:00:16.9 real = 0:00:03.0 mem = 4051.8M
[06/03 23:34:11    675s] OPERPROF: Finished npPlace at level 1, CPU:17.030, REAL:3.070, MEM:3923.7M, EPOCH TIME: 1717428851.370854
[06/03 23:34:11    675s] Legalizing MH Cells... 0 / 0 (level 9)
[06/03 23:34:11    675s] No instances found in the vector
[06/03 23:34:11    675s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3795.7M, DRC: 0)
[06/03 23:34:11    675s] 0 (out of 0) MH cells were successfully legalized.
[06/03 23:34:11    675s] Move report: Timing Driven Placement moves 13729 insts, mean move: 36.85 um, max move: 298.33 um 
[06/03 23:34:11    675s] 	Max move on inst (FE_OFC1170_n_logic0): (1127.16, 769.56) --> (1126.20, 472.19)
[06/03 23:34:11    675s] no activity file in design. spp won't run.
[06/03 23:34:11    675s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3795.7M, EPOCH TIME: 1717428851.402949
[06/03 23:34:11    675s] Saved padding area to DB
[06/03 23:34:11    675s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3795.7M, EPOCH TIME: 1717428851.404949
[06/03 23:34:11    675s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.005, MEM:3795.7M, EPOCH TIME: 1717428851.410205
[06/03 23:34:11    675s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3795.7M, EPOCH TIME: 1717428851.414402
[06/03 23:34:11    675s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:34:11    675s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.006, MEM:3795.7M, EPOCH TIME: 1717428851.420419
[06/03 23:34:11    675s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3795.7M, EPOCH TIME: 1717428851.428479
[06/03 23:34:11    675s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3795.7M, EPOCH TIME: 1717428851.428977
[06/03 23:34:11    675s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.029, MEM:3795.7M, EPOCH TIME: 1717428851.432080
[06/03 23:34:11    675s] 
[06/03 23:34:11    675s] Finished Incremental Placement (cpu=0:03:46, real=0:00:42.0, mem=3795.7M)
[06/03 23:34:11    675s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/03 23:34:11    675s] Type 'man IMPSP-9025' for more detail.
[06/03 23:34:11    675s] CongRepair sets shifter mode to gplace
[06/03 23:34:11    675s] TDRefine: refinePlace mode is spiral
[06/03 23:34:11    675s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3795.7M, EPOCH TIME: 1717428851.438779
[06/03 23:34:11    675s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3795.7M, EPOCH TIME: 1717428851.438932
[06/03 23:34:11    675s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3795.7M, EPOCH TIME: 1717428851.439154
[06/03 23:34:11    675s] z: 2, totalTracks: 1
[06/03 23:34:11    675s] z: 4, totalTracks: 1
[06/03 23:34:11    675s] z: 6, totalTracks: 1
[06/03 23:34:11    675s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:34:11    675s] All LLGs are deleted
[06/03 23:34:11    675s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3795.7M, EPOCH TIME: 1717428851.451657
[06/03 23:34:11    675s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3795.7M, EPOCH TIME: 1717428851.452062
[06/03 23:34:11    675s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3795.7M, EPOCH TIME: 1717428851.457108
[06/03 23:34:11    675s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3891.7M, EPOCH TIME: 1717428851.461322
[06/03 23:34:11    675s] Core basic site is core_5040
[06/03 23:34:11    675s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3891.7M, EPOCH TIME: 1717428851.474758
[06/03 23:34:11    675s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.008, MEM:3923.7M, EPOCH TIME: 1717428851.483050
[06/03 23:34:11    675s] Fast DP-INIT is on for default
[06/03 23:34:11    675s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:34:11    675s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.027, MEM:3923.7M, EPOCH TIME: 1717428851.488519
[06/03 23:34:11    675s] 
[06/03 23:34:11    675s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:34:11    675s] OPERPROF:         Starting CMU at level 5, MEM:3923.7M, EPOCH TIME: 1717428851.492742
[06/03 23:34:11    676s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.005, MEM:3923.7M, EPOCH TIME: 1717428851.497800
[06/03 23:34:11    676s] 
[06/03 23:34:11    676s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:34:11    676s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.044, MEM:3795.7M, EPOCH TIME: 1717428851.501253
[06/03 23:34:11    676s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3795.7M, EPOCH TIME: 1717428851.501377
[06/03 23:34:11    676s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.004, MEM:3795.7M, EPOCH TIME: 1717428851.505251
[06/03 23:34:11    676s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3795.7MB).
[06/03 23:34:11    676s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.070, MEM:3795.7M, EPOCH TIME: 1717428851.509060
[06/03 23:34:11    676s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.090, REAL:0.070, MEM:3795.7M, EPOCH TIME: 1717428851.509180
[06/03 23:34:11    676s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.2
[06/03 23:34:11    676s] OPERPROF:   Starting RefinePlace at level 2, MEM:3795.7M, EPOCH TIME: 1717428851.509331
[06/03 23:34:11    676s] *** Starting refinePlace (0:11:16 mem=3795.7M) ***
[06/03 23:34:11    676s] Total net bbox length = 4.027e+05 (2.049e+05 1.978e+05) (ext = 9.268e+03)
[06/03 23:34:11    676s] 
[06/03 23:34:11    676s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:34:11    676s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:34:11    676s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:11    676s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:11    676s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3795.7M, EPOCH TIME: 1717428851.541339
[06/03 23:34:11    676s] Starting refinePlace ...
[06/03 23:34:11    676s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:11    676s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:11    676s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/03 23:34:11    676s] ** Cut row section cpu time 0:00:00.0.
[06/03 23:34:11    676s]    Spread Effort: high, pre-route mode, useDDP on.
[06/03 23:34:11    676s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3795.7MB) @(0:11:16 - 0:11:17).
[06/03 23:34:11    676s] Move report: preRPlace moves 13729 insts, mean move: 0.28 um, max move: 7.55 um 
[06/03 23:34:11    676s] 	Max move on inst (Top_in/U9356): (263.60, 361.25) --> (261.02, 356.28)
[06/03 23:34:11    676s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: MOAI1S
[06/03 23:34:11    676s] wireLenOptFixPriorityInst 0 inst fixed
[06/03 23:34:11    676s] tweakage running in 8 threads.
[06/03 23:34:11    676s] Placement tweakage begins.
[06/03 23:34:11    676s] wire length = 4.641e+05
[06/03 23:34:12    678s] wire length = 4.379e+05
[06/03 23:34:12    678s] Placement tweakage ends.
[06/03 23:34:12    678s] Move report: tweak moves 1839 insts, mean move: 5.51 um, max move: 32.24 um 
[06/03 23:34:12    678s] 	Max move on inst (Top_in/FE_OFC1_FE_DBTN1_n7298): (404.86, 784.68) --> (437.10, 784.68)
[06/03 23:34:12    678s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:01.0, mem=3795.7MB) @(0:11:17 - 0:11:18).
[06/03 23:34:12    678s] 
[06/03 23:34:12    678s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:34:12    678s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:34:12    678s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:34:12    678s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:34:12    678s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=3795.7MB) @(0:11:18 - 0:11:19).
[06/03 23:34:12    678s] Move report: Detail placement moves 13729 insts, mean move: 0.99 um, max move: 32.27 um 
[06/03 23:34:12    678s] 	Max move on inst (Top_in/FE_OFC1_FE_DBTN1_n7298): (404.86, 784.71) --> (437.10, 784.68)
[06/03 23:34:12    678s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 3795.7MB
[06/03 23:34:12    678s] Statistics of distance of Instance movement in refine placement:
[06/03 23:34:12    678s]   maximum (X+Y) =        32.27 um
[06/03 23:34:12    678s]   inst (Top_in/FE_OFC1_FE_DBTN1_n7298) with max move: (404.86, 784.705) -> (437.1, 784.68)
[06/03 23:34:12    678s]   mean    (X+Y) =         0.99 um
[06/03 23:34:12    678s] Summary Report:
[06/03 23:34:12    678s] Instances move: 13729 (out of 13729 movable)
[06/03 23:34:12    678s] Instances flipped: 0
[06/03 23:34:12    678s] Mean displacement: 0.99 um
[06/03 23:34:12    678s] Max displacement: 32.27 um (Instance: Top_in/FE_OFC1_FE_DBTN1_n7298) (404.86, 784.705) -> (437.1, 784.68)
[06/03 23:34:12    678s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: INV3
[06/03 23:34:12    678s] Total instances moved : 13729
[06/03 23:34:12    678s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.720, REAL:1.047, MEM:3795.7M, EPOCH TIME: 1717428852.588399
[06/03 23:34:12    678s] Total net bbox length = 3.770e+05 (1.782e+05 1.988e+05) (ext = 9.279e+03)
[06/03 23:34:12    678s] Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 3795.7MB
[06/03 23:34:12    678s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:01.0, mem=3795.7MB) @(0:11:16 - 0:11:19).
[06/03 23:34:12    678s] *** Finished refinePlace (0:11:19 mem=3795.7M) ***
[06/03 23:34:12    678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.2
[06/03 23:34:12    678s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.760, REAL:1.086, MEM:3795.7M, EPOCH TIME: 1717428852.595639
[06/03 23:34:12    678s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3795.7M, EPOCH TIME: 1717428852.595768
[06/03 23:34:12    678s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.070, REAL:0.030, MEM:3778.7M, EPOCH TIME: 1717428852.625393
[06/03 23:34:12    678s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.920, REAL:1.187, MEM:3778.7M, EPOCH TIME: 1717428852.625635
[06/03 23:34:12    678s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3778.7M, EPOCH TIME: 1717428852.626422
[06/03 23:34:12    678s] Starting Early Global Route congestion estimation: mem = 3778.7M
[06/03 23:34:12    678s] (I)      ==================== Layers =====================
[06/03 23:34:12    678s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:34:12    678s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:34:12    678s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:34:12    678s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:34:12    678s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:34:12    678s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:34:12    678s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:34:12    678s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:34:12    678s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:34:12    678s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:34:12    678s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:34:12    678s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:34:12    678s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:34:12    678s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:34:12    678s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:34:12    678s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:34:12    678s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:34:12    678s] (I)      Started Import and model ( Curr Mem: 3778.69 MB )
[06/03 23:34:12    678s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:12    678s] (I)      == Non-default Options ==
[06/03 23:34:12    678s] (I)      Maximum routing layer                              : 6
[06/03 23:34:12    678s] (I)      Number of threads                                  : 8
[06/03 23:34:12    678s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 23:34:12    678s] (I)      Method to set GCell size                           : row
[06/03 23:34:12    678s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:34:12    678s] (I)      Use row-based GCell size
[06/03 23:34:12    678s] (I)      Use row-based GCell align
[06/03 23:34:12    678s] (I)      layer 0 area = 176400
[06/03 23:34:12    678s] (I)      layer 1 area = 194000
[06/03 23:34:12    678s] (I)      layer 2 area = 194000
[06/03 23:34:12    678s] (I)      layer 3 area = 194000
[06/03 23:34:12    678s] (I)      layer 4 area = 194000
[06/03 23:34:12    678s] (I)      layer 5 area = 9000000
[06/03 23:34:12    678s] (I)      GCell unit size   : 5040
[06/03 23:34:12    678s] (I)      GCell multiplier  : 1
[06/03 23:34:12    678s] (I)      GCell row height  : 5040
[06/03 23:34:12    678s] (I)      Actual row height : 5040
[06/03 23:34:12    678s] (I)      GCell align ref   : 220100 220200
[06/03 23:34:12    678s] [NR-eGR] Track table information for default rule: 
[06/03 23:34:12    678s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:34:12    678s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:34:12    678s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:34:12    678s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:34:12    678s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:34:12    678s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:34:12    678s] (I)      =================== Default via ====================
[06/03 23:34:12    678s] (I)      +---+------------------+---------------------------+
[06/03 23:34:12    678s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:34:12    678s] (I)      +---+------------------+---------------------------+
[06/03 23:34:12    678s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:34:12    678s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:34:12    678s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:34:12    678s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:34:12    678s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:34:12    678s] (I)      +---+------------------+---------------------------+
[06/03 23:34:12    678s] [NR-eGR] Read 32964 PG shapes
[06/03 23:34:12    678s] [NR-eGR] Read 0 clock shapes
[06/03 23:34:12    678s] [NR-eGR] Read 0 other shapes
[06/03 23:34:12    678s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:34:12    678s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:34:12    678s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:34:12    678s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:34:12    678s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:34:12    678s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:34:12    678s] [NR-eGR] #Other Blockages    : 0
[06/03 23:34:12    678s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:34:12    678s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:34:12    678s] [NR-eGR] Read 13955 nets ( ignored 0 )
[06/03 23:34:12    678s] (I)      early_global_route_priority property id does not exist.
[06/03 23:34:12    678s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:34:12    678s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:34:12    678s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:34:12    678s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:34:12    678s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:34:12    678s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:34:12    678s] (I)      Number of ignored nets                =      0
[06/03 23:34:12    678s] (I)      Number of connected nets              =      0
[06/03 23:34:12    678s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:34:12    678s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:34:12    678s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:34:12    678s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:34:12    678s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:34:12    678s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:34:12    678s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:34:12    678s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:34:12    678s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:34:12    678s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:34:12    678s] (I)      Ndr track 0 does not exist
[06/03 23:34:12    678s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:34:12    678s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:34:12    678s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:34:12    678s] (I)      Site width          :   620  (dbu)
[06/03 23:34:12    678s] (I)      Row height          :  5040  (dbu)
[06/03 23:34:12    678s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:34:12    678s] (I)      GCell width         :  5040  (dbu)
[06/03 23:34:12    678s] (I)      GCell height        :  5040  (dbu)
[06/03 23:34:12    678s] (I)      Grid                :   268   268     6
[06/03 23:34:12    678s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:34:12    678s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:34:12    678s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:34:12    678s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:34:12    678s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:34:12    678s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:34:12    678s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:34:12    678s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:34:12    678s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:34:12    678s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:34:12    678s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:34:12    678s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:34:12    678s] (I)      --------------------------------------------------------
[06/03 23:34:12    678s] 
[06/03 23:34:12    678s] [NR-eGR] ============ Routing rule table ============
[06/03 23:34:12    678s] [NR-eGR] Rule id: 0  Nets: 13951
[06/03 23:34:12    678s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:34:12    678s] (I)                    Layer    2    3    4    5     6 
[06/03 23:34:12    678s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:34:12    678s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:34:12    678s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:34:12    678s] [NR-eGR] ========================================
[06/03 23:34:12    678s] [NR-eGR] 
[06/03 23:34:12    678s] (I)      =============== Blocked Tracks ===============
[06/03 23:34:12    678s] (I)      +-------+---------+----------+---------------+
[06/03 23:34:12    678s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:34:12    678s] (I)      +-------+---------+----------+---------------+
[06/03 23:34:12    678s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:34:12    678s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:34:12    678s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:34:12    678s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:34:12    678s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:34:12    678s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:34:12    678s] (I)      +-------+---------+----------+---------------+
[06/03 23:34:12    678s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3782.81 MB )
[06/03 23:34:12    678s] (I)      Reset routing kernel
[06/03 23:34:12    678s] (I)      Started Global Routing ( Curr Mem: 3782.81 MB )
[06/03 23:34:12    679s] (I)      totalPins=44460  totalGlobalPin=42287 (95.11%)
[06/03 23:34:12    679s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:34:12    679s] [NR-eGR] Layer group 1: route 13951 net(s) in layer range [2, 6]
[06/03 23:34:12    679s] (I)      
[06/03 23:34:12    679s] (I)      ============  Phase 1a Route ============
[06/03 23:34:12    679s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 19
[06/03 23:34:12    679s] (I)      Usage: 83439 = (39513 H, 43926 V) = (5.29% H, 5.87% V) = (1.991e+05um H, 2.214e+05um V)
[06/03 23:34:12    679s] (I)      
[06/03 23:34:12    679s] (I)      ============  Phase 1b Route ============
[06/03 23:34:12    679s] (I)      Usage: 83439 = (39513 H, 43926 V) = (5.29% H, 5.87% V) = (1.991e+05um H, 2.214e+05um V)
[06/03 23:34:12    679s] (I)      Overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 4.205326e+05um
[06/03 23:34:12    679s] (I)      Congestion metric : 0.03%H 0.04%V, 0.07%HV
[06/03 23:34:12    679s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:34:12    679s] (I)      
[06/03 23:34:12    679s] (I)      ============  Phase 1c Route ============
[06/03 23:34:12    679s] (I)      Level2 Grid: 54 x 54
[06/03 23:34:12    679s] (I)      Usage: 83439 = (39513 H, 43926 V) = (5.29% H, 5.87% V) = (1.991e+05um H, 2.214e+05um V)
[06/03 23:34:12    679s] (I)      
[06/03 23:34:12    679s] (I)      ============  Phase 1d Route ============
[06/03 23:34:12    679s] (I)      Usage: 83440 = (39514 H, 43926 V) = (5.29% H, 5.87% V) = (1.992e+05um H, 2.214e+05um V)
[06/03 23:34:12    679s] (I)      
[06/03 23:34:12    679s] (I)      ============  Phase 1e Route ============
[06/03 23:34:12    679s] (I)      Usage: 83440 = (39514 H, 43926 V) = (5.29% H, 5.87% V) = (1.992e+05um H, 2.214e+05um V)
[06/03 23:34:12    679s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 4.205376e+05um
[06/03 23:34:12    679s] (I)      
[06/03 23:34:12    679s] (I)      ============  Phase 1l Route ============
[06/03 23:34:12    679s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:34:12    679s] (I)      Layer  2:     348453     54311         2      214167      367514    (36.82%) 
[06/03 23:34:12    679s] (I)      Layer  3:     393045     38621         0      237114      406890    (36.82%) 
[06/03 23:34:12    679s] (I)      Layer  4:     310785      6512         0      260999      320682    (44.87%) 
[06/03 23:34:12    679s] (I)      Layer  5:     351804      1064         0      284139      359865    (44.12%) 
[06/03 23:34:12    679s] (I)      Layer  6:      90776        35         0       54123       91297    (37.22%) 
[06/03 23:34:12    679s] (I)      Total:       1494863    100543         2     1050541     1546247    (40.46%) 
[06/03 23:34:12    679s] (I)      
[06/03 23:34:12    679s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:34:12    679s] [NR-eGR]                        OverCon           OverCon            
[06/03 23:34:12    679s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/03 23:34:12    679s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/03 23:34:12    679s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:34:12    679s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:34:12    679s] [NR-eGR]  metal2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:34:12    679s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:34:12    679s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:34:12    679s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:34:12    679s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:34:12    679s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:34:12    679s] [NR-eGR]        Total         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:34:12    679s] [NR-eGR] 
[06/03 23:34:12    679s] (I)      Finished Global Routing ( CPU: 0.57 sec, Real: 0.22 sec, Curr Mem: 3782.82 MB )
[06/03 23:34:13    679s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:34:13    679s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:34:13    679s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3782.8M
[06/03 23:34:13    679s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.730, REAL:0.390, MEM:3782.8M, EPOCH TIME: 1717428853.015926
[06/03 23:34:13    679s] OPERPROF: Starting HotSpotCal at level 1, MEM:3782.8M, EPOCH TIME: 1717428853.016076
[06/03 23:34:13    679s] [hotspot] +------------+---------------+---------------+
[06/03 23:34:13    679s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 23:34:13    679s] [hotspot] +------------+---------------+---------------+
[06/03 23:34:13    679s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 23:34:13    679s] [hotspot] +------------+---------------+---------------+
[06/03 23:34:13    679s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:34:13    679s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 23:34:13    679s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:3782.8M, EPOCH TIME: 1717428853.025809
[06/03 23:34:13    679s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3782.8M, EPOCH TIME: 1717428853.028064
[06/03 23:34:13    679s] Starting Early Global Route wiring: mem = 3782.8M
[06/03 23:34:13    679s] (I)      ============= Track Assignment ============
[06/03 23:34:13    679s] (I)      Started Track Assignment (8T) ( Curr Mem: 3782.81 MB )
[06/03 23:34:13    679s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:34:13    679s] (I)      Run Multi-thread track assignment
[06/03 23:34:13    680s] (I)      Finished Track Assignment (8T) ( CPU: 0.44 sec, Real: 0.08 sec, Curr Mem: 3784.47 MB )
[06/03 23:34:13    680s] (I)      Started Export ( Curr Mem: 3784.47 MB )
[06/03 23:34:13    680s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:34:13    680s] [NR-eGR] ------------------------------------
[06/03 23:34:13    680s] [NR-eGR]  metal1  (1H)             0   44437 
[06/03 23:34:13    680s] [NR-eGR]  metal2  (2V)        200214   59809 
[06/03 23:34:13    680s] [NR-eGR]  metal3  (3H)        199186    1587 
[06/03 23:34:13    680s] [NR-eGR]  metal4  (4V)         32740      75 
[06/03 23:34:13    680s] [NR-eGR]  metal5  (5H)          5355       6 
[06/03 23:34:13    680s] [NR-eGR]  metal6  (6V)           176       0 
[06/03 23:34:13    680s] [NR-eGR] ------------------------------------
[06/03 23:34:13    680s] [NR-eGR]          Total       437670  105914 
[06/03 23:34:13    680s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:34:13    680s] [NR-eGR] Total half perimeter of net bounding box: 377049um
[06/03 23:34:13    680s] [NR-eGR] Total length: 437670um, number of vias: 105914
[06/03 23:34:13    680s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:34:13    680s] [NR-eGR] Total eGR-routed clock nets wire length: 30953um, number of vias: 8139
[06/03 23:34:13    680s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:34:13    680s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.07 sec, Curr Mem: 3784.47 MB )
[06/03 23:34:13    680s] Early Global Route wiring runtime: 0.18 seconds, mem = 3784.5M
[06/03 23:34:13    680s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.650, REAL:0.185, MEM:3784.5M, EPOCH TIME: 1717428853.212757
[06/03 23:34:13    680s] 0 delay mode for cte disabled.
[06/03 23:34:13    680s] SKP cleared!
[06/03 23:34:13    680s] 
[06/03 23:34:13    680s] *** Finished incrementalPlace (cpu=0:03:52, real=0:00:45.0)***
[06/03 23:34:13    680s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3448.4M, EPOCH TIME: 1717428853.259542
[06/03 23:34:13    680s] All LLGs are deleted
[06/03 23:34:13    680s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3448.4M, EPOCH TIME: 1717428853.259742
[06/03 23:34:13    680s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:3448.4M, EPOCH TIME: 1717428853.265491
[06/03 23:34:13    680s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.016, MEM:3413.4M, EPOCH TIME: 1717428853.275540
[06/03 23:34:13    680s] Start to check current routing status for nets...
[06/03 23:34:13    680s] All nets are already routed correctly.
[06/03 23:34:13    680s] End to check current routing status for nets (mem=3413.4M)
[06/03 23:34:13    680s] Extraction called for design 'CHIP' of instances=14059 and nets=14137 using extraction engine 'preRoute' .
[06/03 23:34:13    680s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:34:13    680s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:34:13    680s] PreRoute RC Extraction called for design CHIP.
[06/03 23:34:13    680s] RC Extraction called in multi-corner(2) mode.
[06/03 23:34:13    680s] RCMode: PreRoute
[06/03 23:34:13    680s]       RC Corner Indexes            0       1   
[06/03 23:34:13    680s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:34:13    680s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:34:13    680s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:34:13    680s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:34:13    680s] Shrink Factor                : 1.00000
[06/03 23:34:13    680s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:34:13    680s] Using capacitance table file ...
[06/03 23:34:13    680s] 
[06/03 23:34:13    680s] Trim Metal Layers:
[06/03 23:34:13    680s] LayerId::1 widthSet size::4
[06/03 23:34:13    680s] LayerId::2 widthSet size::4
[06/03 23:34:13    680s] LayerId::3 widthSet size::4
[06/03 23:34:13    680s] LayerId::4 widthSet size::4
[06/03 23:34:13    680s] LayerId::5 widthSet size::4
[06/03 23:34:13    680s] LayerId::6 widthSet size::2
[06/03 23:34:13    680s] Updating RC grid for preRoute extraction ...
[06/03 23:34:13    680s] eee: pegSigSF::1.070000
[06/03 23:34:13    680s] Initializing multi-corner capacitance tables ... 
[06/03 23:34:13    680s] Initializing multi-corner resistance tables ...
[06/03 23:34:13    680s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:34:13    680s] eee: l::2 avDens::0.132136 usedTrk::3973.118556 availTrk::30068.513884 sigTrk::3973.118556
[06/03 23:34:13    680s] eee: l::3 avDens::0.116734 usedTrk::3953.569603 availTrk::33868.199410 sigTrk::3953.569603
[06/03 23:34:13    680s] eee: l::4 avDens::0.075767 usedTrk::2075.500794 availTrk::27393.286771 sigTrk::2075.500794
[06/03 23:34:13    680s] eee: l::5 avDens::0.111329 usedTrk::1425.774999 availTrk::12806.907674 sigTrk::1425.774999
[06/03 23:34:13    680s] eee: l::6 avDens::0.024525 usedTrk::3.488889 availTrk::142.258065 sigTrk::3.488889
[06/03 23:34:13    680s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:34:13    680s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250089 ; uaWl: 1.000000 ; uaWlH: 0.087441 ; aWlH: 0.000000 ; Pmax: 0.817100 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/03 23:34:13    680s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3413.367M)
[06/03 23:34:13    680s] Compute RC Scale Done ...
[06/03 23:34:13    680s] **optDesign ... cpu = 0:07:41, real = 0:01:58, mem = 2022.1M, totSessionCpu=0:11:21 **
[06/03 23:34:14    681s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:34:14    681s] #################################################################################
[06/03 23:34:14    681s] # Design Stage: PreRoute
[06/03 23:34:14    681s] # Design Name: CHIP
[06/03 23:34:14    681s] # Design Mode: 90nm
[06/03 23:34:14    681s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:34:14    681s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:34:14    681s] # Signoff Settings: SI Off 
[06/03 23:34:14    681s] #################################################################################
[06/03 23:34:14    682s] Topological Sorting (REAL = 0:00:00.0, MEM = 3385.3M, InitMEM = 3385.3M)
[06/03 23:34:14    682s] Calculate delays in BcWc mode...
[06/03 23:34:14    682s] Start delay calculation (fullDC) (8 T). (MEM=3385.34)
[06/03 23:34:14    682s] End AAE Lib Interpolated Model. (MEM=3396.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:34:15    688s] Total number of fetched objects 14071
[06/03 23:34:15    689s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[06/03 23:34:15    689s] End delay calculation. (MEM=3699.34 CPU=0:00:05.2 REAL=0:00:01.0)
[06/03 23:34:15    689s] End delay calculation (fullDC). (MEM=3699.34 CPU=0:00:06.3 REAL=0:00:01.0)
[06/03 23:34:15    689s] *** CDM Built up (cpu=0:00:08.0  real=0:00:01.0  mem= 3699.3M) ***
[06/03 23:34:15    690s] *** IncrReplace #1 [finish] : cpu/real = 0:04:01.7/0:00:47.6 (5.1), totSession cpu/real = 0:11:30.2/0:11:02.2 (1.0), mem = 3699.3M
[06/03 23:34:15    690s] 
[06/03 23:34:15    690s] =============================================================================================
[06/03 23:34:15    690s]  Step TAT Report for IncrReplace #1                                             21.13-s100_1
[06/03 23:34:15    690s] =============================================================================================
[06/03 23:34:15    690s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:34:15    690s] ---------------------------------------------------------------------------------------------
[06/03 23:34:15    690s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:15    690s] [ ExtractRC              ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 23:34:15    690s] [ FullDelayCalc          ]      1   0:00:01.2  (   2.4 % )     0:00:01.2 /  0:00:06.3    5.4
[06/03 23:34:15    690s] [ MISC                   ]          0:00:46.2  (  97.1 % )     0:00:46.2 /  0:03:55.2    5.1
[06/03 23:34:15    690s] ---------------------------------------------------------------------------------------------
[06/03 23:34:15    690s]  IncrReplace #1 TOTAL               0:00:47.6  ( 100.0 % )     0:00:47.6 /  0:04:01.7    5.1
[06/03 23:34:15    690s] ---------------------------------------------------------------------------------------------
[06/03 23:34:15    690s] 
[06/03 23:34:16    691s] *** Timing NOT met, worst failing slack is -1.321
[06/03 23:34:16    691s] *** Check timing (0:00:00.0)
[06/03 23:34:16    691s] Deleting Lib Analyzer.
[06/03 23:34:16    691s] Begin: GigaOpt Optimization in WNS mode
[06/03 23:34:16    691s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[06/03 23:34:16    691s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:34:16    691s] Info: 27 io nets excluded
[06/03 23:34:16    691s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:34:16    691s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:11:31.5/0:11:02.9 (1.0), mem = 3731.4M
[06/03 23:34:16    691s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.7
[06/03 23:34:16    691s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:34:16    691s] ### Creating PhyDesignMc. totSessionCpu=0:11:31 mem=3731.4M
[06/03 23:34:16    691s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:34:16    691s] OPERPROF: Starting DPlace-Init at level 1, MEM:3731.4M, EPOCH TIME: 1717428856.621587
[06/03 23:34:16    691s] z: 2, totalTracks: 1
[06/03 23:34:16    691s] z: 4, totalTracks: 1
[06/03 23:34:16    691s] z: 6, totalTracks: 1
[06/03 23:34:16    691s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:34:16    691s] All LLGs are deleted
[06/03 23:34:16    691s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3731.4M, EPOCH TIME: 1717428856.634006
[06/03 23:34:16    691s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3731.4M, EPOCH TIME: 1717428856.634453
[06/03 23:34:16    691s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3731.4M, EPOCH TIME: 1717428856.639412
[06/03 23:34:16    691s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3827.4M, EPOCH TIME: 1717428856.643718
[06/03 23:34:16    691s] Core basic site is core_5040
[06/03 23:34:16    691s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3827.4M, EPOCH TIME: 1717428856.655969
[06/03 23:34:16    691s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:3859.4M, EPOCH TIME: 1717428856.664086
[06/03 23:34:16    691s] Fast DP-INIT is on for default
[06/03 23:34:16    691s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:34:16    691s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.026, MEM:3859.4M, EPOCH TIME: 1717428856.669560
[06/03 23:34:16    691s] 
[06/03 23:34:16    691s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:34:16    691s] OPERPROF:     Starting CMU at level 3, MEM:3859.4M, EPOCH TIME: 1717428856.673678
[06/03 23:34:16    691s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3859.4M, EPOCH TIME: 1717428856.675426
[06/03 23:34:16    691s] 
[06/03 23:34:16    691s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:34:16    691s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.039, MEM:3731.4M, EPOCH TIME: 1717428856.678871
[06/03 23:34:16    691s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3731.4M, EPOCH TIME: 1717428856.678999
[06/03 23:34:16    691s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3731.4M, EPOCH TIME: 1717428856.682902
[06/03 23:34:16    691s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3731.4MB).
[06/03 23:34:16    691s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.065, MEM:3731.4M, EPOCH TIME: 1717428856.686462
[06/03 23:34:16    691s] TotalInstCnt at PhyDesignMc Initialization: 13,729
[06/03 23:34:16    691s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:32 mem=3731.4M
[06/03 23:34:16    691s] ### Creating RouteCongInterface, started
[06/03 23:34:16    691s] 
[06/03 23:34:16    691s] Creating Lib Analyzer ...
[06/03 23:34:16    691s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:34:16    691s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:34:16    691s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:34:16    691s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:34:16    691s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:34:16    691s] 
[06/03 23:34:16    691s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:34:20    695s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:35 mem=3731.4M
[06/03 23:34:20    695s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:35 mem=3731.4M
[06/03 23:34:20    695s] Creating Lib Analyzer, finished. 
[06/03 23:34:20    695s] 
[06/03 23:34:20    695s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[06/03 23:34:20    695s] 
[06/03 23:34:20    695s] #optDebug: {0, 1.000}
[06/03 23:34:20    695s] ### Creating RouteCongInterface, finished
[06/03 23:34:20    695s] {MG  {5 0 69.8 1.2957} }
[06/03 23:34:20    695s] ### Creating LA Mngr. totSessionCpu=0:11:36 mem=3731.4M
[06/03 23:34:20    695s] ### Creating LA Mngr, finished. totSessionCpu=0:11:36 mem=3731.4M
[06/03 23:34:21    696s] *info: 27 io nets excluded
[06/03 23:34:21    696s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:34:21    696s] *info: 2 clock nets excluded
[06/03 23:34:21    696s] *info: 23 multi-driver nets excluded.
[06/03 23:34:21    696s] *info: 180 no-driver nets excluded.
[06/03 23:34:21    696s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.32177.1
[06/03 23:34:21    698s] PathGroup :  reg2reg  TargetSlack : 0.0539 
[06/03 23:34:22    698s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:34:22    698s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:22    698s] ** GigaOpt Optimizer WNS Slack -1.321 TNS Slack -68.312 Density 46.17
[06/03 23:34:22    698s] Optimizer WNS Pass 0
[06/03 23:34:22    698s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.321|-65.684|
|reg2reg   |-0.200| -2.628|
|HEPG      |-0.200| -2.628|
|All Paths |-1.321|-68.312|
+----------+------+-------+

[06/03 23:34:22    698s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3939.3M, EPOCH TIME: 1717428862.114628
[06/03 23:34:22    698s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3939.3M, EPOCH TIME: 1717428862.115035
[06/03 23:34:22    698s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/03 23:34:22    699s] Info: End MT loop @oiCellDelayCachingJob.
[06/03 23:34:22    699s] Active Path Group: reg2reg  
[06/03 23:34:22    699s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:22    699s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/03 23:34:22    699s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:22    699s] |  -0.200|   -1.321|  -2.628|  -68.312|   46.17%|   0:00:00.0| 3939.3M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/03 23:34:23    702s] |  -0.092|   -1.321|  -1.605|  -67.289|   46.18%|   0:00:01.0| 3997.6M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[18]/D   |
[06/03 23:34:23    704s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:23    704s] |  -0.086|   -1.321|  -0.997|  -66.681|   46.19%|   0:00:00.0| 4004.3M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/03 23:34:23    705s] |  -0.066|   -1.321|  -0.430|  -66.114|   46.19%|   0:00:00.0| 4008.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/03 23:34:24    706s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:24    706s] |  -0.058|   -1.321|  -0.367|  -66.051|   46.20%|   0:00:01.0| 4008.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/03 23:34:24    707s] |  -0.025|   -1.321|  -0.142|  -65.827|   46.22%|   0:00:00.0| 4009.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/03 23:34:24    709s] |  -0.001|   -1.321|  -0.001|  -65.686|   46.23%|   0:00:00.0| 4010.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_1_r_reg[21]/D   |
[06/03 23:34:25    711s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:25    711s] |   0.021|   -1.321|   0.000|  -65.684|   46.26%|   0:00:01.0| 4022.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[21]/D   |
[06/03 23:34:25    713s] |   0.044|   -1.321|   0.000|  -65.684|   46.31%|   0:00:00.0| 4024.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_1_r_reg[21]/D   |
[06/03 23:34:26    715s] |   0.061|   -1.321|   0.000|  -65.684|   46.34%|   0:00:01.0| 4024.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/03 23:34:26    715s] |   0.061|   -1.321|   0.000|  -65.684|   46.34%|   0:00:00.0| 4024.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/03 23:34:26    715s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:26    715s] 
[06/03 23:34:26    715s] *** Finish Core Optimize Step (cpu=0:00:15.7 real=0:00:04.0 mem=4024.9M) ***
[06/03 23:34:26    715s] Active Path Group: default 
[06/03 23:34:26    715s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:26    715s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/03 23:34:26    715s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:26    715s] |  -1.321|   -1.321| -65.684|  -65.684|   46.34%|   0:00:00.0| 4024.9M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/03 23:34:26    715s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:26    715s] |  -1.250|   -1.250| -59.707|  -59.707|   46.34%|   0:00:00.0| 4029.4M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/03 23:34:26    716s] |  -1.189|   -1.189| -55.833|  -55.833|   46.34%|   0:00:00.0| 4031.4M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/03 23:34:26    718s] |  -1.196|   -1.196| -54.835|  -54.835|   46.34%|   0:00:00.0| 4033.4M|av_scan_mode_max|  default| Top_in/data_0_r_reg[5]/D               |
[06/03 23:34:27    718s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:27    718s] |  -1.179|   -1.179| -55.695|  -55.695|   46.34%|   0:00:01.0| 4033.4M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/03 23:34:27    720s] |  -1.146|   -1.146| -53.253|  -53.253|   46.34%|   0:00:00.0| 4033.4M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/03 23:34:27    720s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:27    720s] |  -1.080|   -1.080| -49.654|  -49.654|   46.34%|   0:00:00.0| 4033.4M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/03 23:34:27    722s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:27    722s] |  -1.026|   -1.026| -47.698|  -47.698|   46.34%|   0:00:00.0| 4034.4M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/03 23:34:28    723s] |  -0.985|   -0.985| -45.420|  -45.420|   46.35%|   0:00:01.0| 4042.4M|av_scan_mode_max|  default| Top_in/data_0_r_reg[14]/D              |
[06/03 23:34:28    724s] |  -0.930|   -0.930| -44.001|  -44.001|   46.36%|   0:00:00.0| 4043.4M|av_scan_mode_max|  default| Top_in/data_0_r_reg[15]/D              |
[06/03 23:34:28    727s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:28    727s] |  -0.916|   -0.916| -42.478|  -42.478|   46.36%|   0:00:00.0| 4052.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[3]/D               |
[06/03 23:34:29    730s] |  -0.916|   -0.916| -42.018|  -42.018|   46.36%|   0:00:01.0| 4052.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[3]/D               |
[06/03 23:34:29    730s] |  -0.891|   -0.891| -40.926|  -40.926|   46.37%|   0:00:00.0| 4052.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[3]/D               |
[06/03 23:34:29    731s] |  -0.905|   -0.905| -40.828|  -40.828|   46.37%|   0:00:00.0| 4052.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:29    731s] |  -0.865|   -0.865| -40.146|  -40.146|   46.38%|   0:00:00.0| 4052.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:29    732s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:29    732s] |  -0.836|   -0.836| -40.090|  -40.090|   46.38%|   0:00:00.0| 4052.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:30    733s] |  -0.812|   -0.812| -38.739|  -38.739|   46.39%|   0:00:01.0| 4054.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:30    734s] |  -0.804|   -0.804| -38.301|  -38.301|   46.40%|   0:00:00.0| 4054.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:30    734s] |  -0.790|   -0.790| -37.845|  -37.845|   46.40%|   0:00:00.0| 4054.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:30    735s] |  -0.770|   -0.770| -36.985|  -36.985|   46.41%|   0:00:00.0| 4054.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:30    736s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:30    736s] |  -0.777|   -0.777| -34.877|  -34.877|   46.43%|   0:00:00.0| 4054.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[5]/D               |
[06/03 23:34:31    737s] |  -0.758|   -0.758| -34.122|  -34.122|   46.43%|   0:00:01.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[5]/D               |
[06/03 23:34:31    738s] |  -0.756|   -0.756| -34.333|  -34.333|   46.43%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:31    739s] |  -0.713|   -0.713| -30.455|  -30.455|   46.42%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:31    740s] |  -0.691|   -0.691| -30.181|  -30.181|   46.43%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:31    740s] |  -0.670|   -0.670| -29.696|  -29.696|   46.43%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:32    741s] |  -0.667|   -0.667| -29.297|  -29.297|   46.43%|   0:00:01.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:32    741s] |  -0.662|   -0.662| -29.555|  -29.555|   46.43%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:32    742s] |  -0.669|   -0.669| -28.826|  -28.826|   46.44%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:32    742s] |  -0.663|   -0.663| -29.502|  -29.502|   46.44%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:32    743s] |  -0.619|   -0.619| -26.106|  -26.106|   46.43%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:32    743s] |  -0.596|   -0.596| -22.941|  -22.941|   46.43%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[17]/D              |
[06/03 23:34:32    744s] |  -0.559|   -0.559| -22.753|  -22.753|   46.43%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[22]/D              |
[06/03 23:34:32    744s] |  -0.531|   -0.531| -21.672|  -21.672|   46.44%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[22]/D              |
[06/03 23:34:33    745s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:33    745s] |  -0.531|   -0.531| -20.921|  -20.921|   46.44%|   0:00:01.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:33    745s] |  -0.530|   -0.530| -20.740|  -20.740|   46.44%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:33    746s] |  -0.506|   -0.506| -20.462|  -20.462|   46.44%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[3]/D               |
[06/03 23:34:33    747s] |  -0.485|   -0.485| -18.566|  -18.566|   46.45%|   0:00:00.0| 4056.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:33    748s] |  -0.466|   -0.466| -17.291|  -17.291|   46.45%|   0:00:00.0| 4058.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:33    748s] |  -0.431|   -0.431| -16.282|  -16.282|   46.46%|   0:00:00.0| 4058.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:34    749s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:34    749s] |  -0.413|   -0.413| -15.388|  -15.388|   46.47%|   0:00:01.0| 4058.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:34    751s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:34    751s] |  -0.390|   -0.390| -11.568|  -11.568|   46.47%|   0:00:00.0| 4058.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[22]/D              |
[06/03 23:34:34    752s] |  -0.290|   -0.290|  -7.818|   -7.818|   46.47%|   0:00:00.0| 4059.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:35    753s] |  -0.296|   -0.296|  -7.756|   -7.756|   46.47%|   0:00:01.0| 4059.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:35    754s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:35    754s] |  -0.248|   -0.248|  -5.490|   -5.490|   46.47%|   0:00:00.0| 4059.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:35    755s] |  -0.180|   -0.180|  -2.865|   -2.865|   46.46%|   0:00:00.0| 4061.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:35    755s] |  -0.136|   -0.136|  -1.945|   -1.945|   46.46%|   0:00:00.0| 4061.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:35    755s] |  -0.098|   -0.098|  -1.169|   -1.169|   46.47%|   0:00:00.0| 4061.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[17]/D              |
[06/03 23:34:36    757s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:36    757s] |  -0.041|   -0.041|  -0.337|   -0.337|   46.45%|   0:00:01.0| 4061.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:36    757s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:36    757s] |  -0.017|   -0.017|  -0.250|   -0.250|   46.45%|   0:00:00.0| 4061.9M|av_scan_mode_max|  default| Top_in/data_0_r_reg[9]/D               |
[06/03 23:34:36    759s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:36    759s] |   0.004|    0.004|   0.000|    0.000|   46.46%|   0:00:00.0| 4061.9M|av_scan_mode_max|  default| Top_in/buffer_pmp_reg[385]/RB          |
[06/03 23:34:36    760s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:36    760s] |   0.019|    0.019|   0.000|    0.000|   46.48%|   0:00:00.0| 4061.9M|av_scan_mode_max|  default| Top_in/buffer_pmp_reg[679]/RB          |
[06/03 23:34:36    760s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:36    760s] |   0.033|    0.033|   0.000|    0.000|   46.49%|   0:00:00.0| 4061.9M|av_scan_mode_max|  default| Top_in/Buffer/data_buffer_reg[251]/RB  |
[06/03 23:34:37    761s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:37    761s] |   0.047|    0.047|   0.000|    0.000|   46.50%|   0:00:01.0| 4063.9M|av_scan_mode_max|  default| Top_in/buffer_pmp_reg[679]/RB          |
[06/03 23:34:37    763s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:37    763s] |   0.050|    0.050|   0.000|    0.000|   46.51%|   0:00:00.0| 4110.1M|av_scan_mode_max|  default| Top_in/data_0_r_reg[7]/D               |
[06/03 23:34:37    764s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:37    764s] |   0.074|    0.061|   0.000|    0.000|   46.51%|   0:00:00.0| 4110.1M|av_scan_mode_max|  default| Top_in/data_0_r_reg[12]/D              |
[06/03 23:34:37    764s] |   0.074|    0.061|   0.000|    0.000|   46.51%|   0:00:00.0| 4110.1M|av_scan_mode_max|  default| Top_in/data_0_r_reg[12]/D              |
[06/03 23:34:37    764s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:37    764s] 
[06/03 23:34:37    764s] *** Finish Core Optimize Step (cpu=0:00:49.3 real=0:00:11.0 mem=4110.1M) ***
[06/03 23:34:37    764s] 
[06/03 23:34:37    764s] *** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:00:15.0 mem=4110.1M) ***
[06/03 23:34:37    764s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.074|0.000|
|reg2reg   |0.061|0.000|
|HEPG      |0.061|0.000|
|All Paths |0.061|0.000|
+----------+-----+-----+

[06/03 23:34:37    764s] ** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 46.51
[06/03 23:34:37    764s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.32177.1
[06/03 23:34:37    764s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4110.1M, EPOCH TIME: 1717428877.777838
[06/03 23:34:37    764s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.026, MEM:4072.1M, EPOCH TIME: 1717428877.803677
[06/03 23:34:37    764s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4072.1M, EPOCH TIME: 1717428877.810183
[06/03 23:34:37    764s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4072.1M, EPOCH TIME: 1717428877.810388
[06/03 23:34:37    764s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4072.1M, EPOCH TIME: 1717428877.828360
[06/03 23:34:37    764s] OPERPROF:       Starting CMU at level 4, MEM:4168.1M, EPOCH TIME: 1717428877.862768
[06/03 23:34:37    764s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:4200.1M, EPOCH TIME: 1717428877.866637
[06/03 23:34:37    764s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.042, MEM:4072.1M, EPOCH TIME: 1717428877.870061
[06/03 23:34:37    764s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4072.1M, EPOCH TIME: 1717428877.870227
[06/03 23:34:37    764s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:4072.1M, EPOCH TIME: 1717428877.874298
[06/03 23:34:37    764s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.068, MEM:4072.1M, EPOCH TIME: 1717428877.878477
[06/03 23:34:37    764s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.068, MEM:4072.1M, EPOCH TIME: 1717428877.878586
[06/03 23:34:37    764s] TDRefine: refinePlace mode is spiral
[06/03 23:34:37    764s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.3
[06/03 23:34:37    764s] OPERPROF: Starting RefinePlace at level 1, MEM:4072.1M, EPOCH TIME: 1717428877.878759
[06/03 23:34:37    764s] *** Starting refinePlace (0:12:45 mem=4072.1M) ***
[06/03 23:34:37    764s] Total net bbox length = 3.804e+05 (1.796e+05 2.008e+05) (ext = 9.279e+03)
[06/03 23:34:37    764s] 
[06/03 23:34:37    764s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:34:37    764s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:34:37    764s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:37    764s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:37    764s] 
[06/03 23:34:37    764s] Starting Small incrNP...
[06/03 23:34:37    764s] User Input Parameters:
[06/03 23:34:37    764s] - Congestion Driven    : Off
[06/03 23:34:37    764s] - Timing Driven        : Off
[06/03 23:34:37    764s] - Area-Violation Based : Off
[06/03 23:34:37    764s] - Start Rollback Level : -5
[06/03 23:34:37    764s] - Legalized            : On
[06/03 23:34:37    764s] - Window Based         : Off
[06/03 23:34:37    764s] - eDen incr mode       : Off
[06/03 23:34:37    764s] - Small incr mode      : On
[06/03 23:34:37    764s] 
[06/03 23:34:37    764s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4072.1M, EPOCH TIME: 1717428877.911696
[06/03 23:34:37    764s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4072.1M, EPOCH TIME: 1717428877.914984
[06/03 23:34:37    764s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.009, MEM:4072.1M, EPOCH TIME: 1717428877.923670
[06/03 23:34:37    764s] default core: bins with density > 0.750 =  0.29 % ( 1 / 342 )
[06/03 23:34:37    764s] Density distribution unevenness ratio = 23.119%
[06/03 23:34:37    764s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.012, MEM:4072.1M, EPOCH TIME: 1717428877.923876
[06/03 23:34:37    764s] cost 0.756790, thresh 1.000000
[06/03 23:34:37    764s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4072.1M)
[06/03 23:34:37    764s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:34:37    764s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4072.1M, EPOCH TIME: 1717428877.925044
[06/03 23:34:37    764s] Starting refinePlace ...
[06/03 23:34:37    764s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:37    764s] One DDP V2 for no tweak run.
[06/03 23:34:37    764s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:37    764s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/03 23:34:37    764s] ** Cut row section cpu time 0:00:00.0.
[06/03 23:34:37    764s]    Spread Effort: high, pre-route mode, useDDP on.
[06/03 23:34:38    765s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=4084.0MB) @(0:12:45 - 0:12:45).
[06/03 23:34:38    765s] Move report: preRPlace moves 356 insts, mean move: 1.79 um, max move: 7.52 um 
[06/03 23:34:38    765s] 	Max move on inst (Top_in/FE_RC_48_0): (903.34, 956.04) --> (905.82, 951.00)
[06/03 23:34:38    765s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: ND2T
[06/03 23:34:38    765s] wireLenOptFixPriorityInst 2903 inst fixed
[06/03 23:34:38    765s] 
[06/03 23:34:38    765s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:34:38    765s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:34:38    765s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:34:38    765s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:34:38    765s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4084.0MB) @(0:12:45 - 0:12:46).
[06/03 23:34:38    765s] Move report: Detail placement moves 356 insts, mean move: 1.79 um, max move: 7.52 um 
[06/03 23:34:38    765s] 	Max move on inst (Top_in/FE_RC_48_0): (903.34, 956.04) --> (905.82, 951.00)
[06/03 23:34:38    765s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4084.0MB
[06/03 23:34:38    765s] Statistics of distance of Instance movement in refine placement:
[06/03 23:34:38    765s]   maximum (X+Y) =         7.52 um
[06/03 23:34:38    765s]   inst (Top_in/FE_RC_48_0) with max move: (903.34, 956.04) -> (905.82, 951)
[06/03 23:34:38    765s]   mean    (X+Y) =         1.79 um
[06/03 23:34:38    765s] Summary Report:
[06/03 23:34:38    765s] Instances move: 356 (out of 13785 movable)
[06/03 23:34:38    765s] Instances flipped: 0
[06/03 23:34:38    765s] Mean displacement: 1.79 um
[06/03 23:34:38    765s] Max displacement: 7.52 um (Instance: Top_in/FE_RC_48_0) (903.34, 956.04) -> (905.82, 951)
[06/03 23:34:38    765s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: ND2T
[06/03 23:34:38    765s] Total instances moved : 356
[06/03 23:34:38    765s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.220, REAL:0.471, MEM:4084.0M, EPOCH TIME: 1717428878.395986
[06/03 23:34:38    765s] Total net bbox length = 3.806e+05 (1.797e+05 2.009e+05) (ext = 9.279e+03)
[06/03 23:34:38    765s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 4084.0MB
[06/03 23:34:38    765s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=4084.0MB) @(0:12:45 - 0:12:46).
[06/03 23:34:38    765s] *** Finished refinePlace (0:12:46 mem=4084.0M) ***
[06/03 23:34:38    765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.3
[06/03 23:34:38    765s] OPERPROF: Finished RefinePlace at level 1, CPU:1.290, REAL:0.526, MEM:4084.0M, EPOCH TIME: 1717428878.404344
[06/03 23:34:38    766s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4084.0M, EPOCH TIME: 1717428878.518335
[06/03 23:34:38    766s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.022, MEM:4084.0M, EPOCH TIME: 1717428878.540653
[06/03 23:34:38    766s] *** maximum move = 7.52 um ***
[06/03 23:34:38    766s] *** Finished re-routing un-routed nets (4084.0M) ***
[06/03 23:34:38    766s] OPERPROF: Starting DPlace-Init at level 1, MEM:4084.0M, EPOCH TIME: 1717428878.581374
[06/03 23:34:38    766s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4084.0M, EPOCH TIME: 1717428878.597238
[06/03 23:34:38    766s] OPERPROF:     Starting CMU at level 3, MEM:4180.0M, EPOCH TIME: 1717428878.630904
[06/03 23:34:38    766s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:4180.0M, EPOCH TIME: 1717428878.632680
[06/03 23:34:38    766s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:4084.0M, EPOCH TIME: 1717428878.635972
[06/03 23:34:38    766s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4084.0M, EPOCH TIME: 1717428878.636143
[06/03 23:34:38    766s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:4084.0M, EPOCH TIME: 1717428878.640222
[06/03 23:34:38    766s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.063, MEM:4084.0M, EPOCH TIME: 1717428878.644271
[06/03 23:34:38    766s] 
[06/03 23:34:38    766s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=4084.0M) ***
[06/03 23:34:38    766s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.32177.1
[06/03 23:34:38    766s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:34:38    766s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:38    766s] ** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 46.51
[06/03 23:34:38    766s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.074|0.000|
|reg2reg   |0.061|0.000|
|HEPG      |0.061|0.000|
|All Paths |0.061|0.000|
+----------+-----+-----+

[06/03 23:34:38    766s] Bottom Preferred Layer:
[06/03 23:34:38    766s]     None
[06/03 23:34:38    766s] Via Pillar Rule:
[06/03 23:34:38    766s]     None
[06/03 23:34:38    766s] 
[06/03 23:34:38    766s] *** Finish pre-CTS Setup Fixing (cpu=0:01:10 real=0:00:17.0 mem=4084.0M) ***
[06/03 23:34:38    766s] 
[06/03 23:34:38    766s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.32177.1
[06/03 23:34:38    766s] Total-nets :: 14007, Stn-nets :: 269, ratio :: 1.92047 %, Total-len 439836, Stn-len 13792.1
[06/03 23:34:38    766s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3874.5M, EPOCH TIME: 1717428878.920417
[06/03 23:34:38    766s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.043, MEM:3551.0M, EPOCH TIME: 1717428878.962964
[06/03 23:34:38    766s] TotalInstCnt at PhyDesignMc Destruction: 13,785
[06/03 23:34:38    766s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.7
[06/03 23:34:38    766s] *** WnsOpt #1 [finish] : cpu/real = 0:01:15.2/0:00:22.3 (3.4), totSession cpu/real = 0:12:46.7/0:11:25.3 (1.1), mem = 3551.0M
[06/03 23:34:38    766s] 
[06/03 23:34:38    766s] =============================================================================================
[06/03 23:34:38    766s]  Step TAT Report for WnsOpt #1                                                  21.13-s100_1
[06/03 23:34:38    766s] =============================================================================================
[06/03 23:34:38    766s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:34:38    766s] ---------------------------------------------------------------------------------------------
[06/03 23:34:38    766s] [ SlackTraversorInit     ]      2   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.9    2.1
[06/03 23:34:38    766s] [ LibAnalyzerInit        ]      1   0:00:03.7  (  16.8 % )     0:00:03.7 /  0:00:03.8    1.0
[06/03 23:34:38    766s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:38    766s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:34:38    766s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.8 /  0:00:03.9    1.0
[06/03 23:34:38    766s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:38    766s] [ TransformInit          ]      1   0:00:00.9  (   3.8 % )     0:00:00.9 /  0:00:00.9    1.0
[06/03 23:34:38    766s] [ OptimizationStep       ]      2   0:00:00.2  (   0.7 % )     0:00:15.5 /  0:01:05.0    4.2
[06/03 23:34:38    766s] [ OptSingleIteration     ]     72   0:00:00.3  (   1.2 % )     0:00:15.3 /  0:01:04.8    4.2
[06/03 23:34:38    766s] [ OptGetWeight           ]     72   0:00:00.7  (   3.2 % )     0:00:00.7 /  0:00:00.7    1.0
[06/03 23:34:38    766s] [ OptEval                ]     72   0:00:08.6  (  38.7 % )     0:00:08.6 /  0:00:48.9    5.7
[06/03 23:34:38    766s] [ OptCommit              ]     72   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.1
[06/03 23:34:38    766s] [ PostCommitDelayUpdate  ]     72   0:00:00.5  (   2.2 % )     0:00:02.9 /  0:00:06.1    2.1
[06/03 23:34:38    766s] [ IncrDelayCalc          ]    445   0:00:02.4  (  10.8 % )     0:00:02.4 /  0:00:05.5    2.3
[06/03 23:34:38    766s] [ SetupOptGetWorkingSet  ]    211   0:00:00.7  (   3.0 % )     0:00:00.7 /  0:00:01.7    2.6
[06/03 23:34:38    766s] [ SetupOptGetActiveNode  ]    211   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[06/03 23:34:38    766s] [ SetupOptSlackGraph     ]     72   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.6    4.9
[06/03 23:34:38    766s] [ RefinePlace            ]      1   0:00:01.0  (   4.3 % )     0:00:01.0 /  0:00:01.9    2.0
[06/03 23:34:38    766s] [ IncrTimingUpdate       ]     78   0:00:01.7  (   7.7 % )     0:00:01.7 /  0:00:06.1    3.6
[06/03 23:34:38    766s] [ MISC                   ]          0:00:00.7  (   3.0 % )     0:00:00.7 /  0:00:02.5    3.7
[06/03 23:34:38    766s] ---------------------------------------------------------------------------------------------
[06/03 23:34:38    766s]  WnsOpt #1 TOTAL                    0:00:22.3  ( 100.0 % )     0:00:22.3 /  0:01:15.2    3.4
[06/03 23:34:38    766s] ---------------------------------------------------------------------------------------------
[06/03 23:34:38    766s] 
[06/03 23:34:38    766s] End: GigaOpt Optimization in WNS mode
[06/03 23:34:38    766s] *** Timing Is met
[06/03 23:34:38    766s] *** Check timing (0:00:00.0)
[06/03 23:34:39    766s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/03 23:34:39    766s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:34:39    766s] Info: 27 io nets excluded
[06/03 23:34:39    766s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:34:39    766s] ### Creating LA Mngr. totSessionCpu=0:12:47 mem=3551.0M
[06/03 23:34:39    766s] ### Creating LA Mngr, finished. totSessionCpu=0:12:47 mem=3551.0M
[06/03 23:34:39    766s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/03 23:34:39    766s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:34:39    766s] ### Creating PhyDesignMc. totSessionCpu=0:12:47 mem=3900.1M
[06/03 23:34:39    766s] OPERPROF: Starting DPlace-Init at level 1, MEM:3900.1M, EPOCH TIME: 1717428879.236115
[06/03 23:34:39    766s] z: 2, totalTracks: 1
[06/03 23:34:39    766s] z: 4, totalTracks: 1
[06/03 23:34:39    766s] z: 6, totalTracks: 1
[06/03 23:34:39    766s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:34:39    766s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3900.1M, EPOCH TIME: 1717428879.262119
[06/03 23:34:39    767s] 
[06/03 23:34:39    767s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:34:39    767s] OPERPROF:     Starting CMU at level 3, MEM:4028.2M, EPOCH TIME: 1717428879.302527
[06/03 23:34:39    767s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:4028.2M, EPOCH TIME: 1717428879.305378
[06/03 23:34:39    767s] 
[06/03 23:34:39    767s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:34:39    767s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.048, MEM:3932.2M, EPOCH TIME: 1717428879.310229
[06/03 23:34:39    767s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3932.2M, EPOCH TIME: 1717428879.310430
[06/03 23:34:39    767s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.005, MEM:3932.2M, EPOCH TIME: 1717428879.315493
[06/03 23:34:39    767s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3932.2MB).
[06/03 23:34:39    767s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.084, MEM:3932.2M, EPOCH TIME: 1717428879.320461
[06/03 23:34:39    767s] TotalInstCnt at PhyDesignMc Initialization: 13,785
[06/03 23:34:39    767s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:47 mem=3932.2M
[06/03 23:34:39    767s] Begin: Area Reclaim Optimization
[06/03 23:34:39    767s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:12:47.2/0:11:25.7 (1.1), mem = 3932.2M
[06/03 23:34:39    767s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.8
[06/03 23:34:39    767s] ### Creating RouteCongInterface, started
[06/03 23:34:39    767s] 
[06/03 23:34:39    767s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:34:39    767s] 
[06/03 23:34:39    767s] #optDebug: {0, 1.000}
[06/03 23:34:39    767s] ### Creating RouteCongInterface, finished
[06/03 23:34:39    767s] {MG  {5 0 69.8 1.2957} }
[06/03 23:34:39    767s] ### Creating LA Mngr. totSessionCpu=0:12:47 mem=3932.2M
[06/03 23:34:39    767s] ### Creating LA Mngr, finished. totSessionCpu=0:12:47 mem=3932.2M
[06/03 23:34:40    767s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3932.2M, EPOCH TIME: 1717428880.158820
[06/03 23:34:40    767s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3932.2M, EPOCH TIME: 1717428880.159287
[06/03 23:34:40    768s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:34:40    768s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:40    768s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.51
[06/03 23:34:40    768s] +---------+---------+--------+--------+------------+--------+
[06/03 23:34:40    768s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 23:34:40    768s] +---------+---------+--------+--------+------------+--------+
[06/03 23:34:40    768s] |   46.51%|        -|   0.000|   0.000|   0:00:00.0| 3932.2M|
[06/03 23:34:40    768s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/03 23:34:40    768s] |   46.51%|        0|   0.000|   0.000|   0:00:00.0| 3932.2M|
[06/03 23:34:40    769s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:41    770s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:41    771s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:41    772s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:41    772s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:42    776s] |   46.39%|       57|  -0.009|  -0.030|   0:00:02.0| 4100.5M|
[06/03 23:34:42    778s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:42    779s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:43    780s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:43    780s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:43    781s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:43    782s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:43    783s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:44    784s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:44    786s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:44    788s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:45    789s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:45    791s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:46    796s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:47    798s] |   44.92%|     1260|  -0.001|  -0.003|   0:00:05.0| 4100.5M|
[06/03 23:34:47    799s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:47    799s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:47    800s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:48    801s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:48    801s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:48    802s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:49    804s] |   44.76%|      181|  -0.002|  -0.006|   0:00:02.0| 4100.5M|
[06/03 23:34:49    804s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:49    805s] |   44.74%|       21|  -0.002|  -0.006|   0:00:00.0| 4100.5M|
[06/03 23:34:49    805s] |   44.73%|        4|  -0.002|  -0.006|   0:00:00.0| 4100.5M|
[06/03 23:34:49    806s] |   44.73%|        1|  -0.002|  -0.006|   0:00:00.0| 4100.5M|
[06/03 23:34:49    806s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/03 23:34:49    806s] #optDebug: RTR_SNLTF <10.0000 5.0400> <50.4000> 
[06/03 23:34:49    806s] |   44.73%|        0|  -0.002|  -0.006|   0:00:00.0| 4100.5M|
[06/03 23:34:49    806s] +---------+---------+--------+--------+------------+--------+
[06/03 23:34:49    806s] Reclaim Optimization End WNS Slack -0.002  TNS Slack -0.006 Density 44.73
[06/03 23:34:49    806s] 
[06/03 23:34:49    806s] ** Summary: Restruct = 0 Buffer Deletion = 21 Declone = 41 Resize = 1425 **
[06/03 23:34:49    806s] --------------------------------------------------------------
[06/03 23:34:49    806s] |                                   | Total     | Sequential |
[06/03 23:34:49    806s] --------------------------------------------------------------
[06/03 23:34:49    806s] | Num insts resized                 |    1333  |     112    |
[06/03 23:34:49    806s] | Num insts undone                  |      39  |       2    |
[06/03 23:34:49    806s] | Num insts Downsized               |    1333  |     112    |
[06/03 23:34:49    806s] | Num insts Samesized               |       0  |       0    |
[06/03 23:34:49    806s] | Num insts Upsized                 |       0  |       0    |
[06/03 23:34:49    806s] | Num multiple commits+uncommits    |      98  |       -    |
[06/03 23:34:49    806s] --------------------------------------------------------------
[06/03 23:34:49    806s] Bottom Preferred Layer:
[06/03 23:34:49    806s]     None
[06/03 23:34:49    806s] Via Pillar Rule:
[06/03 23:34:49    806s]     None
[06/03 23:34:49    806s] 
[06/03 23:34:49    806s] Number of times islegalLocAvaiable called = 2478 skipped = 0, called in commitmove = 1467, skipped in commitmove = 0
[06/03 23:34:49    806s] End: Core Area Reclaim Optimization (cpu = 0:00:39.0) (real = 0:00:10.0) **
[06/03 23:34:50    806s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4100.5M, EPOCH TIME: 1717428890.003293
[06/03 23:34:50    806s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.023, MEM:4100.5M, EPOCH TIME: 1717428890.026352
[06/03 23:34:50    806s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4100.5M, EPOCH TIME: 1717428890.034320
[06/03 23:34:50    806s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4100.5M, EPOCH TIME: 1717428890.034539
[06/03 23:34:50    806s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4100.5M, EPOCH TIME: 1717428890.051329
[06/03 23:34:50    806s] OPERPROF:       Starting CMU at level 4, MEM:4196.5M, EPOCH TIME: 1717428890.083557
[06/03 23:34:50    806s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:4196.5M, EPOCH TIME: 1717428890.085358
[06/03 23:34:50    806s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:4100.5M, EPOCH TIME: 1717428890.088443
[06/03 23:34:50    806s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4100.5M, EPOCH TIME: 1717428890.088563
[06/03 23:34:50    806s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.020, REAL:0.003, MEM:4100.5M, EPOCH TIME: 1717428890.091978
[06/03 23:34:50    806s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4100.5M, EPOCH TIME: 1717428890.095442
[06/03 23:34:50    806s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4100.5M, EPOCH TIME: 1717428890.095804
[06/03 23:34:50    806s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.061, MEM:4100.5M, EPOCH TIME: 1717428890.096010
[06/03 23:34:50    806s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.062, MEM:4100.5M, EPOCH TIME: 1717428890.096125
[06/03 23:34:50    806s] TDRefine: refinePlace mode is spiral
[06/03 23:34:50    806s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.4
[06/03 23:34:50    806s] OPERPROF: Starting RefinePlace at level 1, MEM:4100.5M, EPOCH TIME: 1717428890.096293
[06/03 23:34:50    806s] *** Starting refinePlace (0:13:26 mem=4100.5M) ***
[06/03 23:34:50    806s] Total net bbox length = 3.822e+05 (1.809e+05 2.013e+05) (ext = 9.279e+03)
[06/03 23:34:50    806s] 
[06/03 23:34:50    806s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:34:50    806s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:34:50    806s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:50    806s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:50    806s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4100.5M, EPOCH TIME: 1717428890.127912
[06/03 23:34:50    806s] Starting refinePlace ...
[06/03 23:34:50    806s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:50    806s] One DDP V2 for no tweak run.
[06/03 23:34:50    806s] 
[06/03 23:34:50    806s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:34:50    806s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:34:50    806s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:34:50    806s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:34:50    806s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4100.5MB) @(0:13:26 - 0:13:27).
[06/03 23:34:50    806s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:34:50    806s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4100.5MB
[06/03 23:34:50    806s] Statistics of distance of Instance movement in refine placement:
[06/03 23:34:50    806s]   maximum (X+Y) =         0.00 um
[06/03 23:34:50    806s]   mean    (X+Y) =         0.00 um
[06/03 23:34:50    806s] Summary Report:
[06/03 23:34:50    806s] Instances move: 0 (out of 13723 movable)
[06/03 23:34:50    806s] Instances flipped: 0
[06/03 23:34:50    806s] Mean displacement: 0.00 um
[06/03 23:34:50    806s] Max displacement: 0.00 um 
[06/03 23:34:50    806s] Total instances moved : 0
[06/03 23:34:50    806s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.610, REAL:0.292, MEM:4100.5M, EPOCH TIME: 1717428890.419604
[06/03 23:34:50    806s] Total net bbox length = 3.822e+05 (1.809e+05 2.013e+05) (ext = 9.279e+03)
[06/03 23:34:50    806s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4100.5MB
[06/03 23:34:50    806s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4100.5MB) @(0:13:26 - 0:13:27).
[06/03 23:34:50    806s] *** Finished refinePlace (0:13:27 mem=4100.5M) ***
[06/03 23:34:50    806s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.4
[06/03 23:34:50    806s] OPERPROF: Finished RefinePlace at level 1, CPU:0.640, REAL:0.330, MEM:4100.5M, EPOCH TIME: 1717428890.426792
[06/03 23:34:50    807s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4100.5M, EPOCH TIME: 1717428890.540475
[06/03 23:34:50    807s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.018, MEM:4100.5M, EPOCH TIME: 1717428890.558837
[06/03 23:34:50    807s] *** maximum move = 0.00 um ***
[06/03 23:34:50    807s] *** Finished re-routing un-routed nets (4100.5M) ***
[06/03 23:34:50    807s] OPERPROF: Starting DPlace-Init at level 1, MEM:4100.5M, EPOCH TIME: 1717428890.600843
[06/03 23:34:50    807s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4100.5M, EPOCH TIME: 1717428890.616467
[06/03 23:34:50    807s] OPERPROF:     Starting CMU at level 3, MEM:4196.5M, EPOCH TIME: 1717428890.649305
[06/03 23:34:50    807s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:4196.5M, EPOCH TIME: 1717428890.651092
[06/03 23:34:50    807s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:4100.5M, EPOCH TIME: 1717428890.654272
[06/03 23:34:50    807s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4100.5M, EPOCH TIME: 1717428890.654397
[06/03 23:34:50    807s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:4100.5M, EPOCH TIME: 1717428890.657926
[06/03 23:34:50    807s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4100.5M, EPOCH TIME: 1717428890.661336
[06/03 23:34:50    807s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:4100.5M, EPOCH TIME: 1717428890.661691
[06/03 23:34:50    807s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.061, MEM:4100.5M, EPOCH TIME: 1717428890.661888
[06/03 23:34:50    807s] 
[06/03 23:34:50    807s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=4100.5M) ***
[06/03 23:34:50    807s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.8
[06/03 23:34:50    807s] *** AreaOpt #2 [finish] : cpu/real = 0:00:40.2/0:00:11.3 (3.5), totSession cpu/real = 0:13:27.4/0:11:37.0 (1.2), mem = 4100.5M
[06/03 23:34:50    807s] 
[06/03 23:34:50    807s] =============================================================================================
[06/03 23:34:50    807s]  Step TAT Report for AreaOpt #2                                                 21.13-s100_1
[06/03 23:34:50    807s] =============================================================================================
[06/03 23:34:50    807s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:34:50    807s] ---------------------------------------------------------------------------------------------
[06/03 23:34:50    807s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/03 23:34:50    807s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:50    807s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.4
[06/03 23:34:50    807s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:50    807s] [ OptSingleIteration     ]      8   0:00:00.2  (   2.1 % )     0:00:09.2 /  0:00:37.6    4.1
[06/03 23:34:50    807s] [ OptGetWeight           ]    219   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/03 23:34:50    807s] [ OptEval                ]    219   0:00:02.2  (  19.1 % )     0:00:02.2 /  0:00:13.9    6.4
[06/03 23:34:50    807s] [ OptCommit              ]    219   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.1
[06/03 23:34:50    807s] [ PostCommitDelayUpdate  ]    239   0:00:00.7  (   6.3 % )     0:00:03.8 /  0:00:10.9    2.8
[06/03 23:34:50    807s] [ IncrDelayCalc          ]    525   0:00:03.1  (  27.3 % )     0:00:03.1 /  0:00:10.3    3.3
[06/03 23:34:50    807s] [ RefinePlace            ]      1   0:00:00.8  (   6.6 % )     0:00:00.8 /  0:00:01.2    1.6
[06/03 23:34:50    807s] [ IncrTimingUpdate       ]     97   0:00:02.7  (  23.5 % )     0:00:02.7 /  0:00:12.0    4.5
[06/03 23:34:50    807s] [ MISC                   ]          0:00:01.2  (  10.5 % )     0:00:01.2 /  0:00:01.2    1.0
[06/03 23:34:50    807s] ---------------------------------------------------------------------------------------------
[06/03 23:34:50    807s]  AreaOpt #2 TOTAL                   0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:40.2    3.5
[06/03 23:34:50    807s] ---------------------------------------------------------------------------------------------
[06/03 23:34:50    807s] 
[06/03 23:34:50    807s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3889.6M, EPOCH TIME: 1717428890.756874
[06/03 23:34:50    807s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.029, MEM:3567.0M, EPOCH TIME: 1717428890.786354
[06/03 23:34:50    807s] TotalInstCnt at PhyDesignMc Destruction: 13,723
[06/03 23:34:50    807s] End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:11, mem=3567.05M, totSessionCpu=0:13:27).
[06/03 23:34:50    807s] Begin: GigaOpt postEco DRV Optimization
[06/03 23:34:50    807s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[06/03 23:34:50    807s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:13:27.7/0:11:37.3 (1.2), mem = 3567.0M
[06/03 23:34:50    807s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:34:50    807s] Info: 27 io nets excluded
[06/03 23:34:50    807s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:34:50    807s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.9
[06/03 23:34:50    807s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:34:50    807s] ### Creating PhyDesignMc. totSessionCpu=0:13:28 mem=3567.0M
[06/03 23:34:50    807s] OPERPROF: Starting DPlace-Init at level 1, MEM:3567.0M, EPOCH TIME: 1717428890.997258
[06/03 23:34:50    807s] z: 2, totalTracks: 1
[06/03 23:34:50    807s] z: 4, totalTracks: 1
[06/03 23:34:50    807s] z: 6, totalTracks: 1
[06/03 23:34:50    807s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:34:51    807s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3567.0M, EPOCH TIME: 1717428891.012203
[06/03 23:34:51    807s] 
[06/03 23:34:51    807s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:34:51    807s] OPERPROF:     Starting CMU at level 3, MEM:3663.1M, EPOCH TIME: 1717428891.040345
[06/03 23:34:51    807s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3663.1M, EPOCH TIME: 1717428891.042157
[06/03 23:34:51    807s] 
[06/03 23:34:51    807s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:34:51    807s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:3567.0M, EPOCH TIME: 1717428891.045328
[06/03 23:34:51    807s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3567.0M, EPOCH TIME: 1717428891.045452
[06/03 23:34:51    807s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:3567.0M, EPOCH TIME: 1717428891.048893
[06/03 23:34:51    807s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3567.0MB).
[06/03 23:34:51    807s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:3567.0M, EPOCH TIME: 1717428891.052429
[06/03 23:34:51    807s] TotalInstCnt at PhyDesignMc Initialization: 13,723
[06/03 23:34:51    807s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:28 mem=3567.1M
[06/03 23:34:51    807s] ### Creating RouteCongInterface, started
[06/03 23:34:51    807s] 
[06/03 23:34:51    807s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/03 23:34:51    807s] 
[06/03 23:34:51    807s] #optDebug: {0, 1.000}
[06/03 23:34:51    807s] ### Creating RouteCongInterface, finished
[06/03 23:34:51    807s] {MG  {5 0 69.8 1.2957} }
[06/03 23:34:51    807s] ### Creating LA Mngr. totSessionCpu=0:13:28 mem=3567.1M
[06/03 23:34:51    807s] ### Creating LA Mngr, finished. totSessionCpu=0:13:28 mem=3567.1M
[06/03 23:34:51    808s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3946.7M, EPOCH TIME: 1717428891.753813
[06/03 23:34:51    808s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3946.7M, EPOCH TIME: 1717428891.754278
[06/03 23:34:51    809s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:34:51    809s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:51    809s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:34:51    809s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/03 23:34:51    809s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:34:51    809s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/03 23:34:51    809s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:34:51    809s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:34:51    809s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:34:51    809s] Info: violation cost 1.033334 (cap = 0.018398, tran = 0.014935, len = 0.000000, fanout load = 1.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:34:51    809s] |    16|    37|    -4.54|    16|    16|    -6.22|     1|     1|     0|     0|    -0.00|    -0.01|       0|       0|       0| 44.73%|          |         |
[06/03 23:34:52    809s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:34:52    809s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:34:52    809s] Info: violation cost 0.166667 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.166667, fanout count = 0.000000, glitch 0.000000)
[06/03 23:34:52    809s] |    15|    30|    -4.54|    15|    15|    -6.22|     1|     1|     0|     0|    -0.12|    -0.52|       1|       0|       1| 44.74%| 0:00:01.0|  4108.4M|
[06/03 23:34:52    809s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:34:52    809s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:34:52    809s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:34:52    809s] |    15|    30|    -4.54|    15|    15|    -6.22|     0|     0|     0|     0|    -0.08|    -0.64|       1|       0|       1| 44.74%| 0:00:00.0|  4111.4M|
[06/03 23:34:52    809s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:34:52    809s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:34:52    809s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:34:52    809s] |    15|    30|    -4.54|    15|    15|    -6.22|     0|     0|     0|     0|    -0.08|    -0.64|       0|       0|       0| 44.74%| 0:00:00.0|  4111.4M|
[06/03 23:34:52    809s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:34:52    809s] 
[06/03 23:34:52    809s] ###############################################################################
[06/03 23:34:52    809s] #
[06/03 23:34:52    809s] #  Large fanout net report:  
[06/03 23:34:52    809s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/03 23:34:52    809s] #     - current density: 44.74
[06/03 23:34:52    809s] #
[06/03 23:34:52    809s] #  List of high fanout nets:
[06/03 23:34:52    809s] #
[06/03 23:34:52    809s] ###############################################################################
[06/03 23:34:52    809s] Bottom Preferred Layer:
[06/03 23:34:52    809s]     None
[06/03 23:34:52    809s] Via Pillar Rule:
[06/03 23:34:52    809s]     None
[06/03 23:34:52    809s] 
[06/03 23:34:52    809s] 
[06/03 23:34:52    809s] =======================================================================
[06/03 23:34:52    809s]                 Reasons for remaining drv violations
[06/03 23:34:52    809s] =======================================================================
[06/03 23:34:52    809s] *info: Total 15 net(s) have violations which can't be fixed by DRV optimization.
[06/03 23:34:52    809s] 
[06/03 23:34:52    809s] MultiBuffering failure reasons
[06/03 23:34:52    809s] ------------------------------------------------
[06/03 23:34:52    809s] *info:    15 net(s): Could not be fixed because it is multi driver net.
[06/03 23:34:52    809s] 
[06/03 23:34:52    809s] 
[06/03 23:34:52    809s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=4111.4M) ***
[06/03 23:34:52    809s] 
[06/03 23:34:52    809s] Total-nets :: 13945, Stn-nets :: 359, ratio :: 2.5744 %, Total-len 440361, Stn-len 20395.6
[06/03 23:34:52    809s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3902.0M, EPOCH TIME: 1717428892.422966
[06/03 23:34:52    809s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.023, MEM:3580.4M, EPOCH TIME: 1717428892.446064
[06/03 23:34:52    809s] TotalInstCnt at PhyDesignMc Destruction: 13,725
[06/03 23:34:52    809s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.9
[06/03 23:34:52    809s] *** DrvOpt #3 [finish] : cpu/real = 0:00:02.3/0:00:01.5 (1.6), totSession cpu/real = 0:13:30.0/0:11:38.7 (1.2), mem = 3580.4M
[06/03 23:34:52    809s] 
[06/03 23:34:52    809s] =============================================================================================
[06/03 23:34:52    809s]  Step TAT Report for DrvOpt #3                                                  21.13-s100_1
[06/03 23:34:52    809s] =============================================================================================
[06/03 23:34:52    809s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:34:52    809s] ---------------------------------------------------------------------------------------------
[06/03 23:34:52    809s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/03 23:34:52    809s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:52    809s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:34:52    809s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.2
[06/03 23:34:52    809s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:52    809s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.5    1.3
[06/03 23:34:52    809s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:52    809s] [ OptEval                ]      3   0:00:00.3  (  20.1 % )     0:00:00.3 /  0:00:00.3    1.1
[06/03 23:34:52    809s] [ OptCommit              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:52    809s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.1
[06/03 23:34:52    809s] [ IncrDelayCalc          ]      8   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    2.0
[06/03 23:34:52    809s] [ DrvFindVioNets         ]      4   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.3    5.8
[06/03 23:34:52    809s] [ DrvComputeSummary      ]      4   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    2.3
[06/03 23:34:52    809s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    2.3
[06/03 23:34:52    809s] [ MISC                   ]          0:00:00.7  (  48.3 % )     0:00:00.7 /  0:00:01.1    1.5
[06/03 23:34:52    809s] ---------------------------------------------------------------------------------------------
[06/03 23:34:52    809s]  DrvOpt #3 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:02.3    1.6
[06/03 23:34:52    809s] ---------------------------------------------------------------------------------------------
[06/03 23:34:52    809s] 
[06/03 23:34:52    809s] End: GigaOpt postEco DRV Optimization
[06/03 23:34:52    810s] GigaOpt: WNS changes after postEco optimization: -0.002 -> -0.010 (bump = 0.008)
[06/03 23:34:52    810s] GigaOpt: Skipping nonLegal postEco optimization
[06/03 23:34:53    810s] Design TNS changes after trial route: -0.006 -> -0.638
[06/03 23:34:53    810s] Begin: GigaOpt TNS non-legal recovery
[06/03 23:34:53    810s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[06/03 23:34:53    810s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:34:53    810s] Info: 27 io nets excluded
[06/03 23:34:53    810s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:34:53    810s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:13:30.7/0:11:39.4 (1.2), mem = 3580.4M
[06/03 23:34:53    810s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.10
[06/03 23:34:53    810s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:34:53    810s] ### Creating PhyDesignMc. totSessionCpu=0:13:31 mem=3580.4M
[06/03 23:34:53    810s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:34:53    810s] OPERPROF: Starting DPlace-Init at level 1, MEM:3580.4M, EPOCH TIME: 1717428893.154891
[06/03 23:34:53    810s] z: 2, totalTracks: 1
[06/03 23:34:53    810s] z: 4, totalTracks: 1
[06/03 23:34:53    810s] z: 6, totalTracks: 1
[06/03 23:34:53    810s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:34:53    810s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3580.4M, EPOCH TIME: 1717428893.169931
[06/03 23:34:53    810s] 
[06/03 23:34:53    810s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:34:53    810s] OPERPROF:     Starting CMU at level 3, MEM:3676.5M, EPOCH TIME: 1717428893.200768
[06/03 23:34:53    810s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3676.5M, EPOCH TIME: 1717428893.202557
[06/03 23:34:53    810s] 
[06/03 23:34:53    810s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:34:53    810s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:3580.4M, EPOCH TIME: 1717428893.205710
[06/03 23:34:53    810s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3580.4M, EPOCH TIME: 1717428893.205828
[06/03 23:34:53    810s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.020, REAL:0.003, MEM:3580.4M, EPOCH TIME: 1717428893.209302
[06/03 23:34:53    810s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3580.4MB).
[06/03 23:34:53    810s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.058, MEM:3580.4M, EPOCH TIME: 1717428893.212813
[06/03 23:34:53    810s] TotalInstCnt at PhyDesignMc Initialization: 13,725
[06/03 23:34:53    810s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:31 mem=3580.4M
[06/03 23:34:53    810s] ### Creating RouteCongInterface, started
[06/03 23:34:53    810s] 
[06/03 23:34:53    810s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[06/03 23:34:53    810s] 
[06/03 23:34:53    810s] #optDebug: {0, 1.000}
[06/03 23:34:53    810s] ### Creating RouteCongInterface, finished
[06/03 23:34:53    810s] {MG  {5 0 69.8 1.2957} }
[06/03 23:34:53    810s] ### Creating LA Mngr. totSessionCpu=0:13:31 mem=3580.4M
[06/03 23:34:53    810s] ### Creating LA Mngr, finished. totSessionCpu=0:13:31 mem=3580.4M
[06/03 23:34:54    811s] *info: 27 io nets excluded
[06/03 23:34:54    811s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:34:54    811s] *info: 2 clock nets excluded
[06/03 23:34:54    811s] *info: 23 multi-driver nets excluded.
[06/03 23:34:54    811s] *info: 180 no-driver nets excluded.
[06/03 23:34:54    812s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.32177.2
[06/03 23:34:54    812s] PathGroup :  reg2reg  TargetSlack : 0 
[06/03 23:34:54    812s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:34:54    812s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:54    812s] ** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -0.638 Density 44.74
[06/03 23:34:54    812s] Optimizer TNS Opt
[06/03 23:34:54    812s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-0.632|
|reg2reg   |-0.002|-0.006|
|HEPG      |-0.002|-0.006|
|All Paths |-0.081|-0.638|
+----------+------+------+

[06/03 23:34:54    812s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3962.1M, EPOCH TIME: 1717428894.632490
[06/03 23:34:54    812s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3962.1M, EPOCH TIME: 1717428894.632866
[06/03 23:34:54    812s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/03 23:34:54    812s] Info: End MT loop @oiCellDelayCachingJob.
[06/03 23:34:54    812s] Active Path Group: reg2reg  
[06/03 23:34:54    812s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:54    812s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/03 23:34:54    812s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:54    812s] |  -0.002|   -0.081|  -0.006|   -0.638|   44.74%|   0:00:00.0| 3962.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_0_r_reg[16]/D   |
[06/03 23:34:55    813s] |   0.000|   -0.081|   0.000|   -0.632|   44.74%|   0:00:01.0| 4133.4M|av_scan_mode_max|       NA| NA                                     |
[06/03 23:34:55    813s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:55    813s] 
[06/03 23:34:55    813s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=4133.4M) ***
[06/03 23:34:55    813s] Active Path Group: default 
[06/03 23:34:55    813s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:55    813s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/03 23:34:55    813s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:55    813s] |  -0.081|   -0.081|  -0.632|   -0.632|   44.74%|   0:00:00.0| 4133.4M|av_scan_mode_max|  default| Top_in/data_1_r_reg[45]/D              |
[06/03 23:34:55    817s] |   0.000|    0.000|   0.000|    0.000|   44.75%|   0:00:00.0| 4134.9M|av_scan_mode_max|       NA| NA                                     |
[06/03 23:34:55    817s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:34:55    817s] 
[06/03 23:34:55    817s] *** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:00.0 mem=4134.9M) ***
[06/03 23:34:55    817s] 
[06/03 23:34:55    817s] *** Finished Optimize Step Cumulative (cpu=0:00:04.7 real=0:00:01.0 mem=4134.9M) ***
[06/03 23:34:55    817s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[06/03 23:34:55    817s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.32177.2
[06/03 23:34:55    817s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4134.9M, EPOCH TIME: 1717428895.966189
[06/03 23:34:55    817s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.017, MEM:4134.9M, EPOCH TIME: 1717428895.983662
[06/03 23:34:55    817s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4134.9M, EPOCH TIME: 1717428895.990209
[06/03 23:34:55    817s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4134.9M, EPOCH TIME: 1717428895.990413
[06/03 23:34:56    817s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4134.9M, EPOCH TIME: 1717428896.005906
[06/03 23:34:56    817s] OPERPROF:       Starting CMU at level 4, MEM:4231.0M, EPOCH TIME: 1717428896.036404
[06/03 23:34:56    817s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:4231.0M, EPOCH TIME: 1717428896.038182
[06/03 23:34:56    817s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.035, MEM:4134.9M, EPOCH TIME: 1717428896.041255
[06/03 23:34:56    817s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4134.9M, EPOCH TIME: 1717428896.041372
[06/03 23:34:56    817s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.003, MEM:4134.9M, EPOCH TIME: 1717428896.044794
[06/03 23:34:56    817s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.058, MEM:4134.9M, EPOCH TIME: 1717428896.048448
[06/03 23:34:56    817s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.058, MEM:4134.9M, EPOCH TIME: 1717428896.048555
[06/03 23:34:56    817s] TDRefine: refinePlace mode is spiral
[06/03 23:34:56    817s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.5
[06/03 23:34:56    817s] OPERPROF: Starting RefinePlace at level 1, MEM:4134.9M, EPOCH TIME: 1717428896.048707
[06/03 23:34:56    817s] *** Starting refinePlace (0:13:38 mem=4134.9M) ***
[06/03 23:34:56    817s] Total net bbox length = 3.822e+05 (1.809e+05 2.013e+05) (ext = 9.280e+03)
[06/03 23:34:56    817s] 
[06/03 23:34:56    817s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:34:56    817s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:34:56    817s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:56    817s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:56    817s] 
[06/03 23:34:56    817s] Starting Small incrNP...
[06/03 23:34:56    817s] User Input Parameters:
[06/03 23:34:56    817s] - Congestion Driven    : Off
[06/03 23:34:56    817s] - Timing Driven        : Off
[06/03 23:34:56    817s] - Area-Violation Based : Off
[06/03 23:34:56    817s] - Start Rollback Level : -5
[06/03 23:34:56    817s] - Legalized            : On
[06/03 23:34:56    817s] - Window Based         : Off
[06/03 23:34:56    817s] - eDen incr mode       : Off
[06/03 23:34:56    817s] - Small incr mode      : On
[06/03 23:34:56    817s] 
[06/03 23:34:56    817s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4134.9M, EPOCH TIME: 1717428896.083165
[06/03 23:34:56    817s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4134.9M, EPOCH TIME: 1717428896.086225
[06/03 23:34:56    817s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:4134.9M, EPOCH TIME: 1717428896.094769
[06/03 23:34:56    817s] default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
[06/03 23:34:56    817s] Density distribution unevenness ratio = 23.158%
[06/03 23:34:56    817s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.012, MEM:4134.9M, EPOCH TIME: 1717428896.094956
[06/03 23:34:56    817s] cost 0.724691, thresh 1.000000
[06/03 23:34:56    817s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4134.9M)
[06/03 23:34:56    817s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:34:56    817s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4134.9M, EPOCH TIME: 1717428896.096129
[06/03 23:34:56    817s] Starting refinePlace ...
[06/03 23:34:56    817s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:56    817s] One DDP V2 for no tweak run.
[06/03 23:34:56    817s] (I)      Default pattern map key = CHIP_default.
[06/03 23:34:56    817s]   Spread Effort: high, pre-route mode, useDDP on.
[06/03 23:34:56    817s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4136.8MB) @(0:13:38 - 0:13:38).
[06/03 23:34:56    817s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:34:56    817s] wireLenOptFixPriorityInst 2903 inst fixed
[06/03 23:34:56    817s] 
[06/03 23:34:56    817s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:34:56    818s] Move report: legalization moves 17 insts, mean move: 4.00 um, max move: 13.72 um spiral
[06/03 23:34:56    818s] 	Max move on inst (Top_in/FE_OCPC2037_n5413): (608.84, 749.40) --> (600.16, 754.44)
[06/03 23:34:56    818s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:34:56    818s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:34:56    818s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4162.2MB) @(0:13:38 - 0:13:38).
[06/03 23:34:56    818s] Move report: Detail placement moves 17 insts, mean move: 4.00 um, max move: 13.72 um 
[06/03 23:34:56    818s] 	Max move on inst (Top_in/FE_OCPC2037_n5413): (608.84, 749.40) --> (600.16, 754.44)
[06/03 23:34:56    818s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 4162.2MB
[06/03 23:34:56    818s] Statistics of distance of Instance movement in refine placement:
[06/03 23:34:56    818s]   maximum (X+Y) =        13.72 um
[06/03 23:34:56    818s]   inst (Top_in/FE_OCPC2037_n5413) with max move: (608.84, 749.4) -> (600.16, 754.44)
[06/03 23:34:56    818s]   mean    (X+Y) =         4.00 um
[06/03 23:34:56    818s] Summary Report:
[06/03 23:34:56    818s] Instances move: 17 (out of 13725 movable)
[06/03 23:34:56    818s] Instances flipped: 0
[06/03 23:34:56    818s] Mean displacement: 4.00 um
[06/03 23:34:56    818s] Max displacement: 13.72 um (Instance: Top_in/FE_OCPC2037_n5413) (608.84, 749.4) -> (600.16, 754.44)
[06/03 23:34:56    818s] 	Length: 14 sites, height: 1 rows, site name: core_5040, cell type: BUF8CK
[06/03 23:34:56    818s] Total instances moved : 17
[06/03 23:34:56    818s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.700, REAL:0.379, MEM:4162.2M, EPOCH TIME: 1717428896.474847
[06/03 23:34:56    818s] Total net bbox length = 3.822e+05 (1.809e+05 2.013e+05) (ext = 9.280e+03)
[06/03 23:34:56    818s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 4162.2MB
[06/03 23:34:56    818s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=4162.2MB) @(0:13:38 - 0:13:38).
[06/03 23:34:56    818s] *** Finished refinePlace (0:13:38 mem=4162.2M) ***
[06/03 23:34:56    818s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.5
[06/03 23:34:56    818s] OPERPROF: Finished RefinePlace at level 1, CPU:0.760, REAL:0.433, MEM:4162.2M, EPOCH TIME: 1717428896.481975
[06/03 23:34:56    818s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4162.2M, EPOCH TIME: 1717428896.590946
[06/03 23:34:56    818s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.021, MEM:4139.2M, EPOCH TIME: 1717428896.612251
[06/03 23:34:56    818s] *** maximum move = 13.72 um ***
[06/03 23:34:56    818s] *** Finished re-routing un-routed nets (4139.2M) ***
[06/03 23:34:56    818s] OPERPROF: Starting DPlace-Init at level 1, MEM:4139.2M, EPOCH TIME: 1717428896.646426
[06/03 23:34:56    818s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4139.2M, EPOCH TIME: 1717428896.661585
[06/03 23:34:56    818s] OPERPROF:     Starting CMU at level 3, MEM:4235.2M, EPOCH TIME: 1717428896.693585
[06/03 23:34:56    818s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:4235.2M, EPOCH TIME: 1717428896.695355
[06/03 23:34:56    818s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.037, MEM:4139.2M, EPOCH TIME: 1717428896.698498
[06/03 23:34:56    818s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4139.2M, EPOCH TIME: 1717428896.698623
[06/03 23:34:56    818s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:4139.2M, EPOCH TIME: 1717428896.701957
[06/03 23:34:56    818s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.059, MEM:4139.2M, EPOCH TIME: 1717428896.705545
[06/03 23:34:56    818s] 
[06/03 23:34:56    818s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=4139.2M) ***
[06/03 23:34:56    818s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.32177.2
[06/03 23:34:56    818s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:34:56    818s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:56    818s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 44.75
[06/03 23:34:56    818s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[06/03 23:34:56    819s] Bottom Preferred Layer:
[06/03 23:34:56    819s]     None
[06/03 23:34:56    819s] Via Pillar Rule:
[06/03 23:34:56    819s]     None
[06/03 23:34:56    819s] 
[06/03 23:34:56    819s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.9 real=0:00:02.0 mem=4139.2M) ***
[06/03 23:34:56    819s] 
[06/03 23:34:56    819s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.32177.2
[06/03 23:34:56    819s] Total-nets :: 13945, Stn-nets :: 366, ratio :: 2.6246 %, Total-len 440347, Stn-len 20577.1
[06/03 23:34:56    819s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3929.7M, EPOCH TIME: 1717428896.941994
[06/03 23:34:56    819s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.029, MEM:3605.2M, EPOCH TIME: 1717428896.971019
[06/03 23:34:56    819s] TotalInstCnt at PhyDesignMc Destruction: 13,725
[06/03 23:34:56    819s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.10
[06/03 23:34:56    819s] *** TnsOpt #1 [finish] : cpu/real = 0:00:08.4/0:00:03.8 (2.2), totSession cpu/real = 0:13:39.1/0:11:43.3 (1.2), mem = 3605.2M
[06/03 23:34:56    819s] 
[06/03 23:34:56    819s] =============================================================================================
[06/03 23:34:56    819s]  Step TAT Report for TnsOpt #1                                                  21.13-s100_1
[06/03 23:34:56    819s] =============================================================================================
[06/03 23:34:56    819s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:34:56    819s] ---------------------------------------------------------------------------------------------
[06/03 23:34:56    819s] [ SlackTraversorInit     ]      2   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.3    1.1
[06/03 23:34:56    819s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:56    819s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.2    1.7
[06/03 23:34:56    819s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.2
[06/03 23:34:56    819s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:56    819s] [ TransformInit          ]      1   0:00:01.2  (  30.5 % )     0:00:01.2 /  0:00:01.2    1.0
[06/03 23:34:56    819s] [ OptimizationStep       ]      2   0:00:00.1  (   3.7 % )     0:00:01.1 /  0:00:04.7    4.1
[06/03 23:34:56    819s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.3 % )     0:00:01.0 /  0:00:04.6    4.6
[06/03 23:34:56    819s] [ OptGetWeight           ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/03 23:34:56    819s] [ OptEval                ]      4   0:00:00.7  (  18.8 % )     0:00:00.7 /  0:00:03.9    5.5
[06/03 23:34:56    819s] [ OptCommit              ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:56    819s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.1
[06/03 23:34:56    819s] [ IncrDelayCalc          ]     19   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.2    2.1
[06/03 23:34:56    819s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    3.1
[06/03 23:34:56    819s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:34:56    819s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    0.0
[06/03 23:34:56    819s] [ RefinePlace            ]      1   0:00:00.8  (  21.7 % )     0:00:00.8 /  0:00:01.3    1.6
[06/03 23:34:56    819s] [ IncrTimingUpdate       ]     10   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.2    2.7
[06/03 23:34:56    819s] [ MISC                   ]          0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.7    2.5
[06/03 23:34:56    819s] ---------------------------------------------------------------------------------------------
[06/03 23:34:56    819s]  TnsOpt #1 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:08.4    2.2
[06/03 23:34:56    819s] ---------------------------------------------------------------------------------------------
[06/03 23:34:56    819s] 
[06/03 23:34:56    819s] End: GigaOpt TNS non-legal recovery
[06/03 23:34:57    819s] Register exp ratio and priority group on 0 nets on 13945 nets : 
[06/03 23:34:57    819s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:34:57    819s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:34:57    819s] 
[06/03 23:34:57    819s] Active setup views:
[06/03 23:34:57    819s]  av_scan_mode_max
[06/03 23:34:57    819s]   Dominating endpoints: 0
[06/03 23:34:57    819s]   Dominating TNS: -0.000
[06/03 23:34:57    819s] 
[06/03 23:34:57    819s] *** Enable all active views. ***
[06/03 23:34:57    819s] Extraction called for design 'CHIP' of instances=14055 and nets=14127 using extraction engine 'preRoute' .
[06/03 23:34:57    819s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:34:57    819s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:34:57    819s] PreRoute RC Extraction called for design CHIP.
[06/03 23:34:57    819s] RC Extraction called in multi-corner(2) mode.
[06/03 23:34:57    819s] RCMode: PreRoute
[06/03 23:34:57    819s]       RC Corner Indexes            0       1   
[06/03 23:34:57    819s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:34:57    819s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:34:57    819s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:34:57    819s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:34:57    819s] Shrink Factor                : 1.00000
[06/03 23:34:57    819s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:34:57    819s] Using capacitance table file ...
[06/03 23:34:57    819s] RC Grid backup saved.
[06/03 23:34:57    819s] 
[06/03 23:34:57    819s] Trim Metal Layers:
[06/03 23:34:57    819s] LayerId::1 widthSet size::4
[06/03 23:34:57    819s] LayerId::2 widthSet size::4
[06/03 23:34:57    819s] LayerId::3 widthSet size::4
[06/03 23:34:57    819s] LayerId::4 widthSet size::4
[06/03 23:34:57    819s] LayerId::5 widthSet size::4
[06/03 23:34:57    819s] LayerId::6 widthSet size::2
[06/03 23:34:57    819s] Skipped RC grid update for preRoute extraction.
[06/03 23:34:57    819s] eee: pegSigSF::1.070000
[06/03 23:34:57    819s] Initializing multi-corner capacitance tables ... 
[06/03 23:34:57    819s] Initializing multi-corner resistance tables ...
[06/03 23:34:57    819s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:34:57    819s] eee: l::2 avDens::0.132136 usedTrk::3973.118556 availTrk::30068.513884 sigTrk::3973.118556
[06/03 23:34:57    819s] eee: l::3 avDens::0.116734 usedTrk::3953.569603 availTrk::33868.199410 sigTrk::3953.569603
[06/03 23:34:57    819s] eee: l::4 avDens::0.075767 usedTrk::2075.500794 availTrk::27393.286771 sigTrk::2075.500794
[06/03 23:34:57    819s] eee: l::5 avDens::0.111329 usedTrk::1425.774999 availTrk::12806.907674 sigTrk::1425.774999
[06/03 23:34:57    819s] eee: l::6 avDens::0.024525 usedTrk::3.488889 availTrk::142.258065 sigTrk::3.488889
[06/03 23:34:57    819s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:34:57    819s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250089 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.817100 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/03 23:34:57    819s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3514.797M)
[06/03 23:34:57    819s] Skewing Data Summary (End_of_FINAL)
[06/03 23:34:58    821s] --------------------------------------------------
[06/03 23:34:58    821s]  Total skewed count:0
[06/03 23:34:58    821s] --------------------------------------------------
[06/03 23:34:58    821s] Starting delay calculation for Setup views
[06/03 23:34:58    821s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:34:58    821s] #################################################################################
[06/03 23:34:58    821s] # Design Stage: PreRoute
[06/03 23:34:58    821s] # Design Name: CHIP
[06/03 23:34:58    821s] # Design Mode: 90nm
[06/03 23:34:58    821s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:34:58    821s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:34:58    821s] # Signoff Settings: SI Off 
[06/03 23:34:58    821s] #################################################################################
[06/03 23:34:59    822s] Topological Sorting (REAL = 0:00:00.0, MEM = 3524.0M, InitMEM = 3524.0M)
[06/03 23:34:59    822s] Calculate delays in BcWc mode...
[06/03 23:34:59    822s] Calculate delays in BcWc mode...
[06/03 23:34:59    822s] Start delay calculation (fullDC) (8 T). (MEM=3523.97)
[06/03 23:34:59    823s] End AAE Lib Interpolated Model. (MEM=3535.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:35:00    830s] Total number of fetched objects 14061
[06/03 23:35:00    830s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/03 23:35:00    830s] End delay calculation. (MEM=3867.53 CPU=0:00:06.4 REAL=0:00:01.0)
[06/03 23:35:00    830s] End delay calculation (fullDC). (MEM=3867.53 CPU=0:00:07.8 REAL=0:00:01.0)
[06/03 23:35:00    830s] *** CDM Built up (cpu=0:00:08.9  real=0:00:02.0  mem= 3867.5M) ***
[06/03 23:35:00    832s] *** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:02.0 totSessionCpu=0:13:52 mem=3867.5M)
[06/03 23:35:00    832s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3867.53 MB )
[06/03 23:35:00    832s] (I)      ==================== Layers =====================
[06/03 23:35:00    832s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:35:00    832s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:35:00    832s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:35:00    832s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:35:00    832s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:35:00    832s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:35:00    832s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:35:00    832s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:35:00    832s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:35:00    832s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:35:00    832s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:35:00    832s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:35:00    832s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:35:00    832s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:35:00    832s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:35:00    832s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:35:00    832s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:35:00    832s] (I)      Started Import and model ( Curr Mem: 3867.53 MB )
[06/03 23:35:00    832s] (I)      Default pattern map key = CHIP_default.
[06/03 23:35:01    832s] (I)      == Non-default Options ==
[06/03 23:35:01    832s] (I)      Build term to term wires                           : false
[06/03 23:35:01    832s] (I)      Maximum routing layer                              : 6
[06/03 23:35:01    832s] (I)      Number of threads                                  : 8
[06/03 23:35:01    832s] (I)      Method to set GCell size                           : row
[06/03 23:35:01    832s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:35:01    832s] (I)      Use row-based GCell size
[06/03 23:35:01    832s] (I)      Use row-based GCell align
[06/03 23:35:01    832s] (I)      layer 0 area = 176400
[06/03 23:35:01    832s] (I)      layer 1 area = 194000
[06/03 23:35:01    832s] (I)      layer 2 area = 194000
[06/03 23:35:01    832s] (I)      layer 3 area = 194000
[06/03 23:35:01    832s] (I)      layer 4 area = 194000
[06/03 23:35:01    832s] (I)      layer 5 area = 9000000
[06/03 23:35:01    832s] (I)      GCell unit size   : 5040
[06/03 23:35:01    832s] (I)      GCell multiplier  : 1
[06/03 23:35:01    832s] (I)      GCell row height  : 5040
[06/03 23:35:01    832s] (I)      Actual row height : 5040
[06/03 23:35:01    832s] (I)      GCell align ref   : 220100 220200
[06/03 23:35:01    832s] [NR-eGR] Track table information for default rule: 
[06/03 23:35:01    832s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:35:01    832s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:35:01    832s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:35:01    832s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:35:01    832s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:35:01    832s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:35:01    832s] (I)      =================== Default via ====================
[06/03 23:35:01    832s] (I)      +---+------------------+---------------------------+
[06/03 23:35:01    832s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:35:01    832s] (I)      +---+------------------+---------------------------+
[06/03 23:35:01    832s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:35:01    832s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:35:01    832s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:35:01    832s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:35:01    832s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:35:01    832s] (I)      +---+------------------+---------------------------+
[06/03 23:35:01    832s] [NR-eGR] Read 32964 PG shapes
[06/03 23:35:01    832s] [NR-eGR] Read 0 clock shapes
[06/03 23:35:01    832s] [NR-eGR] Read 0 other shapes
[06/03 23:35:01    832s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:35:01    832s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:35:01    832s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:35:01    832s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:35:01    832s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:35:01    832s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:35:01    832s] [NR-eGR] #Other Blockages    : 0
[06/03 23:35:01    832s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:35:01    832s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:35:01    832s] [NR-eGR] Read 13945 nets ( ignored 0 )
[06/03 23:35:01    832s] (I)      early_global_route_priority property id does not exist.
[06/03 23:35:01    832s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:35:01    832s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:35:01    832s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:35:01    832s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:35:01    832s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:35:01    832s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:35:01    832s] (I)      Number of ignored nets                =      0
[06/03 23:35:01    832s] (I)      Number of connected nets              =      0
[06/03 23:35:01    832s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:35:01    832s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:35:01    832s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:35:01    832s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:35:01    832s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:35:01    832s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:35:01    832s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:35:01    832s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:35:01    832s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:35:01    832s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:35:01    832s] (I)      Ndr track 0 does not exist
[06/03 23:35:01    832s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:35:01    832s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:35:01    832s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:35:01    832s] (I)      Site width          :   620  (dbu)
[06/03 23:35:01    832s] (I)      Row height          :  5040  (dbu)
[06/03 23:35:01    832s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:35:01    832s] (I)      GCell width         :  5040  (dbu)
[06/03 23:35:01    832s] (I)      GCell height        :  5040  (dbu)
[06/03 23:35:01    832s] (I)      Grid                :   268   268     6
[06/03 23:35:01    832s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:35:01    832s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:35:01    832s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:35:01    832s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:35:01    832s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:35:01    832s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:35:01    832s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:35:01    832s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:35:01    832s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:35:01    832s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:35:01    832s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:35:01    832s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:35:01    832s] (I)      --------------------------------------------------------
[06/03 23:35:01    832s] 
[06/03 23:35:01    832s] [NR-eGR] ============ Routing rule table ============
[06/03 23:35:01    832s] [NR-eGR] Rule id: 0  Nets: 13941
[06/03 23:35:01    832s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:35:01    832s] (I)                    Layer    2    3    4    5     6 
[06/03 23:35:01    832s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:35:01    832s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:35:01    832s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:35:01    832s] [NR-eGR] ========================================
[06/03 23:35:01    832s] [NR-eGR] 
[06/03 23:35:01    832s] (I)      =============== Blocked Tracks ===============
[06/03 23:35:01    832s] (I)      +-------+---------+----------+---------------+
[06/03 23:35:01    832s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:35:01    832s] (I)      +-------+---------+----------+---------------+
[06/03 23:35:01    832s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:35:01    832s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:35:01    832s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:35:01    832s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:35:01    832s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:35:01    832s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:35:01    832s] (I)      +-------+---------+----------+---------------+
[06/03 23:35:01    832s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3867.53 MB )
[06/03 23:35:01    832s] (I)      Reset routing kernel
[06/03 23:35:01    832s] (I)      Started Global Routing ( Curr Mem: 3867.53 MB )
[06/03 23:35:01    832s] (I)      totalPins=44452  totalGlobalPin=42295 (95.15%)
[06/03 23:35:01    832s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:35:01    832s] [NR-eGR] Layer group 1: route 13941 net(s) in layer range [2, 6]
[06/03 23:35:01    832s] (I)      
[06/03 23:35:01    832s] (I)      ============  Phase 1a Route ============
[06/03 23:35:01    832s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 19
[06/03 23:35:01    832s] (I)      Usage: 84380 = (40033 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:35:01    832s] (I)      
[06/03 23:35:01    832s] (I)      ============  Phase 1b Route ============
[06/03 23:35:01    832s] (I)      Usage: 84380 = (40033 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:35:01    832s] (I)      Overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 4.252752e+05um
[06/03 23:35:01    832s] (I)      Congestion metric : 0.03%H 0.04%V, 0.07%HV
[06/03 23:35:01    832s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:35:01    832s] (I)      
[06/03 23:35:01    832s] (I)      ============  Phase 1c Route ============
[06/03 23:35:01    832s] (I)      Level2 Grid: 54 x 54
[06/03 23:35:01    832s] (I)      Usage: 84380 = (40033 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:35:01    832s] (I)      
[06/03 23:35:01    832s] (I)      ============  Phase 1d Route ============
[06/03 23:35:01    832s] (I)      Usage: 84381 = (40034 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:35:01    832s] (I)      
[06/03 23:35:01    832s] (I)      ============  Phase 1e Route ============
[06/03 23:35:01    832s] (I)      Usage: 84381 = (40034 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:35:01    832s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 4.252802e+05um
[06/03 23:35:01    832s] (I)      
[06/03 23:35:01    832s] (I)      ============  Phase 1l Route ============
[06/03 23:35:01    832s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:35:01    832s] (I)      Layer  2:     348453     54374         2      214167      367514    (36.82%) 
[06/03 23:35:01    832s] (I)      Layer  3:     393045     39123         0      237114      406890    (36.82%) 
[06/03 23:35:01    832s] (I)      Layer  4:     310785      7007         0      260999      320682    (44.87%) 
[06/03 23:35:01    832s] (I)      Layer  5:     351804      1107         0      284139      359865    (44.12%) 
[06/03 23:35:01    832s] (I)      Layer  6:      90776        34         0       54123       91297    (37.22%) 
[06/03 23:35:01    832s] (I)      Total:       1494863    101645         2     1050541     1546247    (40.46%) 
[06/03 23:35:01    832s] (I)      
[06/03 23:35:01    832s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:35:01    832s] [NR-eGR]                        OverCon           OverCon            
[06/03 23:35:01    832s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/03 23:35:01    832s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/03 23:35:01    832s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:35:01    832s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:35:01    832s] [NR-eGR]  metal2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:35:01    832s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:35:01    832s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:35:01    832s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:35:01    832s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:35:01    832s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:35:01    832s] [NR-eGR]        Total         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:35:01    832s] [NR-eGR] 
[06/03 23:35:01    832s] (I)      Finished Global Routing ( CPU: 0.58 sec, Real: 0.22 sec, Curr Mem: 3899.55 MB )
[06/03 23:35:01    832s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:35:01    832s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:35:01    832s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.40 sec, Curr Mem: 3899.55 MB )
[06/03 23:35:01    832s] (I)      ======================================== Runtime Summary ========================================
[06/03 23:35:01    832s] (I)       Step                                              %       Start      Finish      Real       CPU 
[06/03 23:35:01    832s] (I)      -------------------------------------------------------------------------------------------------
[06/03 23:35:01    832s] (I)       Early Global Route kernel                   100.00%  232.74 sec  233.14 sec  0.40 sec  0.76 sec 
[06/03 23:35:01    832s] (I)       +-Import and model                           38.72%  232.74 sec  232.90 sec  0.16 sec  0.16 sec 
[06/03 23:35:01    832s] (I)       | +-Create place DB                          14.90%  232.74 sec  232.80 sec  0.06 sec  0.06 sec 
[06/03 23:35:01    832s] (I)       | | +-Import place data                      14.84%  232.74 sec  232.80 sec  0.06 sec  0.06 sec 
[06/03 23:35:01    832s] (I)       | | | +-Read instances and placement          5.07%  232.75 sec  232.77 sec  0.02 sec  0.02 sec 
[06/03 23:35:01    832s] (I)       | | | +-Read nets                             9.62%  232.77 sec  232.80 sec  0.04 sec  0.04 sec 
[06/03 23:35:01    832s] (I)       | +-Create route DB                          19.63%  232.80 sec  232.88 sec  0.08 sec  0.08 sec 
[06/03 23:35:01    832s] (I)       | | +-Import route data (8T)                 19.44%  232.81 sec  232.88 sec  0.08 sec  0.08 sec 
[06/03 23:35:01    832s] (I)       | | | +-Read blockages ( Layer 2-6 )          3.03%  232.81 sec  232.82 sec  0.01 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Read routing blockages              0.00%  232.81 sec  232.81 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Read instance blockages             1.18%  232.81 sec  232.82 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Read PG blockages                   1.33%  232.82 sec  232.82 sec  0.01 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Read clock blockages                0.01%  232.82 sec  232.82 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Read other blockages                0.01%  232.82 sec  232.82 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Read halo blockages                 0.05%  232.82 sec  232.82 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Read boundary cut boxes             0.00%  232.82 sec  232.82 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | +-Read blackboxes                       0.01%  232.82 sec  232.82 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | +-Read prerouted                        2.15%  232.82 sec  232.83 sec  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)       | | | +-Read unlegalized nets                 0.63%  232.83 sec  232.83 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | +-Read nets                             1.85%  232.83 sec  232.84 sec  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)       | | | +-Set up via pillars                    0.05%  232.84 sec  232.84 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | +-Initialize 3D grid graph              0.44%  232.85 sec  232.85 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | +-Model blockage capacity               8.66%  232.85 sec  232.88 sec  0.03 sec  0.04 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Initialize 3D capacity              7.96%  232.85 sec  232.88 sec  0.03 sec  0.03 sec 
[06/03 23:35:01    832s] (I)       | +-Read aux data                             0.00%  232.88 sec  232.88 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | +-Others data preparation                   0.39%  232.88 sec  232.89 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | +-Create route kernel                       2.89%  232.89 sec  232.90 sec  0.01 sec  0.02 sec 
[06/03 23:35:01    832s] (I)       +-Global Routing                             54.88%  232.90 sec  233.12 sec  0.22 sec  0.58 sec 
[06/03 23:35:01    832s] (I)       | +-Initialization                            1.51%  232.90 sec  232.91 sec  0.01 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | +-Net group 1                              49.04%  232.91 sec  233.11 sec  0.20 sec  0.56 sec 
[06/03 23:35:01    832s] (I)       | | +-Generate topology (8T)                  3.34%  232.91 sec  232.92 sec  0.01 sec  0.04 sec 
[06/03 23:35:01    832s] (I)       | | +-Phase 1a                               13.22%  232.94 sec  232.99 sec  0.05 sec  0.18 sec 
[06/03 23:35:01    832s] (I)       | | | +-Pattern routing (8T)                  9.30%  232.94 sec  232.98 sec  0.04 sec  0.16 sec 
[06/03 23:35:01    832s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.83%  232.98 sec  232.98 sec  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)       | | | +-Add via demand to 2D                  1.77%  232.99 sec  232.99 sec  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)       | | +-Phase 1b                                3.01%  232.99 sec  233.00 sec  0.01 sec  0.02 sec 
[06/03 23:35:01    832s] (I)       | | | +-Monotonic routing (8T)                2.78%  232.99 sec  233.00 sec  0.01 sec  0.02 sec 
[06/03 23:35:01    832s] (I)       | | +-Phase 1c                                1.91%  233.01 sec  233.01 sec  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)       | | | +-Two level Routing                     1.85%  233.01 sec  233.01 sec  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Two Level Routing (Regular)         1.11%  233.01 sec  233.01 sec  0.00 sec  0.01 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Two Level Routing (Strong)          0.26%  233.01 sec  233.01 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | +-Phase 1d                                5.38%  233.01 sec  233.03 sec  0.02 sec  0.05 sec 
[06/03 23:35:01    832s] (I)       | | | +-Detoured routing (8T)                 5.28%  233.01 sec  233.03 sec  0.02 sec  0.05 sec 
[06/03 23:35:01    832s] (I)       | | +-Phase 1e                                0.93%  233.03 sec  233.04 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | +-Route legalization                    0.76%  233.04 sec  233.04 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | | | +-Legalize Blockage Violations        0.69%  233.04 sec  233.04 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       | | +-Phase 1l                               16.42%  233.04 sec  233.11 sec  0.07 sec  0.25 sec 
[06/03 23:35:01    832s] (I)       | | | +-Layer assignment (8T)                14.60%  233.05 sec  233.11 sec  0.06 sec  0.24 sec 
[06/03 23:35:01    832s] (I)       | +-Clean cong LA                             0.00%  233.11 sec  233.11 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)       +-Export 3D cong map                          4.18%  233.12 sec  233.14 sec  0.02 sec  0.01 sec 
[06/03 23:35:01    832s] (I)       | +-Export 2D cong map                        0.54%  233.14 sec  233.14 sec  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)      ======================= Summary by functions ========================
[06/03 23:35:01    832s] (I)       Lv  Step                                      %      Real       CPU 
[06/03 23:35:01    832s] (I)      ---------------------------------------------------------------------
[06/03 23:35:01    832s] (I)        0  Early Global Route kernel           100.00%  0.40 sec  0.76 sec 
[06/03 23:35:01    832s] (I)        1  Global Routing                       54.88%  0.22 sec  0.58 sec 
[06/03 23:35:01    832s] (I)        1  Import and model                     38.72%  0.16 sec  0.16 sec 
[06/03 23:35:01    832s] (I)        1  Export 3D cong map                    4.18%  0.02 sec  0.01 sec 
[06/03 23:35:01    832s] (I)        2  Net group 1                          49.04%  0.20 sec  0.56 sec 
[06/03 23:35:01    832s] (I)        2  Create route DB                      19.63%  0.08 sec  0.08 sec 
[06/03 23:35:01    832s] (I)        2  Create place DB                      14.90%  0.06 sec  0.06 sec 
[06/03 23:35:01    832s] (I)        2  Create route kernel                   2.89%  0.01 sec  0.02 sec 
[06/03 23:35:01    832s] (I)        2  Initialization                        1.51%  0.01 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        2  Export 2D cong map                    0.54%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        2  Others data preparation               0.39%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        3  Import route data (8T)               19.44%  0.08 sec  0.08 sec 
[06/03 23:35:01    832s] (I)        3  Phase 1l                             16.42%  0.07 sec  0.25 sec 
[06/03 23:35:01    832s] (I)        3  Import place data                    14.84%  0.06 sec  0.06 sec 
[06/03 23:35:01    832s] (I)        3  Phase 1a                             13.22%  0.05 sec  0.18 sec 
[06/03 23:35:01    832s] (I)        3  Phase 1d                              5.38%  0.02 sec  0.05 sec 
[06/03 23:35:01    832s] (I)        3  Generate topology (8T)                3.34%  0.01 sec  0.04 sec 
[06/03 23:35:01    832s] (I)        3  Phase 1b                              3.01%  0.01 sec  0.02 sec 
[06/03 23:35:01    832s] (I)        3  Phase 1c                              1.91%  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)        3  Phase 1e                              0.93%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        4  Layer assignment (8T)                14.60%  0.06 sec  0.24 sec 
[06/03 23:35:01    832s] (I)        4  Read nets                            11.48%  0.05 sec  0.05 sec 
[06/03 23:35:01    832s] (I)        4  Pattern routing (8T)                  9.30%  0.04 sec  0.16 sec 
[06/03 23:35:01    832s] (I)        4  Model blockage capacity               8.66%  0.03 sec  0.04 sec 
[06/03 23:35:01    832s] (I)        4  Detoured routing (8T)                 5.28%  0.02 sec  0.05 sec 
[06/03 23:35:01    832s] (I)        4  Read instances and placement          5.07%  0.02 sec  0.02 sec 
[06/03 23:35:01    832s] (I)        4  Read blockages ( Layer 2-6 )          3.03%  0.01 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        4  Monotonic routing (8T)                2.78%  0.01 sec  0.02 sec 
[06/03 23:35:01    832s] (I)        4  Read prerouted                        2.15%  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)        4  Two level Routing                     1.85%  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)        4  Pattern Routing Avoiding Blockages    1.83%  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)        4  Add via demand to 2D                  1.77%  0.01 sec  0.01 sec 
[06/03 23:35:01    832s] (I)        4  Route legalization                    0.76%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        4  Read unlegalized nets                 0.63%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        4  Initialize 3D grid graph              0.44%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        5  Initialize 3D capacity                7.96%  0.03 sec  0.03 sec 
[06/03 23:35:01    832s] (I)        5  Read PG blockages                     1.33%  0.01 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        5  Read instance blockages               1.18%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        5  Two Level Routing (Regular)           1.11%  0.00 sec  0.01 sec 
[06/03 23:35:01    832s] (I)        5  Legalize Blockage Violations          0.69%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        5  Two Level Routing (Strong)            0.26%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/03 23:35:01    832s] OPERPROF: Starting HotSpotCal at level 1, MEM:3899.5M, EPOCH TIME: 1717428901.366868
[06/03 23:35:01    832s] [hotspot] +------------+---------------+---------------+
[06/03 23:35:01    832s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 23:35:01    832s] [hotspot] +------------+---------------+---------------+
[06/03 23:35:01    833s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 23:35:01    833s] [hotspot] +------------+---------------+---------------+
[06/03 23:35:01    833s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:35:01    833s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 23:35:01    833s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:3899.5M, EPOCH TIME: 1717428901.376699
[06/03 23:35:01    833s] [hotspot] Hotspot report including placement blocked areas
[06/03 23:35:01    833s] OPERPROF: Starting HotSpotCal at level 1, MEM:3899.5M, EPOCH TIME: 1717428901.377044
[06/03 23:35:01    833s] [hotspot] +------------+---------------+---------------+
[06/03 23:35:01    833s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 23:35:01    833s] [hotspot] +------------+---------------+---------------+
[06/03 23:35:01    833s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 23:35:01    833s] [hotspot] +------------+---------------+---------------+
[06/03 23:35:01    833s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:35:01    833s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 23:35:01    833s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.007, MEM:3899.5M, EPOCH TIME: 1717428901.384037
[06/03 23:35:01    833s] Reported timing to dir ./timingReports
[06/03 23:35:01    833s] **optDesign ... cpu = 0:10:14, real = 0:02:46, mem = 2213.0M, totSessionCpu=0:13:53 **
[06/03 23:35:01    833s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3546.5M, EPOCH TIME: 1717428901.418956
[06/03 23:35:01    833s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:3546.5M, EPOCH TIME: 1717428901.452376
[06/03 23:35:04    835s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.001  | -0.000  | -0.001  |
|    Violating Paths:|    6    |    1    |    5    |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     16 (16)      |
|   max_tran     |      0 (0)       |   0.000    |     15 (30)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.746%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:10:16, real = 0:02:49, mem = 2213.8M, totSessionCpu=0:13:55 **
[06/03 23:35:04    835s] 
[06/03 23:35:04    835s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:35:04    835s] Deleting Lib Analyzer.
[06/03 23:35:04    835s] 
[06/03 23:35:04    835s] TimeStamp Deleting Cell Server End ...
[06/03 23:35:04    835s] *** Finished optDesign ***
[06/03 23:35:04    835s] 
[06/03 23:35:04    835s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:10:38 real=  0:03:00)
[06/03 23:35:04    835s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.5 real=0:00:05.3)
[06/03 23:35:04    835s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:52 real=0:00:23.0)
[06/03 23:35:04    835s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:44 real=0:00:30.4)
[06/03 23:35:04    835s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:03:52 real=0:00:45.5)
[06/03 23:35:04    835s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:15 real=0:00:22.4)
[06/03 23:35:04    835s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:11.5 real=0:00:06.0)
[06/03 23:35:04    835s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:35:04    835s] clean pInstBBox. size 0
[06/03 23:35:04    835s] All LLGs are deleted
[06/03 23:35:04    835s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3545.2M, EPOCH TIME: 1717428904.965948
[06/03 23:35:04    835s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3545.2M, EPOCH TIME: 1717428904.966209
[06/03 23:35:04    835s] Info: pop threads available for lower-level modules during optimization.
[06/03 23:35:04    835s] Disable CTE adjustment.
[06/03 23:35:04    835s] #optDebug: fT-D <X 1 0 0 0>
[06/03 23:35:04    835s] VSMManager cleared!
[06/03 23:35:04    835s] **place_opt_design ... cpu = 0:10:16, real = 0:02:49, mem = 3490.2M **
[06/03 23:35:04    835s] *** Finished GigaPlace ***
[06/03 23:35:05    835s] 
[06/03 23:35:05    835s] *** Summary of all messages that are not suppressed in this session:
[06/03 23:35:05    835s] Severity  ID               Count  Summary                                  
[06/03 23:35:05    835s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[06/03 23:35:05    835s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/03 23:35:05    835s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[06/03 23:35:05    835s] *** Message Summary: 5 warning(s), 0 error(s)
[06/03 23:35:05    835s] 
[06/03 23:35:05    835s] *** place_opt_design #1 [finish] : cpu/real = 0:10:16.1/0:02:49.7 (3.6), totSession cpu/real = 0:13:55.4/0:11:51.3 (1.2), mem = 3490.2M
[06/03 23:35:05    835s] 
[06/03 23:35:05    835s] =============================================================================================
[06/03 23:35:05    835s]  Final TAT Report for place_opt_design #1                                       21.13-s100_1
[06/03 23:35:05    835s] =============================================================================================
[06/03 23:35:05    835s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:35:05    835s] ---------------------------------------------------------------------------------------------
[06/03 23:35:05    835s] [ InitOpt                ]      1   0:00:10.3  (   6.1 % )     0:00:13.8 /  0:00:23.3    1.7
[06/03 23:35:05    835s] [ WnsOpt                 ]      1   0:00:21.4  (  12.6 % )     0:00:22.3 /  0:01:15.2    3.4
[06/03 23:35:05    835s] [ TnsOpt                 ]      1   0:00:03.0  (   1.8 % )     0:00:03.8 /  0:00:08.4    2.2
[06/03 23:35:05    835s] [ GlobalOpt              ]      1   0:00:22.9  (  13.5 % )     0:00:22.9 /  0:01:52.1    4.9
[06/03 23:35:05    835s] [ DrvOpt                 ]      3   0:00:10.2  (   6.0 % )     0:00:10.2 /  0:00:21.6    2.1
[06/03 23:35:05    835s] [ SimplifyNetlist        ]      1   0:00:05.3  (   3.1 % )     0:00:05.3 /  0:00:05.5    1.0
[06/03 23:35:05    835s] [ SkewPreCTSReport       ]      1   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:01.9    1.8
[06/03 23:35:05    835s] [ AreaOpt                ]      2   0:00:29.1  (  17.2 % )     0:00:29.9 /  0:01:43.1    3.5
[06/03 23:35:05    835s] [ ViewPruning            ]      9   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:02.5    2.8
[06/03 23:35:05    835s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:05.9 /  0:00:13.0    2.2
[06/03 23:35:05    835s] [ DrvReport              ]      2   0:00:03.1  (   1.8 % )     0:00:03.1 /  0:00:01.9    0.6
[06/03 23:35:05    835s] [ CongRefineRouteType    ]      1   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.1
[06/03 23:35:05    835s] [ SlackTraversorInit     ]     10   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:02.1    1.3
[06/03 23:35:05    835s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:35:05    835s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.5    1.5
[06/03 23:35:05    835s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/03 23:35:05    835s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    2.1
[06/03 23:35:05    835s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/03 23:35:05    835s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:35:05    835s] [ IncrReplace            ]      1   0:00:46.2  (  27.2 % )     0:00:47.6 /  0:04:01.7    5.1
[06/03 23:35:05    835s] [ RefinePlace            ]      3   0:00:02.5  (   1.5 % )     0:00:02.5 /  0:00:04.4    1.7
[06/03 23:35:05    835s] [ EarlyGlobalRoute       ]      2   0:00:01.2  (   0.7 % )     0:00:01.2 /  0:00:02.4    2.0
[06/03 23:35:05    835s] [ ExtractRC              ]      3   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[06/03 23:35:05    835s] [ TimingUpdate           ]      4   0:00:00.4  (   0.2 % )     0:00:04.3 /  0:00:20.3    4.8
[06/03 23:35:05    835s] [ FullDelayCalc          ]      3   0:00:05.0  (   3.0 % )     0:00:05.0 /  0:00:24.2    4.8
[06/03 23:35:05    835s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.7    3.7
[06/03 23:35:05    835s] [ GenerateReports        ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    0.9
[06/03 23:35:05    835s] [ MISC                   ]          0:00:02.5  (   1.5 % )     0:00:02.5 /  0:00:03.2    1.3
[06/03 23:35:05    835s] ---------------------------------------------------------------------------------------------
[06/03 23:35:05    835s]  place_opt_design #1 TOTAL          0:02:49.7  ( 100.0 % )     0:02:49.7 /  0:10:16.1    3.6
[06/03 23:35:05    835s] ---------------------------------------------------------------------------------------------
[06/03 23:35:05    835s] 
[06/03 23:35:35    838s] <CMD> saveDesign DBS/Placement
[06/03 23:35:35    838s] #% Begin save design ... (date=06/03 23:35:35, mem=2143.5M)
[06/03 23:35:36    838s] % Begin Save ccopt configuration ... (date=06/03 23:35:35, mem=2143.5M)
[06/03 23:35:36    838s] % End Save ccopt configuration ... (date=06/03 23:35:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2143.7M, current mem=2143.7M)
[06/03 23:35:36    838s] % Begin Save netlist data ... (date=06/03 23:35:36, mem=2143.7M)
[06/03 23:35:36    838s] Writing Binary DB to DBS/Placement.dat/vbin/CHIP.v.bin in multi-threaded mode...
[06/03 23:35:36    838s] % End Save netlist data ... (date=06/03 23:35:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2145.0M, current mem=2145.0M)
[06/03 23:35:36    838s] Saving symbol-table file in separate thread ...
[06/03 23:35:36    838s] Saving congestion map file in separate thread ...
[06/03 23:35:36    838s] Saving congestion map file DBS/Placement.dat/CHIP.route.congmap.gz ...
[06/03 23:35:36    838s] % Begin Save AAE data ... (date=06/03 23:35:36, mem=2145.5M)
[06/03 23:35:36    838s] Saving AAE Data ...
[06/03 23:35:36    838s] % End Save AAE data ... (date=06/03 23:35:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2145.6M, current mem=2145.6M)
[06/03 23:35:36    838s] Saving preference file DBS/Placement.dat/gui.pref.tcl ...
[06/03 23:35:36    838s] Saving mode setting ...
[06/03 23:35:36    838s] Saving global file ...
[06/03 23:35:36    838s] Saving Drc markers ...
[06/03 23:35:36    838s] ... No Drc file written since there is no markers found.
[06/03 23:35:36    838s] Saving special route data file in separate thread ...
[06/03 23:35:36    838s] Saving PG file in separate thread ...
[06/03 23:35:36    838s] Saving placement file in separate thread ...
[06/03 23:35:36    838s] Saving route file in separate thread ...
[06/03 23:35:36    838s] Saving property file in separate thread ...
[06/03 23:35:36    838s] Saving PG file DBS/Placement.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Mon Jun  3 23:35:36 2024)
[06/03 23:35:36    838s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/03 23:35:36    838s] Saving property file DBS/Placement.dat/CHIP.prop
[06/03 23:35:36    838s] Save Adaptive View Pruning View Names to Binary file
[06/03 23:35:36    838s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3578.3M) ***
[06/03 23:35:36    838s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3578.3M) ***
[06/03 23:35:36    838s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:35:37    838s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=3570.3M) ***
[06/03 23:35:37    838s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[06/03 23:35:37    838s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:35:37    838s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=3554.3M) ***
[06/03 23:35:37    838s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[06/03 23:35:37    838s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:35:37    838s] Saving rc congestion map DBS/Placement.dat/CHIP.congmap.gz ...
[06/03 23:35:38    839s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:35:38    839s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:35:38    839s] % Begin Save power constraints data ... (date=06/03 23:35:38, mem=2146.4M)
[06/03 23:35:38    839s] % End Save power constraints data ... (date=06/03 23:35:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=2146.4M, current mem=2146.4M)
[06/03 23:35:38    839s] Generated self-contained design Placement.dat
[06/03 23:35:38    839s] #% End save design ... (date=06/03 23:35:38, total cpu=0:00:01.4, real=0:00:03.0, peak res=2180.6M, current mem=2146.8M)
[06/03 23:35:38    839s] *** Message Summary: 0 warning(s), 0 error(s)
[06/03 23:35:38    839s] 
[06/03 23:35:45    839s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[06/03 23:35:45    839s] Creating clock tree spec for modes (timing configs): func_mode scan_mode
[06/03 23:35:45    839s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/03 23:35:45    839s] 
[06/03 23:35:45    839s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:35:45    839s] Summary for sequential cells identification: 
[06/03 23:35:45    839s]   Identified SBFF number: 42
[06/03 23:35:45    839s]   Identified MBFF number: 0
[06/03 23:35:45    839s]   Identified SB Latch number: 0
[06/03 23:35:45    839s]   Identified MB Latch number: 0
[06/03 23:35:45    839s]   Not identified SBFF number: 10
[06/03 23:35:45    839s]   Not identified MBFF number: 0
[06/03 23:35:45    839s]   Not identified SB Latch number: 0
[06/03 23:35:45    839s]   Not identified MB Latch number: 0
[06/03 23:35:45    839s]   Number of sequential cells which are not FFs: 27
[06/03 23:35:45    839s]  Visiting view : av_func_mode_max
[06/03 23:35:45    839s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:35:45    839s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:35:45    839s]  Visiting view : av_scan_mode_max
[06/03 23:35:45    839s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:35:45    839s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:35:45    839s]  Visiting view : av_func_mode_min
[06/03 23:35:45    839s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:35:45    839s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:35:45    839s]  Visiting view : av_scan_mode_min
[06/03 23:35:45    839s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:35:45    839s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:35:45    839s] TLC MultiMap info (StdDelay):
[06/03 23:35:45    839s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:35:45    839s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:35:45    839s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:35:45    839s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:35:45    839s]  Setting StdDelay to: 53.9ps
[06/03 23:35:45    839s] 
[06/03 23:35:45    839s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:35:45    839s] Reset timing graph...
[06/03 23:35:46    840s] Ignoring AAE DB Resetting ...
[06/03 23:35:46    840s] Reset timing graph done.
[06/03 23:35:46    840s] Ignoring AAE DB Resetting ...
[06/03 23:35:47    841s] Analyzing clock structure...
[06/03 23:35:47    841s] Analyzing clock structure done.
[06/03 23:35:47    841s] Reset timing graph...
[06/03 23:35:47    842s] Ignoring AAE DB Resetting ...
[06/03 23:35:47    842s] Reset timing graph done.
[06/03 23:35:47    842s] Wrote: ccopt.spec
[06/03 23:35:51    842s] <CMD> get_ccopt_clock_trees
[06/03 23:35:51    842s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/03 23:35:51    842s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/03 23:35:51    842s] <CMD> set_ccopt_property case_analysis -pin ipad_clk/PD 0
[06/03 23:35:51    842s] <CMD> set_ccopt_property case_analysis -pin ipad_clk/PU 0
[06/03 23:35:51    842s] <CMD> set_ccopt_property case_analysis -pin ipad_clk/SMT 0
[06/03 23:35:51    842s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/03 23:35:51    842s] Extracting original clock gating for clk...
[06/03 23:35:52    842s]   clock_tree clk contains 2903 sinks and 0 clock gates.
[06/03 23:35:52    842s] Extracting original clock gating for clk done.
[06/03 23:35:52    842s] <CMD> set_ccopt_property clock_period -pin clk 4
[06/03 23:35:52    842s] <CMD> set_ccopt_property timing_connectivity_info {}
[06/03 23:35:52    842s] <CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
[06/03 23:35:52    842s] The skew group clk/func_mode was created. It contains 2903 sinks and 1 sources.
[06/03 23:35:52    842s] <CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
[06/03 23:35:52    842s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/func_mode 0.500
[06/03 23:35:52    842s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
[06/03 23:35:52    842s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
[06/03 23:35:52    842s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {DC_max DC_min}
[06/03 23:35:52    842s] <CMD> create_ccopt_skew_group -name clk/scan_mode -sources clk -auto_sinks
[06/03 23:35:52    842s] The skew group clk/scan_mode was created. It contains 2903 sinks and 1 sources.
[06/03 23:35:52    842s] <CMD> set_ccopt_property include_source_latency -skew_group clk/scan_mode true
[06/03 23:35:52    842s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/scan_mode 0.500
[06/03 23:35:52    842s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/scan_mode clk
[06/03 23:35:52    842s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/scan_mode scan_mode
[06/03 23:35:52    842s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/scan_mode {DC_max DC_min}
[06/03 23:35:52    842s] <CMD> check_ccopt_clock_tree_convergence
[06/03 23:35:52    842s] Checking clock tree convergence...
[06/03 23:35:52    842s] Checking clock tree convergence done.
[06/03 23:35:52    842s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/03 23:35:59    843s] <CMD> ccopt_design -cts
[06/03 23:35:59    843s] #% Begin ccopt_design (date=06/03 23:35:59, mem=2029.4M)
[06/03 23:35:59    843s] Turning off fast DC mode.
[06/03 23:35:59    843s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:14:03.4/0:12:46.1 (1.1), mem = 3450.9M
[06/03 23:35:59    843s] Runtime...
[06/03 23:35:59    843s] **INFO: User's settings:
[06/03 23:35:59    843s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/03 23:35:59    843s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[06/03 23:35:59    843s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/03 23:35:59    843s] setNanoRouteMode -grouteExpTdStdDelay               53.9
[06/03 23:35:59    843s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[06/03 23:35:59    843s] setNanoRouteMode -timingEngine                      {}
[06/03 23:35:59    843s] setExtractRCMode -engine                            preRoute
[06/03 23:35:59    843s] setDelayCalMode -enable_high_fanout                 true
[06/03 23:35:59    843s] setDelayCalMode -engine                             aae
[06/03 23:35:59    843s] setDelayCalMode -ignoreNetLoad                      false
[06/03 23:35:59    843s] setDelayCalMode -socv_accuracy_mode                 low
[06/03 23:35:59    843s] setPlaceMode -place_design_floorplan_mode           false
[06/03 23:35:59    843s] setPlaceMode -place_detail_check_route              false
[06/03 23:35:59    843s] setPlaceMode -place_detail_preserve_routing         true
[06/03 23:35:59    843s] setPlaceMode -place_detail_remove_affected_routing  false
[06/03 23:35:59    843s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/03 23:35:59    843s] setPlaceMode -place_global_clock_gate_aware         true
[06/03 23:35:59    843s] setPlaceMode -place_global_cong_effort              auto
[06/03 23:35:59    843s] setPlaceMode -place_global_ignore_scan              true
[06/03 23:35:59    843s] setPlaceMode -place_global_ignore_spare             false
[06/03 23:35:59    843s] setPlaceMode -place_global_max_density              0.6
[06/03 23:35:59    843s] setPlaceMode -place_global_module_aware_spare       false
[06/03 23:35:59    843s] setPlaceMode -place_global_place_io_pins            false
[06/03 23:35:59    843s] setPlaceMode -place_global_reorder_scan             true
[06/03 23:35:59    843s] setPlaceMode -powerDriven                           false
[06/03 23:35:59    843s] setPlaceMode -timingDriven                          true
[06/03 23:35:59    843s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/03 23:35:59    843s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/03 23:35:59    843s] 
[06/03 23:35:59    843s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/03 23:35:59    843s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/03 23:35:59    843s] Set place::cacheFPlanSiteMark to 1
[06/03 23:35:59    843s] CCOpt::Phase::Initialization...
[06/03 23:35:59    843s] Check Prerequisites...
[06/03 23:35:59    843s] Leaving CCOpt scope - CheckPlace...
[06/03 23:35:59    843s] OPERPROF: Starting checkPlace at level 1, MEM:3450.9M, EPOCH TIME: 1717428959.809177
[06/03 23:35:59    843s] z: 2, totalTracks: 1
[06/03 23:35:59    843s] z: 4, totalTracks: 1
[06/03 23:35:59    843s] z: 6, totalTracks: 1
[06/03 23:35:59    843s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:35:59    843s] All LLGs are deleted
[06/03 23:35:59    843s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3450.9M, EPOCH TIME: 1717428959.828951
[06/03 23:35:59    843s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3450.9M, EPOCH TIME: 1717428959.829442
[06/03 23:35:59    843s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3450.9M, EPOCH TIME: 1717428959.830171
[06/03 23:35:59    843s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3579.0M, EPOCH TIME: 1717428959.835844
[06/03 23:35:59    843s] Core basic site is core_5040
[06/03 23:35:59    843s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3579.0M, EPOCH TIME: 1717428959.836774
[06/03 23:35:59    843s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.010, MEM:3579.0M, EPOCH TIME: 1717428959.846713
[06/03 23:35:59    843s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/03 23:35:59    843s] SiteArray: use 1,105,920 bytes
[06/03 23:35:59    843s] SiteArray: current memory after site array memory allocation 3579.0M
[06/03 23:35:59    843s] SiteArray: FP blocked sites are writable
[06/03 23:35:59    843s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.020, MEM:3547.0M, EPOCH TIME: 1717428959.855717
[06/03 23:35:59    843s] 
[06/03 23:35:59    843s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:35:59    843s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.030, MEM:3450.9M, EPOCH TIME: 1717428959.859836
[06/03 23:35:59    843s] Begin checking placement ... (start mem=3450.9M, init mem=3450.9M)
[06/03 23:35:59    843s] Begin checking exclusive groups violation ...
[06/03 23:35:59    843s] There are 0 groups to check, max #box is 0, total #box is 0
[06/03 23:35:59    843s] Finished checking exclusive groups violations. Found 0 Vio.
[06/03 23:35:59    843s] 
[06/03 23:35:59    843s] Running CheckPlace using 8 threads!...
[06/03 23:35:59    843s] 
[06/03 23:35:59    843s] ...checkPlace MT is done!
[06/03 23:35:59    843s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3450.9M, EPOCH TIME: 1717428959.961675
[06/03 23:35:59    843s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.009, MEM:3450.9M, EPOCH TIME: 1717428959.971162
[06/03 23:35:59    843s] IO instance overlap:78
[06/03 23:35:59    843s] *info: Placed = 13725         
[06/03 23:35:59    843s] *info: Unplaced = 0           
[06/03 23:35:59    843s] Placement Density:44.75%(369214/825135)
[06/03 23:35:59    843s] Placement Density (including fixed std cells):44.75%(369214/825135)
[06/03 23:35:59    843s] All LLGs are deleted
[06/03 23:35:59    843s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3450.9M, EPOCH TIME: 1717428959.981613
[06/03 23:35:59    843s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:3450.9M, EPOCH TIME: 1717428959.986459
[06/03 23:35:59    843s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3450.9M)
[06/03 23:35:59    843s] OPERPROF: Finished checkPlace at level 1, CPU:0.460, REAL:0.179, MEM:3450.9M, EPOCH TIME: 1717428959.987977
[06/03 23:35:59    843s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.2)
[06/03 23:35:59    843s] Innovus will update I/O latencies
[06/03 23:35:59    843s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/03 23:35:59    843s] 
[06/03 23:35:59    843s] 
[06/03 23:35:59    843s] 
[06/03 23:35:59    843s] Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.2)
[06/03 23:35:59    843s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.2)
[06/03 23:35:59    843s] Info: 8 threads available for lower-level modules during optimization.
[06/03 23:35:59    843s] Executing ccopt post-processing.
[06/03 23:36:00    843s] Synthesizing clock trees with CCOpt...
[06/03 23:36:00    843s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/03 23:36:00    843s] CCOpt::Phase::PreparingToBalance...
[06/03 23:36:00    843s] Leaving CCOpt scope - Initializing power interface...
[06/03 23:36:00    843s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:00    843s] 
[06/03 23:36:00    843s] Positive (advancing) pin insertion delays
[06/03 23:36:00    843s] =========================================
[06/03 23:36:00    843s] 
[06/03 23:36:00    843s] Found 0 advancing pin insertion delay (0.000% of 2903 clock tree sinks)
[06/03 23:36:00    843s] 
[06/03 23:36:00    843s] Negative (delaying) pin insertion delays
[06/03 23:36:00    843s] ========================================
[06/03 23:36:00    843s] 
[06/03 23:36:00    843s] Found 0 delaying pin insertion delay (0.000% of 2903 clock tree sinks)
[06/03 23:36:00    843s] **WARN: (IMPCCOPT-1127):	The skew group default.clk/scan_mode has been identified as a duplicate of: clk/func_mode
[06/03 23:36:00    843s] The skew group clk/scan_mode has been identified as a duplicate of: clk/func_mode, so it will not be cloned.
[06/03 23:36:00    843s] Notify start of optimization...
[06/03 23:36:00    843s] Notify start of optimization done.
[06/03 23:36:00    843s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/03 23:36:00    843s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3450.9M, EPOCH TIME: 1717428960.015847
[06/03 23:36:00    843s] All LLGs are deleted
[06/03 23:36:00    843s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3450.9M, EPOCH TIME: 1717428960.016040
[06/03 23:36:00    843s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3450.9M, EPOCH TIME: 1717428960.016168
[06/03 23:36:00    843s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3448.9M, EPOCH TIME: 1717428960.016807
[06/03 23:36:00    843s] ### Creating LA Mngr. totSessionCpu=0:14:04 mem=3448.9M
[06/03 23:36:00    843s] ### Creating LA Mngr, finished. totSessionCpu=0:14:04 mem=3448.9M
[06/03 23:36:00    843s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3448.93 MB )
[06/03 23:36:00    843s] (I)      ==================== Layers =====================
[06/03 23:36:00    843s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:00    843s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:36:00    843s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:00    843s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:36:00    843s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:36:00    843s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:36:00    843s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:36:00    843s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:36:00    843s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:36:00    844s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:36:00    844s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:36:00    844s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:36:00    844s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:36:00    844s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:36:00    844s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:00    844s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:36:00    844s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:00    844s] (I)      Started Import and model ( Curr Mem: 3448.93 MB )
[06/03 23:36:00    844s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:00    844s] (I)      == Non-default Options ==
[06/03 23:36:00    844s] (I)      Maximum routing layer                              : 6
[06/03 23:36:00    844s] (I)      Number of threads                                  : 8
[06/03 23:36:00    844s] (I)      Method to set GCell size                           : row
[06/03 23:36:00    844s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:36:00    844s] (I)      Use row-based GCell size
[06/03 23:36:00    844s] (I)      Use row-based GCell align
[06/03 23:36:00    844s] (I)      layer 0 area = 176400
[06/03 23:36:00    844s] (I)      layer 1 area = 194000
[06/03 23:36:00    844s] (I)      layer 2 area = 194000
[06/03 23:36:00    844s] (I)      layer 3 area = 194000
[06/03 23:36:00    844s] (I)      layer 4 area = 194000
[06/03 23:36:00    844s] (I)      layer 5 area = 9000000
[06/03 23:36:00    844s] (I)      GCell unit size   : 5040
[06/03 23:36:00    844s] (I)      GCell multiplier  : 1
[06/03 23:36:00    844s] (I)      GCell row height  : 5040
[06/03 23:36:00    844s] (I)      Actual row height : 5040
[06/03 23:36:00    844s] (I)      GCell align ref   : 220100 220200
[06/03 23:36:00    844s] [NR-eGR] Track table information for default rule: 
[06/03 23:36:00    844s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:36:00    844s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:36:00    844s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:36:00    844s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:36:00    844s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:36:00    844s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:36:00    844s] (I)      =================== Default via ====================
[06/03 23:36:00    844s] (I)      +---+------------------+---------------------------+
[06/03 23:36:00    844s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:36:00    844s] (I)      +---+------------------+---------------------------+
[06/03 23:36:00    844s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:36:00    844s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:36:00    844s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:36:00    844s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:36:00    844s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:36:00    844s] (I)      +---+------------------+---------------------------+
[06/03 23:36:00    844s] [NR-eGR] Read 32964 PG shapes
[06/03 23:36:00    844s] [NR-eGR] Read 0 clock shapes
[06/03 23:36:00    844s] [NR-eGR] Read 0 other shapes
[06/03 23:36:00    844s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:36:00    844s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:36:00    844s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:36:00    844s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:36:00    844s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:36:00    844s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:36:00    844s] [NR-eGR] #Other Blockages    : 0
[06/03 23:36:00    844s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:36:00    844s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:36:00    844s] [NR-eGR] Read 13945 nets ( ignored 0 )
[06/03 23:36:00    844s] (I)      early_global_route_priority property id does not exist.
[06/03 23:36:00    844s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:36:00    844s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:36:00    844s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:36:00    844s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:36:00    844s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:36:00    844s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:36:00    844s] (I)      Number of ignored nets                =      0
[06/03 23:36:00    844s] (I)      Number of connected nets              =      0
[06/03 23:36:00    844s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:36:00    844s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:36:00    844s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:36:00    844s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:36:00    844s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:36:00    844s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:36:00    844s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:36:00    844s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:36:00    844s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:36:00    844s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:36:00    844s] (I)      Ndr track 0 does not exist
[06/03 23:36:00    844s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:36:00    844s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:36:00    844s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:36:00    844s] (I)      Site width          :   620  (dbu)
[06/03 23:36:00    844s] (I)      Row height          :  5040  (dbu)
[06/03 23:36:00    844s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:36:00    844s] (I)      GCell width         :  5040  (dbu)
[06/03 23:36:00    844s] (I)      GCell height        :  5040  (dbu)
[06/03 23:36:00    844s] (I)      Grid                :   268   268     6
[06/03 23:36:00    844s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:36:00    844s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:36:00    844s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:36:00    844s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:36:00    844s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:36:00    844s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:36:00    844s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:36:00    844s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:36:00    844s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:36:00    844s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:36:00    844s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:36:00    844s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:36:00    844s] (I)      --------------------------------------------------------
[06/03 23:36:00    844s] 
[06/03 23:36:00    844s] [NR-eGR] ============ Routing rule table ============
[06/03 23:36:00    844s] [NR-eGR] Rule id: 0  Nets: 13941
[06/03 23:36:00    844s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:36:00    844s] (I)                    Layer    2    3    4    5     6 
[06/03 23:36:00    844s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:36:00    844s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:36:00    844s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:36:00    844s] [NR-eGR] ========================================
[06/03 23:36:00    844s] [NR-eGR] 
[06/03 23:36:00    844s] (I)      =============== Blocked Tracks ===============
[06/03 23:36:00    844s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:00    844s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:36:00    844s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:00    844s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:36:00    844s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:36:00    844s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:36:00    844s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:36:00    844s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:36:00    844s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:36:00    844s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:00    844s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3459.24 MB )
[06/03 23:36:00    844s] (I)      Reset routing kernel
[06/03 23:36:00    844s] (I)      Started Global Routing ( Curr Mem: 3459.24 MB )
[06/03 23:36:00    844s] (I)      totalPins=44452  totalGlobalPin=42295 (95.15%)
[06/03 23:36:00    844s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:36:00    844s] [NR-eGR] Layer group 1: route 13941 net(s) in layer range [2, 6]
[06/03 23:36:00    844s] (I)      
[06/03 23:36:00    844s] (I)      ============  Phase 1a Route ============
[06/03 23:36:00    844s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 19
[06/03 23:36:00    844s] (I)      Usage: 84380 = (40033 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:36:00    844s] (I)      
[06/03 23:36:00    844s] (I)      ============  Phase 1b Route ============
[06/03 23:36:00    844s] (I)      Usage: 84380 = (40033 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:36:00    844s] (I)      Overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 4.252752e+05um
[06/03 23:36:00    844s] (I)      Congestion metric : 0.03%H 0.04%V, 0.07%HV
[06/03 23:36:00    844s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:36:00    844s] (I)      
[06/03 23:36:00    844s] (I)      ============  Phase 1c Route ============
[06/03 23:36:00    844s] (I)      Level2 Grid: 54 x 54
[06/03 23:36:00    844s] (I)      Usage: 84380 = (40033 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:36:00    844s] (I)      
[06/03 23:36:00    844s] (I)      ============  Phase 1d Route ============
[06/03 23:36:00    844s] (I)      Usage: 84381 = (40034 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:36:00    844s] (I)      
[06/03 23:36:00    844s] (I)      ============  Phase 1e Route ============
[06/03 23:36:00    844s] (I)      Usage: 84381 = (40034 H, 44347 V) = (5.36% H, 5.92% V) = (2.018e+05um H, 2.235e+05um V)
[06/03 23:36:00    844s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 4.252802e+05um
[06/03 23:36:00    844s] (I)      
[06/03 23:36:00    844s] (I)      ============  Phase 1l Route ============
[06/03 23:36:00    844s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:36:00    844s] (I)      Layer  2:     348453     54374         2      214167      367514    (36.82%) 
[06/03 23:36:00    844s] (I)      Layer  3:     393045     39123         0      237114      406890    (36.82%) 
[06/03 23:36:00    844s] (I)      Layer  4:     310785      7007         0      260999      320682    (44.87%) 
[06/03 23:36:00    844s] (I)      Layer  5:     351804      1107         0      284139      359865    (44.12%) 
[06/03 23:36:00    844s] (I)      Layer  6:      90776        34         0       54123       91297    (37.22%) 
[06/03 23:36:00    844s] (I)      Total:       1494863    101645         2     1050541     1546247    (40.46%) 
[06/03 23:36:00    844s] (I)      
[06/03 23:36:00    844s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:36:00    844s] [NR-eGR]                        OverCon           OverCon            
[06/03 23:36:00    844s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/03 23:36:00    844s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/03 23:36:00    844s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:36:00    844s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:00    844s] [NR-eGR]  metal2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:00    844s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:00    844s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:00    844s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:00    844s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:00    844s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:36:00    844s] [NR-eGR]        Total         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:00    844s] [NR-eGR] 
[06/03 23:36:00    844s] (I)      Finished Global Routing ( CPU: 0.64 sec, Real: 0.24 sec, Curr Mem: 3475.25 MB )
[06/03 23:36:00    844s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:36:00    844s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:36:00    844s] (I)      ============= Track Assignment ============
[06/03 23:36:00    844s] (I)      Started Track Assignment (8T) ( Curr Mem: 3475.25 MB )
[06/03 23:36:00    844s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:36:00    844s] (I)      Run Multi-thread track assignment
[06/03 23:36:00    845s] (I)      Finished Track Assignment (8T) ( CPU: 0.46 sec, Real: 0.09 sec, Curr Mem: 3475.25 MB )
[06/03 23:36:00    845s] (I)      Started Export ( Curr Mem: 3475.25 MB )
[06/03 23:36:00    845s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:36:00    845s] [NR-eGR] ------------------------------------
[06/03 23:36:00    845s] [NR-eGR]  metal1  (1H)             0   44429 
[06/03 23:36:00    845s] [NR-eGR]  metal2  (2V)        199905   59862 
[06/03 23:36:00    845s] [NR-eGR]  metal3  (3H)        201415    1668 
[06/03 23:36:00    845s] [NR-eGR]  metal4  (4V)         35232      81 
[06/03 23:36:00    845s] [NR-eGR]  metal5  (5H)          5563       4 
[06/03 23:36:00    845s] [NR-eGR]  metal6  (6V)           172       0 
[06/03 23:36:00    845s] [NR-eGR] ------------------------------------
[06/03 23:36:00    845s] [NR-eGR]          Total       442286  106044 
[06/03 23:36:00    845s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:00    845s] [NR-eGR] Total half perimeter of net bounding box: 382235um
[06/03 23:36:00    845s] [NR-eGR] Total length: 442286um, number of vias: 106044
[06/03 23:36:00    845s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:00    845s] [NR-eGR] Total eGR-routed clock nets wire length: 31004um, number of vias: 8117
[06/03 23:36:00    845s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:00    845s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.07 sec, Curr Mem: 3459.25 MB )
[06/03 23:36:00    845s] Saved RC grid cleaned up.
[06/03 23:36:00    845s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.49 sec, Real: 0.61 sec, Curr Mem: 3453.25 MB )
[06/03 23:36:00    845s] (I)      ======================================== Runtime Summary ========================================
[06/03 23:36:00    845s] (I)       Step                                              %       Start      Finish      Real       CPU 
[06/03 23:36:00    845s] (I)      -------------------------------------------------------------------------------------------------
[06/03 23:36:00    845s] (I)       Early Global Route kernel                   100.00%  291.86 sec  292.47 sec  0.61 sec  1.49 sec 
[06/03 23:36:00    845s] (I)       +-Import and model                           25.98%  291.87 sec  292.02 sec  0.16 sec  0.16 sec 
[06/03 23:36:00    845s] (I)       | +-Create place DB                          10.67%  291.87 sec  291.93 sec  0.06 sec  0.07 sec 
[06/03 23:36:00    845s] (I)       | | +-Import place data                      10.62%  291.87 sec  291.93 sec  0.06 sec  0.07 sec 
[06/03 23:36:00    845s] (I)       | | | +-Read instances and placement          3.35%  291.87 sec  291.89 sec  0.02 sec  0.02 sec 
[06/03 23:36:00    845s] (I)       | | | +-Read nets                             7.17%  291.89 sec  291.93 sec  0.04 sec  0.05 sec 
[06/03 23:36:00    845s] (I)       | +-Create route DB                          12.41%  291.93 sec  292.01 sec  0.08 sec  0.07 sec 
[06/03 23:36:00    845s] (I)       | | +-Import route data (8T)                 12.28%  291.93 sec  292.01 sec  0.07 sec  0.07 sec 
[06/03 23:36:00    845s] (I)       | | | +-Read blockages ( Layer 2-6 )          2.17%  291.94 sec  291.95 sec  0.01 sec  0.02 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Read routing blockages              0.00%  291.94 sec  291.94 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Read instance blockages             0.84%  291.94 sec  291.94 sec  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Read PG blockages                   0.97%  291.94 sec  291.95 sec  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Read clock blockages                0.01%  291.95 sec  291.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Read other blockages                0.01%  291.95 sec  291.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Read halo blockages                 0.04%  291.95 sec  291.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Read boundary cut boxes             0.00%  291.95 sec  291.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | +-Read blackboxes                       0.01%  291.95 sec  291.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | +-Read prerouted                        0.19%  291.95 sec  291.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | +-Read unlegalized nets                 0.32%  291.95 sec  291.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | +-Read nets                             1.21%  291.95 sec  291.96 sec  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)       | | | +-Set up via pillars                    0.02%  291.96 sec  291.96 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | +-Initialize 3D grid graph              0.36%  291.96 sec  291.97 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | +-Model blockage capacity               6.09%  291.97 sec  292.00 sec  0.04 sec  0.04 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Initialize 3D capacity              5.59%  291.97 sec  292.00 sec  0.03 sec  0.04 sec 
[06/03 23:36:00    845s] (I)       | +-Read aux data                             0.00%  292.01 sec  292.01 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | +-Others data preparation                   0.27%  292.01 sec  292.01 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | +-Create route kernel                       2.02%  292.01 sec  292.02 sec  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)       +-Global Routing                             39.43%  292.02 sec  292.26 sec  0.24 sec  0.64 sec 
[06/03 23:36:00    845s] (I)       | +-Initialization                            0.82%  292.02 sec  292.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | +-Net group 1                              35.46%  292.03 sec  292.25 sec  0.21 sec  0.62 sec 
[06/03 23:36:00    845s] (I)       | | +-Generate topology (8T)                  2.38%  292.03 sec  292.04 sec  0.01 sec  0.04 sec 
[06/03 23:36:00    845s] (I)       | | +-Phase 1a                               10.01%  292.06 sec  292.12 sec  0.06 sec  0.21 sec 
[06/03 23:36:00    845s] (I)       | | | +-Pattern routing (8T)                  7.24%  292.06 sec  292.11 sec  0.04 sec  0.20 sec 
[06/03 23:36:00    845s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.36%  292.11 sec  292.12 sec  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)       | | | +-Add via demand to 2D                  1.16%  292.12 sec  292.12 sec  0.01 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | +-Phase 1b                                2.29%  292.12 sec  292.14 sec  0.01 sec  0.02 sec 
[06/03 23:36:00    845s] (I)       | | | +-Monotonic routing (8T)                2.14%  292.12 sec  292.14 sec  0.01 sec  0.02 sec 
[06/03 23:36:00    845s] (I)       | | +-Phase 1c                                1.49%  292.14 sec  292.15 sec  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)       | | | +-Two level Routing                     1.44%  292.14 sec  292.15 sec  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Two Level Routing (Regular)         0.90%  292.14 sec  292.14 sec  0.01 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Two Level Routing (Strong)          0.21%  292.15 sec  292.15 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | +-Phase 1d                                3.92%  292.15 sec  292.17 sec  0.02 sec  0.06 sec 
[06/03 23:36:00    845s] (I)       | | | +-Detoured routing (8T)                 3.85%  292.15 sec  292.17 sec  0.02 sec  0.06 sec 
[06/03 23:36:00    845s] (I)       | | +-Phase 1e                                0.84%  292.17 sec  292.18 sec  0.01 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | +-Route legalization                    0.72%  292.17 sec  292.18 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | | | +-Legalize Blockage Violations        0.68%  292.17 sec  292.18 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | | +-Phase 1l                               11.36%  292.18 sec  292.25 sec  0.07 sec  0.27 sec 
[06/03 23:36:00    845s] (I)       | | | +-Layer assignment (8T)                10.14%  292.18 sec  292.24 sec  0.06 sec  0.26 sec 
[06/03 23:36:00    845s] (I)       | +-Clean cong LA                             0.00%  292.25 sec  292.25 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       +-Export 3D cong map                          2.91%  292.26 sec  292.28 sec  0.02 sec  0.01 sec 
[06/03 23:36:00    845s] (I)       | +-Export 2D cong map                        0.37%  292.28 sec  292.28 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       +-Extract Global 3D Wires                     0.63%  292.28 sec  292.29 sec  0.00 sec  0.01 sec 
[06/03 23:36:00    845s] (I)       +-Track Assignment (8T)                      15.10%  292.29 sec  292.38 sec  0.09 sec  0.46 sec 
[06/03 23:36:00    845s] (I)       | +-Initialization                            0.20%  292.29 sec  292.29 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       | +-Track Assignment Kernel                  14.76%  292.29 sec  292.38 sec  0.09 sec  0.46 sec 
[06/03 23:36:00    845s] (I)       | +-Free Memory                               0.01%  292.38 sec  292.38 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       +-Export                                     11.93%  292.38 sec  292.45 sec  0.07 sec  0.18 sec 
[06/03 23:36:00    845s] (I)       | +-Export DB wires                           6.31%  292.38 sec  292.42 sec  0.04 sec  0.12 sec 
[06/03 23:36:00    845s] (I)       | | +-Export all nets (8T)                    4.44%  292.38 sec  292.41 sec  0.03 sec  0.09 sec 
[06/03 23:36:00    845s] (I)       | | +-Set wire vias (8T)                      0.96%  292.41 sec  292.42 sec  0.01 sec  0.03 sec 
[06/03 23:36:00    845s] (I)       | +-Report wirelength                         4.06%  292.42 sec  292.44 sec  0.02 sec  0.02 sec 
[06/03 23:36:00    845s] (I)       | +-Update net boxes                          1.32%  292.44 sec  292.45 sec  0.01 sec  0.04 sec 
[06/03 23:36:00    845s] (I)       | +-Update timing                             0.01%  292.45 sec  292.45 sec  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)       +-Postprocess design                          1.04%  292.45 sec  292.46 sec  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)      ======================= Summary by functions ========================
[06/03 23:36:00    845s] (I)       Lv  Step                                      %      Real       CPU 
[06/03 23:36:00    845s] (I)      ---------------------------------------------------------------------
[06/03 23:36:00    845s] (I)        0  Early Global Route kernel           100.00%  0.61 sec  1.49 sec 
[06/03 23:36:00    845s] (I)        1  Global Routing                       39.43%  0.24 sec  0.64 sec 
[06/03 23:36:00    845s] (I)        1  Import and model                     25.98%  0.16 sec  0.16 sec 
[06/03 23:36:00    845s] (I)        1  Track Assignment (8T)                15.10%  0.09 sec  0.46 sec 
[06/03 23:36:00    845s] (I)        1  Export                               11.93%  0.07 sec  0.18 sec 
[06/03 23:36:00    845s] (I)        1  Export 3D cong map                    2.91%  0.02 sec  0.01 sec 
[06/03 23:36:00    845s] (I)        1  Postprocess design                    1.04%  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)        1  Extract Global 3D Wires               0.63%  0.00 sec  0.01 sec 
[06/03 23:36:00    845s] (I)        2  Net group 1                          35.46%  0.21 sec  0.62 sec 
[06/03 23:36:00    845s] (I)        2  Track Assignment Kernel              14.76%  0.09 sec  0.46 sec 
[06/03 23:36:00    845s] (I)        2  Create route DB                      12.41%  0.08 sec  0.07 sec 
[06/03 23:36:00    845s] (I)        2  Create place DB                      10.67%  0.06 sec  0.07 sec 
[06/03 23:36:00    845s] (I)        2  Export DB wires                       6.31%  0.04 sec  0.12 sec 
[06/03 23:36:00    845s] (I)        2  Report wirelength                     4.06%  0.02 sec  0.02 sec 
[06/03 23:36:00    845s] (I)        2  Create route kernel                   2.02%  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)        2  Update net boxes                      1.32%  0.01 sec  0.04 sec 
[06/03 23:36:00    845s] (I)        2  Initialization                        1.01%  0.01 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        2  Export 2D cong map                    0.37%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        2  Others data preparation               0.27%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        3  Import route data (8T)               12.28%  0.07 sec  0.07 sec 
[06/03 23:36:00    845s] (I)        3  Phase 1l                             11.36%  0.07 sec  0.27 sec 
[06/03 23:36:00    845s] (I)        3  Import place data                    10.62%  0.06 sec  0.07 sec 
[06/03 23:36:00    845s] (I)        3  Phase 1a                             10.01%  0.06 sec  0.21 sec 
[06/03 23:36:00    845s] (I)        3  Export all nets (8T)                  4.44%  0.03 sec  0.09 sec 
[06/03 23:36:00    845s] (I)        3  Phase 1d                              3.92%  0.02 sec  0.06 sec 
[06/03 23:36:00    845s] (I)        3  Generate topology (8T)                2.38%  0.01 sec  0.04 sec 
[06/03 23:36:00    845s] (I)        3  Phase 1b                              2.29%  0.01 sec  0.02 sec 
[06/03 23:36:00    845s] (I)        3  Phase 1c                              1.49%  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)        3  Set wire vias (8T)                    0.96%  0.01 sec  0.03 sec 
[06/03 23:36:00    845s] (I)        3  Phase 1e                              0.84%  0.01 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        4  Layer assignment (8T)                10.14%  0.06 sec  0.26 sec 
[06/03 23:36:00    845s] (I)        4  Read nets                             8.39%  0.05 sec  0.06 sec 
[06/03 23:36:00    845s] (I)        4  Pattern routing (8T)                  7.24%  0.04 sec  0.20 sec 
[06/03 23:36:00    845s] (I)        4  Model blockage capacity               6.09%  0.04 sec  0.04 sec 
[06/03 23:36:00    845s] (I)        4  Detoured routing (8T)                 3.85%  0.02 sec  0.06 sec 
[06/03 23:36:00    845s] (I)        4  Read instances and placement          3.35%  0.02 sec  0.02 sec 
[06/03 23:36:00    845s] (I)        4  Read blockages ( Layer 2-6 )          2.17%  0.01 sec  0.02 sec 
[06/03 23:36:00    845s] (I)        4  Monotonic routing (8T)                2.14%  0.01 sec  0.02 sec 
[06/03 23:36:00    845s] (I)        4  Two level Routing                     1.44%  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)        4  Pattern Routing Avoiding Blockages    1.36%  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)        4  Add via demand to 2D                  1.16%  0.01 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        4  Route legalization                    0.72%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        4  Initialize 3D grid graph              0.36%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        4  Read unlegalized nets                 0.32%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        4  Read prerouted                        0.19%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        5  Initialize 3D capacity                5.59%  0.03 sec  0.04 sec 
[06/03 23:36:00    845s] (I)        5  Read PG blockages                     0.97%  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)        5  Two Level Routing (Regular)           0.90%  0.01 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        5  Read instance blockages               0.84%  0.01 sec  0.01 sec 
[06/03 23:36:00    845s] (I)        5  Legalize Blockage Violations          0.68%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        5  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/03 23:36:00    845s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.6 real=0:00:00.7)
[06/03 23:36:00    845s] Legalization setup...
[06/03 23:36:00    845s] Using cell based legalization.
[06/03 23:36:00    845s] Initializing placement interface...
[06/03 23:36:00    845s]   Use check_library -place or consult logv if problems occur.
[06/03 23:36:00    845s]   Leaving CCOpt scope - Initializing placement interface...
[06/03 23:36:00    845s] OPERPROF: Starting DPlace-Init at level 1, MEM:3444.2M, EPOCH TIME: 1717428960.699373
[06/03 23:36:00    845s] z: 2, totalTracks: 1
[06/03 23:36:00    845s] z: 4, totalTracks: 1
[06/03 23:36:00    845s] z: 6, totalTracks: 1
[06/03 23:36:00    845s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:00    845s] All LLGs are deleted
[06/03 23:36:00    845s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3444.2M, EPOCH TIME: 1717428960.712080
[06/03 23:36:00    845s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3444.2M, EPOCH TIME: 1717428960.712518
[06/03 23:36:00    845s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3444.2M, EPOCH TIME: 1717428960.717358
[06/03 23:36:00    845s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3572.3M, EPOCH TIME: 1717428960.722598
[06/03 23:36:00    845s] Core basic site is core_5040
[06/03 23:36:00    845s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3572.3M, EPOCH TIME: 1717428960.736607
[06/03 23:36:00    845s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.010, MEM:3572.3M, EPOCH TIME: 1717428960.746429
[06/03 23:36:00    845s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/03 23:36:00    845s] SiteArray: use 1,105,920 bytes
[06/03 23:36:00    845s] SiteArray: current memory after site array memory allocation 3572.3M
[06/03 23:36:00    845s] SiteArray: FP blocked sites are writable
[06/03 23:36:00    845s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:36:00    845s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3540.3M, EPOCH TIME: 1717428960.756279
[06/03 23:36:00    845s] Process 1633 wires and vias for routing blockage analysis
[06/03 23:36:00    845s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.008, MEM:3572.3M, EPOCH TIME: 1717428960.764362
[06/03 23:36:00    845s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.044, MEM:3572.3M, EPOCH TIME: 1717428960.766764
[06/03 23:36:00    845s] 
[06/03 23:36:00    845s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:00    845s] OPERPROF:     Starting CMU at level 3, MEM:3572.3M, EPOCH TIME: 1717428960.772158
[06/03 23:36:00    845s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:3572.3M, EPOCH TIME: 1717428960.779184
[06/03 23:36:00    845s] 
[06/03 23:36:00    845s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:00    845s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.065, MEM:3444.2M, EPOCH TIME: 1717428960.782775
[06/03 23:36:00    845s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3444.2M, EPOCH TIME: 1717428960.782903
[06/03 23:36:00    845s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3444.2M, EPOCH TIME: 1717428960.786733
[06/03 23:36:00    845s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3444.2MB).
[06/03 23:36:00    845s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.104, MEM:3444.2M, EPOCH TIME: 1717428960.803142
[06/03 23:36:00    845s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:00    845s] Initializing placement interface done.
[06/03 23:36:00    845s] Leaving CCOpt scope - Cleaning up placement interface...
[06/03 23:36:00    845s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3444.2M, EPOCH TIME: 1717428960.803616
[06/03 23:36:00    845s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.022, MEM:3444.2M, EPOCH TIME: 1717428960.825758
[06/03 23:36:00    845s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/03 23:36:00    845s] Leaving CCOpt scope - Initializing placement interface...
[06/03 23:36:00    845s] OPERPROF: Starting DPlace-Init at level 1, MEM:3444.2M, EPOCH TIME: 1717428960.854593
[06/03 23:36:00    845s] z: 2, totalTracks: 1
[06/03 23:36:00    845s] z: 4, totalTracks: 1
[06/03 23:36:00    845s] z: 6, totalTracks: 1
[06/03 23:36:00    845s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:00    845s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3444.2M, EPOCH TIME: 1717428960.871846
[06/03 23:36:00    845s] 
[06/03 23:36:00    845s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:00    845s] OPERPROF:     Starting CMU at level 3, MEM:3540.3M, EPOCH TIME: 1717428960.902524
[06/03 23:36:00    845s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:3572.3M, EPOCH TIME: 1717428960.909383
[06/03 23:36:00    845s] 
[06/03 23:36:00    845s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:00    845s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.041, MEM:3444.2M, EPOCH TIME: 1717428960.912964
[06/03 23:36:00    845s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3444.2M, EPOCH TIME: 1717428960.913107
[06/03 23:36:00    845s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3444.2M, EPOCH TIME: 1717428960.917193
[06/03 23:36:00    845s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3444.2MB).
[06/03 23:36:00    845s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.067, MEM:3444.2M, EPOCH TIME: 1717428960.921624
[06/03 23:36:00    845s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:00    845s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:00    845s] (I)      Load db... (mem=3444.2M)
[06/03 23:36:00    845s] (I)      Read data from FE... (mem=3444.2M)
[06/03 23:36:00    845s] (I)      Number of ignored instance 0
[06/03 23:36:00    845s] (I)      Number of inbound cells 0
[06/03 23:36:00    845s] (I)      Number of opened ILM blockages 0
[06/03 23:36:00    845s] (I)      Number of instances temporarily fixed by detailed placement 39
[06/03 23:36:00    845s] (I)      numMoveCells=13725, numMacros=330  numPads=27  numMultiRowHeightInsts=0
[06/03 23:36:00    845s] (I)      cell height: 5040, count: 13725
[06/03 23:36:00    845s] (I)      Read rows... (mem=3446.4M)
[06/03 23:36:00    845s] (I)      rowRegion is not equal to core box, resetting core box
[06/03 23:36:00    845s] (I)      rowRegion : (220100, 220200) - (1129640, 1127400)
[06/03 23:36:00    845s] (I)      coreBox   : (220100, 220200) - (1129640, 1129960)
[06/03 23:36:00    845s] (I)      Done Read rows (cpu=0.000s, mem=3446.4M)
[06/03 23:36:00    845s] (I)      Done Read data from FE (cpu=0.020s, mem=3446.4M)
[06/03 23:36:00    845s] (I)      Done Load db (cpu=0.020s, mem=3446.4M)
[06/03 23:36:00    845s] (I)      Constructing placeable region... (mem=3446.4M)
[06/03 23:36:00    845s] (I)      Constructing bin map
[06/03 23:36:00    845s] (I)      Initialize bin information with width=50400 height=50400
[06/03 23:36:00    845s] (I)      Done constructing bin map
[06/03 23:36:00    845s] (I)      Compute region effective width... (mem=3446.4M)
[06/03 23:36:00    845s] (I)      Done Compute region effective width (cpu=0.000s, mem=3446.4M)
[06/03 23:36:00    845s] (I)      Done Constructing placeable region (cpu=0.010s, mem=3446.4M)
[06/03 23:36:00    845s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/03 23:36:00    845s] Validating CTS configuration...
[06/03 23:36:00    845s] Checking module port directions...
[06/03 23:36:00    845s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:00    845s] Non-default CCOpt properties:
[06/03 23:36:00    845s]   Public non-default CCOpt properties:
[06/03 23:36:00    845s]     route_type is set for at least one object
[06/03 23:36:00    845s]     target_insertion_delay is set for at least one object
[06/03 23:36:00    845s]   No private non-default CCOpt properties
[06/03 23:36:00    845s] Route type trimming info:
[06/03 23:36:00    845s]   No route type modifications were made.
[06/03 23:36:00    845s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[06/03 23:36:01    845s] 
[06/03 23:36:01    845s] Trim Metal Layers:
[06/03 23:36:01    845s] LayerId::1 widthSet size::4
[06/03 23:36:01    845s] LayerId::2 widthSet size::4
[06/03 23:36:01    845s] LayerId::3 widthSet size::4
[06/03 23:36:01    845s] LayerId::4 widthSet size::4
[06/03 23:36:01    845s] LayerId::5 widthSet size::4
[06/03 23:36:01    845s] LayerId::6 widthSet size::2
[06/03 23:36:01    845s] Updating RC grid for preRoute extraction ...
[06/03 23:36:01    845s] eee: pegSigSF::1.070000
[06/03 23:36:01    845s] Initializing multi-corner capacitance tables ... 
[06/03 23:36:01    845s] Initializing multi-corner resistance tables ...
[06/03 23:36:01    846s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:36:01    846s] eee: l::2 avDens::0.132289 usedTrk::3966.985204 availTrk::29987.223561 sigTrk::3966.985204
[06/03 23:36:01    846s] eee: l::3 avDens::0.118040 usedTrk::3997.806119 availTrk::33868.199410 sigTrk::3997.806119
[06/03 23:36:01    846s] eee: l::4 avDens::0.078269 usedTrk::2124.945240 availTrk::27149.415803 sigTrk::2124.945240
[06/03 23:36:01    846s] eee: l::5 avDens::0.107134 usedTrk::1429.908332 availTrk::13346.907674 sigTrk::1429.908332
[06/03 23:36:01    846s] eee: l::6 avDens::0.027975 usedTrk::3.411111 availTrk::121.935484 sigTrk::3.411111
[06/03 23:36:01    846s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:36:01    846s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250089 ; uaWl: 1.000000 ; uaWlH: 0.092624 ; aWlH: 0.000000 ; Pmax: 0.817600 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/03 23:36:01    846s] End AAE Lib Interpolated Model. (MEM=3446.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] (I)      Initializing Steiner engine. 
[06/03 23:36:01    846s] (I)      ==================== Layers =====================
[06/03 23:36:01    846s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:01    846s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:36:01    846s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:01    846s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:36:01    846s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:36:01    846s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:36:01    846s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:36:01    846s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:36:01    846s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:36:01    846s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:36:01    846s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:36:01    846s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:36:01    846s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:36:01    846s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:36:01    846s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:01    846s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:36:01    846s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:01    846s] Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 0 of 7 cells
[06/03 23:36:01    846s] Original list had 7 cells:
[06/03 23:36:01    846s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[06/03 23:36:01    846s] Library trimming was not able to trim any cells:
[06/03 23:36:01    846s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:01    846s] Accumulated time to calculate placeable region: 0
[06/03 23:36:03    848s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[06/03 23:36:03    848s] Clock tree balancer configuration for clock_tree clk:
[06/03 23:36:03    848s] Non-default CCOpt properties:
[06/03 23:36:03    848s]   Public non-default CCOpt properties:
[06/03 23:36:03    848s]     route_type (leaf): default_route_type_leaf (default: default)
[06/03 23:36:03    848s]     route_type (top): default_route_type_nonleaf (default: default)
[06/03 23:36:03    848s]     route_type (trunk): default_route_type_nonleaf (default: default)
[06/03 23:36:03    848s]   No private non-default CCOpt properties
[06/03 23:36:03    848s] For power domain auto-default:
[06/03 23:36:03    848s]   Buffers:     
[06/03 23:36:03    848s]   Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[06/03 23:36:03    848s]   Clock gates: GCKETF GCKETT GCKETP GCKETN 
[06/03 23:36:03    848s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 823011.840um^2
[06/03 23:36:03    848s] Top Routing info:
[06/03 23:36:03    848s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/03 23:36:03    848s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/03 23:36:03    848s] Trunk Routing info:
[06/03 23:36:03    848s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/03 23:36:03    848s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/03 23:36:03    848s] Leaf Routing info:
[06/03 23:36:03    848s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/03 23:36:03    848s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/03 23:36:03    848s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/03 23:36:03    848s]   Slew time target (leaf):    0.222ns
[06/03 23:36:03    848s]   Slew time target (trunk):   0.222ns
[06/03 23:36:03    848s]   Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[06/03 23:36:03    848s]   Buffer unit delay: 0.134ns
[06/03 23:36:03    848s]   Buffer max distance: 863.030um
[06/03 23:36:03    848s] Fastest wire driving cells and distances:
[06/03 23:36:03    848s]   Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=863.030um, saturatedSlew=0.200ns, speed=6378.640um per ns, cellArea=57.932um^2 per 1000um}
[06/03 23:36:03    848s]   Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=426.560um, saturatedSlew=0.203ns, speed=1646.314um per ns, cellArea=183.140um^2 per 1000um}
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Logic Sizing Table:
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] ---------------------------------------------------------------
[06/03 23:36:03    848s] Cell    Instance count    Source         Eligible library cells
[06/03 23:36:03    848s] ---------------------------------------------------------------
[06/03 23:36:03    848s] XMD           1           library set    {XMD}
[06/03 23:36:03    848s] ---------------------------------------------------------------
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/03 23:36:03    848s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/03 23:36:03    848s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/03 23:36:03    848s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:03    848s] Clock tree clk has 1 max_capacitance violation.
[06/03 23:36:03    848s] Clock tree balancer configuration for skew_group clk/func_mode:
[06/03 23:36:03    848s]   Sources:                     pin clk
[06/03 23:36:03    848s]   Total number of sinks:       2903
[06/03 23:36:03    848s]   Delay constrained sinks:     2903
[06/03 23:36:03    848s]   Constrains:                  default
[06/03 23:36:03    848s]   Non-leaf sinks:              0
[06/03 23:36:03    848s]   Ignore pins:                 0
[06/03 23:36:03    848s]  Timing corner DC_max:setup.late:
[06/03 23:36:03    848s]   Skew target:                 0.134ns
[06/03 23:36:03    848s]   Insertion delay target:      0.500ns
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Clock Tree Violations Report
[06/03 23:36:03    848s] ============================
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[06/03 23:36:03    848s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[06/03 23:36:03    848s] Consider reviewing your design and relaunching CCOpt.
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Max Capacitance Violations
[06/03 23:36:03    848s] --------------------------
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (222.030,1348.660), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Primary reporting skew groups are:
[06/03 23:36:03    848s] skew_group clk/func_mode with 2903 clock sinks
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Clock DAG stats initial state:
[06/03 23:36:03    848s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
[06/03 23:36:03    848s]   sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:03    848s]   misc counts      : r=1, pp=0
[06/03 23:36:03    848s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[06/03 23:36:03    848s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1873.130um, total=1873.130um
[06/03 23:36:03    848s] Clock DAG library cell distribution initial state {count}:
[06/03 23:36:03    848s]  Logics: XMD: 1 
[06/03 23:36:03    848s] Clock DAG hash initial state: 2799389005392325692 2718013588333562180
[06/03 23:36:03    848s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/03 23:36:03    848s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Layer information for route type default_route_type_leaf:
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] ---------------------------------------------------------------------
[06/03 23:36:03    848s] Layer     Preferred    Route    Res.          Cap.          RC
[06/03 23:36:03    848s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/03 23:36:03    848s] ---------------------------------------------------------------------
[06/03 23:36:03    848s] metal1    N            H          0.327         0.166         0.054
[06/03 23:36:03    848s] metal2    N            V          0.236         0.183         0.043
[06/03 23:36:03    848s] metal3    Y            H          0.236         0.191         0.045
[06/03 23:36:03    848s] metal4    Y            V          0.236         0.184         0.043
[06/03 23:36:03    848s] metal5    N            H          0.236         0.309         0.073
[06/03 23:36:03    848s] metal6    N            V          0.016         0.568         0.009
[06/03 23:36:03    848s] ---------------------------------------------------------------------
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/03 23:36:03    848s] Unshielded; Mask Constraint: 0; Source: route_type.
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Layer information for route type default_route_type_nonleaf:
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] ---------------------------------------------------------------------
[06/03 23:36:03    848s] Layer     Preferred    Route    Res.          Cap.          RC
[06/03 23:36:03    848s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/03 23:36:03    848s] ---------------------------------------------------------------------
[06/03 23:36:03    848s] metal1    N            H          0.327         0.237         0.078
[06/03 23:36:03    848s] metal2    N            V          0.236         0.260         0.061
[06/03 23:36:03    848s] metal3    Y            H          0.236         0.281         0.066
[06/03 23:36:03    848s] metal4    Y            V          0.236         0.261         0.062
[06/03 23:36:03    848s] metal5    N            H          0.236         0.377         0.089
[06/03 23:36:03    848s] metal6    N            V          0.016         0.581         0.009
[06/03 23:36:03    848s] ---------------------------------------------------------------------
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/03 23:36:03    848s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Layer information for route type default_route_type_nonleaf:
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] ---------------------------------------------------------------------
[06/03 23:36:03    848s] Layer     Preferred    Route    Res.          Cap.          RC
[06/03 23:36:03    848s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/03 23:36:03    848s] ---------------------------------------------------------------------
[06/03 23:36:03    848s] metal1    N            H          0.327         0.166         0.054
[06/03 23:36:03    848s] metal2    N            V          0.236         0.183         0.043
[06/03 23:36:03    848s] metal3    Y            H          0.236         0.191         0.045
[06/03 23:36:03    848s] metal4    Y            V          0.236         0.184         0.043
[06/03 23:36:03    848s] metal5    N            H          0.236         0.309         0.073
[06/03 23:36:03    848s] metal6    N            V          0.016         0.568         0.009
[06/03 23:36:03    848s] ---------------------------------------------------------------------
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Via selection for estimated routes (rule default):
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] -------------------------------------------------------------------------------
[06/03 23:36:03    848s] Layer            Via Cell               Res.     Cap.     RC       Top of Stack
[06/03 23:36:03    848s] Range                                   (Ohm)    (fF)     (fs)     Only
[06/03 23:36:03    848s] -------------------------------------------------------------------------------
[06/03 23:36:03    848s] metal1-metal2    VIA12_VH               6.500    0.032    0.211    false
[06/03 23:36:03    848s] metal2-metal3    VIA23_VH               6.500    0.031    0.201    false
[06/03 23:36:03    848s] metal2-metal3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
[06/03 23:36:03    848s] metal3-metal4    VIA34_VH               6.500    0.031    0.201    false
[06/03 23:36:03    848s] metal3-metal4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
[06/03 23:36:03    848s] metal4-metal5    VIA45_VH               6.500    0.031    0.201    false
[06/03 23:36:03    848s] metal4-metal5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
[06/03 23:36:03    848s] metal5-metal6    VIA56_HH               6.500    0.067    0.438    false
[06/03 23:36:03    848s] metal5-metal6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
[06/03 23:36:03    848s] -------------------------------------------------------------------------------
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[06/03 23:36:03    848s] No ideal or dont_touch nets found in the clock tree
[06/03 23:36:03    848s] No dont_touch hnets found in the clock tree
[06/03 23:36:03    848s] No dont_touch hpins found in the clock network.
[06/03 23:36:03    848s] Checking for illegal sizes of clock logic instances...
[06/03 23:36:03    848s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Filtering reasons for cell type: buffer
[06/03 23:36:03    848s] =======================================
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] -----------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:03    848s] Clock trees    Power domain    Reason                         Library cells
[06/03 23:36:03    848s] -----------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:03    848s] all            auto-default    Unbalanced rise/fall delays    { BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK
[06/03 23:36:03    848s]                                                                 BUF8 BUF8CK }
[06/03 23:36:03    848s] -----------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Filtering reasons for cell type: inverter
[06/03 23:36:03    848s] =========================================
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] -----------------------------------------------------------------------------------------------------------
[06/03 23:36:03    848s] Clock trees    Power domain    Reason                         Library cells
[06/03 23:36:03    848s] -----------------------------------------------------------------------------------------------------------
[06/03 23:36:03    848s] all            auto-default    Unbalanced rise/fall delays    { INV1 INV12 INV1S INV2 INV3 INV4 INV6 INV8 }
[06/03 23:36:03    848s] -----------------------------------------------------------------------------------------------------------
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Filtering reasons for cell type: logic cell
[06/03 23:36:03    848s] ===========================================
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] -------------------------------------------------------------------
[06/03 23:36:03    848s] Clock trees    Power domain    Reason                 Library cells
[06/03 23:36:03    848s] -------------------------------------------------------------------
[06/03 23:36:03    848s] all            auto-default    Cannot be legalized    { XMD }
[06/03 23:36:03    848s] -------------------------------------------------------------------
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.2)
[06/03 23:36:03    848s] CCOpt configuration status: all checks passed.
[06/03 23:36:03    848s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[06/03 23:36:03    848s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[06/03 23:36:03    848s]   No exclusion drivers are needed.
[06/03 23:36:03    848s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[06/03 23:36:03    848s] Antenna diode management...
[06/03 23:36:03    848s]   Found 0 antenna diodes in the clock trees.
[06/03 23:36:03    848s]   
[06/03 23:36:03    848s] Antenna diode management done.
[06/03 23:36:03    848s] Adding driver cells for primary IOs...
[06/03 23:36:03    848s]   
[06/03 23:36:03    848s]   ----------------------------------------------------------------------------------------------
[06/03 23:36:03    848s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[06/03 23:36:03    848s]   ----------------------------------------------------------------------------------------------
[06/03 23:36:03    848s]     (empty table)
[06/03 23:36:03    848s]   ----------------------------------------------------------------------------------------------
[06/03 23:36:03    848s]   
[06/03 23:36:03    848s]   
[06/03 23:36:03    848s] Adding driver cells for primary IOs done.
[06/03 23:36:03    848s] Adding driver cell for primary IO roots...
[06/03 23:36:03    848s] Adding driver cell for primary IO roots done.
[06/03 23:36:03    848s] Maximizing clock DAG abstraction...
[06/03 23:36:03    848s]   Removing clock DAG drivers
[06/03 23:36:03    848s] Maximizing clock DAG abstraction done.
[06/03 23:36:03    848s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.2 real=0:00:03.1)
[06/03 23:36:03    848s] Synthesizing clock trees...
[06/03 23:36:03    848s]   Preparing To Balance...
[06/03 23:36:03    848s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/03 23:36:03    848s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4062.0M, EPOCH TIME: 1717428963.150140
[06/03 23:36:03    848s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.033, MEM:4060.0M, EPOCH TIME: 1717428963.182773
[06/03 23:36:03    848s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/03 23:36:03    848s]   Leaving CCOpt scope - Initializing placement interface...
[06/03 23:36:03    848s] OPERPROF: Starting DPlace-Init at level 1, MEM:4031.4M, EPOCH TIME: 1717428963.184229
[06/03 23:36:03    848s] z: 2, totalTracks: 1
[06/03 23:36:03    848s] z: 4, totalTracks: 1
[06/03 23:36:03    848s] z: 6, totalTracks: 1
[06/03 23:36:03    848s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:03    848s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4031.4M, EPOCH TIME: 1717428963.206432
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:03    848s] OPERPROF:     Starting CMU at level 3, MEM:4127.5M, EPOCH TIME: 1717428963.238646
[06/03 23:36:03    848s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:4159.5M, EPOCH TIME: 1717428963.246544
[06/03 23:36:03    848s] 
[06/03 23:36:03    848s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:03    848s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.044, MEM:4031.4M, EPOCH TIME: 1717428963.250155
[06/03 23:36:03    848s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4031.4M, EPOCH TIME: 1717428963.250291
[06/03 23:36:03    848s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4031.4M, EPOCH TIME: 1717428963.254316
[06/03 23:36:03    848s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4031.4MB).
[06/03 23:36:03    848s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.074, MEM:4031.4M, EPOCH TIME: 1717428963.258584
[06/03 23:36:03    848s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:03    848s]   Merging duplicate siblings in DAG...
[06/03 23:36:03    848s]     Clock DAG stats before merging:
[06/03 23:36:03    848s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
[06/03 23:36:03    848s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:03    848s]       misc counts      : r=1, pp=0
[06/03 23:36:03    848s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[06/03 23:36:03    848s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1873.130um, total=1873.130um
[06/03 23:36:03    848s]     Clock DAG library cell distribution before merging {count}:
[06/03 23:36:03    848s]      Logics: XMD: 1 
[06/03 23:36:03    848s]     Clock DAG hash before merging: 2799389005392325692 2718013588333562180
[06/03 23:36:03    848s]     Resynthesising clock tree into netlist...
[06/03 23:36:03    848s]       Reset timing graph...
[06/03 23:36:03    848s] Ignoring AAE DB Resetting ...
[06/03 23:36:03    848s]       Reset timing graph done.
[06/03 23:36:03    848s]     Resynthesising clock tree into netlist done.
[06/03 23:36:03    848s]     
[06/03 23:36:03    848s]     Clock logic merging summary:
[06/03 23:36:03    848s]     
[06/03 23:36:03    848s]     -----------------------------------------------------------
[06/03 23:36:03    848s]     Description                           Number of occurrences
[06/03 23:36:03    848s]     -----------------------------------------------------------
[06/03 23:36:03    848s]     Total clock logics                              1
[06/03 23:36:03    848s]     Globally unique logic expressions               1
[06/03 23:36:03    848s]     Potentially mergeable clock logics              0
[06/03 23:36:03    848s]     Actually merged clock logics                    0
[06/03 23:36:03    848s]     -----------------------------------------------------------
[06/03 23:36:03    848s]     
[06/03 23:36:03    848s]     --------------------------------------------
[06/03 23:36:03    848s]     Cannot merge reason    Number of occurrences
[06/03 23:36:03    848s]     --------------------------------------------
[06/03 23:36:03    848s]     GloballyUnique                   1
[06/03 23:36:03    848s]     --------------------------------------------
[06/03 23:36:03    848s]     
[06/03 23:36:03    848s]     Disconnecting clock tree from netlist...
[06/03 23:36:03    848s]     Disconnecting clock tree from netlist done.
[06/03 23:36:03    848s]   Merging duplicate siblings in DAG done.
[06/03 23:36:03    848s]   Applying movement limits...
[06/03 23:36:03    848s]   Applying movement limits done.
[06/03 23:36:03    848s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.1)
[06/03 23:36:03    848s]   CCOpt::Phase::Construction...
[06/03 23:36:03    848s]   Stage::Clustering...
[06/03 23:36:03    848s]   Clustering...
[06/03 23:36:03    848s]     Clock DAG hash before 'Clustering': 2799389005392325692 2718013588333562180
[06/03 23:36:03    848s]     Initialize for clustering...
[06/03 23:36:03    848s]     Clock DAG stats before clustering:
[06/03 23:36:03    848s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
[06/03 23:36:03    848s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:03    848s]       misc counts      : r=1, pp=0
[06/03 23:36:03    848s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[06/03 23:36:03    848s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1873.130um, total=1873.130um
[06/03 23:36:03    848s]     Clock DAG library cell distribution before clustering {count}:
[06/03 23:36:03    848s]      Logics: XMD: 1 
[06/03 23:36:03    848s]     Clock DAG hash before clustering: 2799389005392325692 2718013588333562180
[06/03 23:36:03    848s]     Computing max distances from locked parents...
[06/03 23:36:03    848s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[06/03 23:36:03    848s]     Computing max distances from locked parents done.
[06/03 23:36:03    848s]     Computing optimal clock node locations...
[06/03 23:36:03    848s]       Optimal path computation stats:
[06/03 23:36:03    848s]         Successful          : 0
[06/03 23:36:03    848s]         Unsuccessful        : 0
[06/03 23:36:03    848s]         Immovable           : 2
[06/03 23:36:03    848s]         lockedParentLocation: 0
[06/03 23:36:03    848s]       Unsuccessful details:
[06/03 23:36:03    848s]       
[06/03 23:36:03    848s]     Computing optimal clock node locations done.
[06/03 23:36:03    848s] End AAE Lib Interpolated Model. (MEM=4031.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:03    848s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/03 23:36:03    848s]     Bottom-up phase...
[06/03 23:36:03    848s]     Clustering bottom-up starting from leaves...
[06/03 23:36:05    852s]       Clustering clock_tree clk...
[06/03 23:36:05    852s]       Clustering clock_tree clk done.
[06/03 23:36:05    852s]     Clustering bottom-up starting from leaves done.
[06/03 23:36:05    852s]     Rebuilding the clock tree after clustering...
[06/03 23:36:05    852s]     Rebuilding the clock tree after clustering done.
[06/03 23:36:05    852s]     Clock DAG stats after bottom-up phase:
[06/03 23:36:05    852s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:05    852s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:05    852s]       misc counts      : r=1, pp=0
[06/03 23:36:05    852s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:05    852s]       hp wire lengths  : top=0.000um, trunk=5382.980um, leaf=10385.900um, total=15768.880um
[06/03 23:36:05    852s]     Clock DAG library cell distribution after bottom-up phase {count}:
[06/03 23:36:05    852s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:05    852s]      Logics: XMD: 1 
[06/03 23:36:05    852s]     Clock DAG hash after bottom-up phase: 1871394128577206535 2522158322208497161
[06/03 23:36:05    852s]     Bottom-up phase done. (took cpu=0:00:04.0 real=0:00:02.2)
[06/03 23:36:05    852s]     Legalizing clock trees...
[06/03 23:36:05    852s]     Resynthesising clock tree into netlist...
[06/03 23:36:05    852s]       Reset timing graph...
[06/03 23:36:05    852s] Ignoring AAE DB Resetting ...
[06/03 23:36:05    852s]       Reset timing graph done.
[06/03 23:36:05    852s]     Resynthesising clock tree into netlist done.
[06/03 23:36:05    852s]     Commiting net attributes....
[06/03 23:36:05    852s]     Commiting net attributes. done.
[06/03 23:36:05    852s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:05    852s]     Leaving CCOpt scope - ClockRefiner...
[06/03 23:36:05    852s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4321.6M, EPOCH TIME: 1717428965.620231
[06/03 23:36:05    852s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.031, MEM:4016.6M, EPOCH TIME: 1717428965.651166
[06/03 23:36:05    852s]     Assigned high priority to 2974 instances.
[06/03 23:36:05    852s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[06/03 23:36:05    852s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[06/03 23:36:05    852s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4016.6M, EPOCH TIME: 1717428965.676098
[06/03 23:36:05    852s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4016.6M, EPOCH TIME: 1717428965.676337
[06/03 23:36:05    852s] z: 2, totalTracks: 1
[06/03 23:36:05    852s] z: 4, totalTracks: 1
[06/03 23:36:05    852s] z: 6, totalTracks: 1
[06/03 23:36:05    852s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:05    852s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4016.6M, EPOCH TIME: 1717428965.693469
[06/03 23:36:05    852s] 
[06/03 23:36:05    852s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:05    852s] OPERPROF:       Starting CMU at level 4, MEM:4112.6M, EPOCH TIME: 1717428965.721923
[06/03 23:36:05    852s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:4144.6M, EPOCH TIME: 1717428965.728850
[06/03 23:36:05    852s] 
[06/03 23:36:05    852s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:05    852s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:4016.6M, EPOCH TIME: 1717428965.732430
[06/03 23:36:05    852s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4016.6M, EPOCH TIME: 1717428965.732557
[06/03 23:36:05    852s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:4016.6M, EPOCH TIME: 1717428965.736317
[06/03 23:36:05    852s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4016.6MB).
[06/03 23:36:05    852s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.064, MEM:4016.6M, EPOCH TIME: 1717428965.740363
[06/03 23:36:05    852s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.064, MEM:4016.6M, EPOCH TIME: 1717428965.740471
[06/03 23:36:05    852s] TDRefine: refinePlace mode is spiral
[06/03 23:36:05    852s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.6
[06/03 23:36:05    852s] OPERPROF: Starting RefinePlace at level 1, MEM:4016.6M, EPOCH TIME: 1717428965.740642
[06/03 23:36:05    852s] *** Starting refinePlace (0:14:13 mem=4016.6M) ***
[06/03 23:36:05    852s] Total net bbox length = 3.962e+05 (1.882e+05 2.080e+05) (ext = 9.260e+03)
[06/03 23:36:05    852s] 
[06/03 23:36:05    852s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:05    852s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:36:05    852s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:05    852s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:05    852s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4016.6M, EPOCH TIME: 1717428965.773012
[06/03 23:36:05    852s] Starting refinePlace ...
[06/03 23:36:05    852s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:05    852s] One DDP V2 for no tweak run.
[06/03 23:36:05    852s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:05    852s] ** Cut row section cpu time 0:00:00.0.
[06/03 23:36:05    852s]    Spread Effort: high, standalone mode, useDDP on.
[06/03 23:36:05    853s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=4019.7MB) @(0:14:13 - 0:14:13).
[06/03 23:36:05    853s] Move report: preRPlace moves 219 insts, mean move: 3.68 um, max move: 13.02 um 
[06/03 23:36:05    853s] 	Max move on inst (Top_in/CTS_ccl_a_inv_00035): (1024.86, 966.12) --> (1037.88, 966.12)
[06/03 23:36:05    853s] 	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
[06/03 23:36:05    853s] wireLenOptFixPriorityInst 2903 inst fixed
[06/03 23:36:06    853s] 
[06/03 23:36:06    853s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:36:06    853s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:36:06    853s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:36:06    853s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:36:06    853s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=4019.7MB) @(0:14:13 - 0:14:14).
[06/03 23:36:06    853s] Move report: Detail placement moves 219 insts, mean move: 3.68 um, max move: 13.02 um 
[06/03 23:36:06    853s] 	Max move on inst (Top_in/CTS_ccl_a_inv_00035): (1024.86, 966.12) --> (1037.88, 966.12)
[06/03 23:36:06    853s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4019.7MB
[06/03 23:36:06    853s] Statistics of distance of Instance movement in refine placement:
[06/03 23:36:06    853s]   maximum (X+Y) =        13.02 um
[06/03 23:36:06    853s]   inst (Top_in/CTS_ccl_a_inv_00035) with max move: (1024.86, 966.12) -> (1037.88, 966.12)
[06/03 23:36:06    853s]   mean    (X+Y) =         3.68 um
[06/03 23:36:06    853s] Summary Report:
[06/03 23:36:06    853s] Instances move: 219 (out of 13795 movable)
[06/03 23:36:06    853s] Instances flipped: 0
[06/03 23:36:06    853s] Mean displacement: 3.68 um
[06/03 23:36:06    853s] Max displacement: 13.02 um (Instance: Top_in/CTS_ccl_a_inv_00035) (1024.86, 966.12) -> (1037.88, 966.12)
[06/03 23:36:06    853s] 	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
[06/03 23:36:06    853s] Total instances moved : 219
[06/03 23:36:06    853s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.230, REAL:0.485, MEM:4019.7M, EPOCH TIME: 1717428966.258380
[06/03 23:36:06    853s] Total net bbox length = 3.968e+05 (1.885e+05 2.083e+05) (ext = 9.260e+03)
[06/03 23:36:06    853s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 4019.7MB
[06/03 23:36:06    853s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=4019.7MB) @(0:14:13 - 0:14:14).
[06/03 23:36:06    853s] *** Finished refinePlace (0:14:14 mem=4019.7M) ***
[06/03 23:36:06    853s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.6
[06/03 23:36:06    853s] OPERPROF: Finished RefinePlace at level 1, CPU:1.270, REAL:0.525, MEM:4019.7M, EPOCH TIME: 1717428966.265325
[06/03 23:36:06    853s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4019.7M, EPOCH TIME: 1717428966.265463
[06/03 23:36:06    854s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.024, MEM:4016.7M, EPOCH TIME: 1717428966.289650
[06/03 23:36:06    854s]     ClockRefiner summary
[06/03 23:36:06    854s]     All clock instances: Moved 80, flipped 28 and cell swapped 0 (out of a total of 2974).
[06/03 23:36:06    854s]     The largest move was 13 um for Top_in/CTS_ccl_a_inv_00035.
[06/03 23:36:06    854s]     Non-sink clock instances: Moved 16, flipped 3 and cell swapped 0 (out of a total of 71).
[06/03 23:36:06    854s]     The largest move was 13 um for Top_in/CTS_ccl_a_inv_00035.
[06/03 23:36:06    854s]     Clock sinks: Moved 64, flipped 25 and cell swapped 0 (out of a total of 2903).
[06/03 23:36:06    854s]     The largest move was 11.2 um for Top_in/buffer_pmp_reg[173].
[06/03 23:36:06    854s]     Revert refine place priority changes on 0 instances.
[06/03 23:36:06    854s] OPERPROF: Starting DPlace-Init at level 1, MEM:4016.7M, EPOCH TIME: 1717428966.317674
[06/03 23:36:06    854s] z: 2, totalTracks: 1
[06/03 23:36:06    854s] z: 4, totalTracks: 1
[06/03 23:36:06    854s] z: 6, totalTracks: 1
[06/03 23:36:06    854s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:06    854s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4016.7M, EPOCH TIME: 1717428966.333772
[06/03 23:36:06    854s] 
[06/03 23:36:06    854s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:06    854s] OPERPROF:     Starting CMU at level 3, MEM:4112.7M, EPOCH TIME: 1717428966.367171
[06/03 23:36:06    854s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:4144.7M, EPOCH TIME: 1717428966.373814
[06/03 23:36:06    854s] 
[06/03 23:36:06    854s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:06    854s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.044, MEM:4016.7M, EPOCH TIME: 1717428966.377288
[06/03 23:36:06    854s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4016.7M, EPOCH TIME: 1717428966.377416
[06/03 23:36:06    854s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4016.7M, EPOCH TIME: 1717428966.381183
[06/03 23:36:06    854s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4016.7MB).
[06/03 23:36:06    854s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.068, MEM:4016.7M, EPOCH TIME: 1717428966.385197
[06/03 23:36:06    854s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:00.8)
[06/03 23:36:06    854s]     Disconnecting clock tree from netlist...
[06/03 23:36:06    854s]     Disconnecting clock tree from netlist done.
[06/03 23:36:06    854s]     Leaving CCOpt scope - Cleaning up placement interface...
[06/03 23:36:06    854s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4016.7M, EPOCH TIME: 1717428966.394636
[06/03 23:36:06    854s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.018, MEM:4016.7M, EPOCH TIME: 1717428966.412377
[06/03 23:36:06    854s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/03 23:36:06    854s]     Leaving CCOpt scope - Initializing placement interface...
[06/03 23:36:06    854s] OPERPROF: Starting DPlace-Init at level 1, MEM:4016.7M, EPOCH TIME: 1717428966.413396
[06/03 23:36:06    854s] z: 2, totalTracks: 1
[06/03 23:36:06    854s] z: 4, totalTracks: 1
[06/03 23:36:06    854s] z: 6, totalTracks: 1
[06/03 23:36:06    854s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:06    854s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4016.7M, EPOCH TIME: 1717428966.429798
[06/03 23:36:06    854s] 
[06/03 23:36:06    854s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:06    854s] OPERPROF:     Starting CMU at level 3, MEM:4112.7M, EPOCH TIME: 1717428966.465120
[06/03 23:36:06    854s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:4144.7M, EPOCH TIME: 1717428966.471743
[06/03 23:36:06    854s] 
[06/03 23:36:06    854s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:06    854s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.046, MEM:4016.7M, EPOCH TIME: 1717428966.475375
[06/03 23:36:06    854s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4016.7M, EPOCH TIME: 1717428966.475501
[06/03 23:36:06    854s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4016.7M, EPOCH TIME: 1717428966.479482
[06/03 23:36:06    854s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4016.7MB).
[06/03 23:36:06    854s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.070, MEM:4016.7M, EPOCH TIME: 1717428966.483128
[06/03 23:36:06    854s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:06    854s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/03 23:36:06    854s] End AAE Lib Interpolated Model. (MEM=4016.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:06    854s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/03 23:36:06    854s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/03 23:36:06    854s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/03 23:36:06    854s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:06    854s]     
[06/03 23:36:06    854s]     Clock tree legalization - Histogram:
[06/03 23:36:06    854s]     ====================================
[06/03 23:36:06    854s]     
[06/03 23:36:06    854s]     -----------------------------------
[06/03 23:36:06    854s]     Movement (um)       Number of cells
[06/03 23:36:06    854s]     -----------------------------------
[06/03 23:36:06    854s]     [5.04,6.0375)              2
[06/03 23:36:06    854s]     [6.0375,7.035)             2
[06/03 23:36:06    854s]     [7.035,8.0325)             0
[06/03 23:36:06    854s]     [8.0325,9.03)              1
[06/03 23:36:06    854s]     [9.03,10.0275)             1
[06/03 23:36:06    854s]     [10.0275,11.025)           8
[06/03 23:36:06    854s]     [11.025,12.0225)           1
[06/03 23:36:06    854s]     [12.0225,13.02)            1
[06/03 23:36:06    854s]     -----------------------------------
[06/03 23:36:06    854s]     
[06/03 23:36:06    854s]     
[06/03 23:36:06    854s]     Clock tree legalization - Top 10 Movements:
[06/03 23:36:06    854s]     ===========================================
[06/03 23:36:06    854s]     
[06/03 23:36:06    854s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:06    854s]     Movement (um)    Desired               Achieved              Node
[06/03 23:36:06    854s]                      location              location              
[06/03 23:36:06    854s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:06    854s]         13.02        (1024.860,966.120)    (1037.880,966.120)    CTS_ccl_a_inv_00035 (a lib_cell INV12CK) at (1037.880,966.120), in power domain auto-default
[06/03 23:36:06    854s]         11.86        (1014.320,638.520)    (1021.140,633.480)    CTS_ccl_a_inv_00059 (a lib_cell INV12CK) at (1021.140,633.480), in power domain auto-default
[06/03 23:36:06    854s]         10.08        (654.720,507.480)     (654.720,517.560)     CTS_ccl_a_inv_00012 (a lib_cell INV12CK) at (654.720,517.560), in power domain auto-default
[06/03 23:36:06    854s]         10.08        (1024.240,961.080)    (1024.240,951.000)    CTS_ccl_a_inv_00058 (a lib_cell INV12CK) at (1024.240,951.000), in power domain auto-default
[06/03 23:36:06    854s]         10.08        (1031.060,835.080)    (1031.060,825.000)    CTS_ccl_a_inv_00057 (a lib_cell INV12CK) at (1031.060,825.000), in power domain auto-default
[06/03 23:36:06    854s]         10.08        (569.780,935.880)     (569.780,925.800)     CTS_ccl_a_inv_00054 (a lib_cell INV12CK) at (569.780,925.800), in power domain auto-default
[06/03 23:36:06    854s]         10.08        (455.700,855.240)     (455.700,845.160)     CTS_ccl_a_inv_00055 (a lib_cell INV12CK) at (455.700,845.160), in power domain auto-default
[06/03 23:36:06    854s]         10.08        (861.800,497.400)     (861.800,487.320)     CTS_ccl_a_inv_00066 (a lib_cell INV12CK) at (861.800,487.320), in power domain auto-default
[06/03 23:36:06    854s]         10.08        (646.040,855.240)     (646.040,845.160)     CTS_ccl_a_inv_00063 (a lib_cell INV12CK) at (646.040,845.160), in power domain auto-default
[06/03 23:36:06    854s]         10.08        (788.640,855.240)     (788.640,845.160)     CTS_ccl_a_inv_00069 (a lib_cell INV12CK) at (788.640,845.160), in power domain auto-default
[06/03 23:36:06    854s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:06    854s]     
[06/03 23:36:06    854s]     Legalizing clock trees done. (took cpu=0:00:02.0 real=0:00:01.0)
[06/03 23:36:06    854s]     Clock DAG stats after 'Clustering':
[06/03 23:36:06    854s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:06    854s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:06    854s]       misc counts      : r=1, pp=0
[06/03 23:36:06    854s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:06    854s]       cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:06    854s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:06    854s]       wire capacitance : top=0.000pF, trunk=0.749pF, leaf=4.479pF, total=5.227pF
[06/03 23:36:06    854s]       wire lengths     : top=0.000um, trunk=5729.729um, leaf=31193.939um, total=36923.668um
[06/03 23:36:06    854s]       hp wire lengths  : top=0.000um, trunk=5492.600um, leaf=10397.840um, total=15890.440um
[06/03 23:36:06    854s]     Clock DAG net violations after 'Clustering':
[06/03 23:36:06    854s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:06    854s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[06/03 23:36:06    854s]       Trunk : target=0.222ns count=26 avg=0.176ns sd=0.040ns min=0.000ns max=0.211ns {1 <= 0.133ns, 10 <= 0.178ns, 11 <= 0.200ns, 3 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:06    854s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.171ns max=0.212ns {0 <= 0.133ns, 2 <= 0.178ns, 16 <= 0.200ns, 27 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:06    854s]     Clock DAG library cell distribution after 'Clustering' {count}:
[06/03 23:36:06    854s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:06    854s]      Logics: XMD: 1 
[06/03 23:36:06    854s]     Clock DAG hash after 'Clustering': 2534314931542918479 126363139141192625
[06/03 23:36:06    854s]     Clock DAG hash after 'Clustering': 2534314931542918479 126363139141192625
[06/03 23:36:06    854s]     Primary reporting skew groups after 'Clustering':
[06/03 23:36:06    854s]       skew_group clk/func_mode: insertion delay [min=1.560, max=1.659, avg=1.617, sd=0.027], skew [0.098 vs 0.134], 100% {1.560, 1.659} (wid=0.079 ws=0.025) (gid=1.586 gs=0.088)
[06/03 23:36:06    854s]           min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:06    854s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:06    854s]     Skew group summary after 'Clustering':
[06/03 23:36:06    854s]       skew_group clk/func_mode: insertion delay [min=1.560, max=1.659, avg=1.617, sd=0.027], skew [0.098 vs 0.134], 100% {1.560, 1.659} (wid=0.079 ws=0.025) (gid=1.586 gs=0.088)
[06/03 23:36:06    854s]     Legalizer API calls during this step: 1295 succeeded with high effort: 1295 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:06    854s]   Clustering done. (took cpu=0:00:06.3 real=0:00:03.4)
[06/03 23:36:06    854s]   
[06/03 23:36:06    854s]   Post-Clustering Statistics Report
[06/03 23:36:06    854s]   =================================
[06/03 23:36:06    854s]   
[06/03 23:36:06    854s]   Fanout Statistics:
[06/03 23:36:06    854s]   
[06/03 23:36:06    854s]   ---------------------------------------------------------------------------------------------------------------
[06/03 23:36:06    854s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[06/03 23:36:06    854s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[06/03 23:36:06    854s]   ---------------------------------------------------------------------------------------------------------------
[06/03 23:36:06    854s]   Trunk        27       2.667       1         4        0.877      {4 <= 1, 4 <= 2, 16 <= 3, 3 <= 4}
[06/03 23:36:06    854s]   Leaf         46      63.109      45        70        4.739      {2 <= 50, 1 <= 56, 11 <= 62, 30 <= 68, 2 <= 74}
[06/03 23:36:06    854s]   ---------------------------------------------------------------------------------------------------------------
[06/03 23:36:06    854s]   
[06/03 23:36:06    854s]   Clustering Failure Statistics:
[06/03 23:36:06    854s]   
[06/03 23:36:06    854s]   ----------------------------------------------------------
[06/03 23:36:06    854s]   Net Type    Clusters    Clusters    Net Skew    Transition
[06/03 23:36:06    854s]               Tried       Failed      Failures    Failures
[06/03 23:36:06    854s]   ----------------------------------------------------------
[06/03 23:36:06    854s]   Trunk         266          87          6            87
[06/03 23:36:06    854s]   Leaf          248          68          0            68
[06/03 23:36:06    854s]   ----------------------------------------------------------
[06/03 23:36:06    854s]   
[06/03 23:36:06    854s]   Clustering Partition Statistics:
[06/03 23:36:06    854s]   
[06/03 23:36:06    854s]   --------------------------------------------------------------------------------------
[06/03 23:36:06    854s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[06/03 23:36:06    854s]               Fraction    Fraction    Count        Size        Size    Size    Size
[06/03 23:36:06    854s]   --------------------------------------------------------------------------------------
[06/03 23:36:06    854s]   Trunk        0.000       1.000          5          13.800       1      46     18.833
[06/03 23:36:06    854s]   Leaf         0.000       1.000          1        2903.000    2903    2903      0.000
[06/03 23:36:06    854s]   --------------------------------------------------------------------------------------
[06/03 23:36:06    854s]   
[06/03 23:36:06    854s]   
[06/03 23:36:06    854s]   Looking for fanout violations...
[06/03 23:36:06    854s]   Looking for fanout violations done.
[06/03 23:36:06    854s]   CongRepair After Initial Clustering...
[06/03 23:36:06    854s]   Reset timing graph...
[06/03 23:36:06    854s] Ignoring AAE DB Resetting ...
[06/03 23:36:06    854s]   Reset timing graph done.
[06/03 23:36:06    854s]   Leaving CCOpt scope - Early Global Route...
[06/03 23:36:06    854s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4321.9M, EPOCH TIME: 1717428966.772692
[06/03 23:36:06    854s] All LLGs are deleted
[06/03 23:36:06    854s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4321.9M, EPOCH TIME: 1717428966.788814
[06/03 23:36:06    854s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:4321.9M, EPOCH TIME: 1717428966.790041
[06/03 23:36:06    854s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.050, REAL:0.021, MEM:4016.9M, EPOCH TIME: 1717428966.793440
[06/03 23:36:06    854s]   Clock implementation routing...
[06/03 23:36:06    854s] Net route status summary:
[06/03 23:36:06    854s]   Clock:        72 (unrouted=72, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:06    854s]   Non-clock: 14125 (unrouted=185, trialRouted=13940, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:06    854s]     Routing using eGR only...
[06/03 23:36:06    854s]       Early Global Route - eGR only step...
[06/03 23:36:06    854s] (ccopt eGR): There are 72 nets for routing of which 71 have one or more fixed wires.
[06/03 23:36:06    854s] (ccopt eGR): Start to route 72 all nets
[06/03 23:36:06    854s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4016.92 MB )
[06/03 23:36:06    854s] (I)      ==================== Layers =====================
[06/03 23:36:06    854s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:06    854s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:36:06    854s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:06    854s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:36:06    854s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:36:06    854s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:36:06    854s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:36:06    854s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:36:06    854s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:36:06    854s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:36:06    854s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:36:06    854s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:36:06    854s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:36:06    854s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:36:06    854s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:06    854s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:36:06    854s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:06    854s] (I)      Started Import and model ( Curr Mem: 4016.92 MB )
[06/03 23:36:06    854s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:07    854s] (I)      == Non-default Options ==
[06/03 23:36:07    854s] (I)      Clean congestion better                            : true
[06/03 23:36:07    854s] (I)      Estimate vias on DPT layer                         : true
[06/03 23:36:07    854s] (I)      Clean congestion layer assignment rounds           : 3
[06/03 23:36:07    854s] (I)      Layer constraints as soft constraints              : true
[06/03 23:36:07    854s] (I)      Soft top layer                                     : true
[06/03 23:36:07    854s] (I)      Skip prospective layer relax nets                  : true
[06/03 23:36:07    854s] (I)      Better NDR handling                                : true
[06/03 23:36:07    854s] (I)      Improved NDR modeling in LA                        : true
[06/03 23:36:07    854s] (I)      Routing cost fix for NDR handling                  : true
[06/03 23:36:07    854s] (I)      Block tracks for preroutes                         : true
[06/03 23:36:07    854s] (I)      Assign IRoute by net group key                     : true
[06/03 23:36:07    854s] (I)      Block unroutable channels                          : true
[06/03 23:36:07    854s] (I)      Block unroutable channels 3D                       : true
[06/03 23:36:07    854s] (I)      Bound layer relaxed segment wl                     : true
[06/03 23:36:07    854s] (I)      Blocked pin reach length threshold                 : 2
[06/03 23:36:07    854s] (I)      Check blockage within NDR space in TA              : true
[06/03 23:36:07    854s] (I)      Skip must join for term with via pillar            : true
[06/03 23:36:07    854s] (I)      Model find APA for IO pin                          : true
[06/03 23:36:07    854s] (I)      On pin location for off pin term                   : true
[06/03 23:36:07    854s] (I)      Handle EOL spacing                                 : true
[06/03 23:36:07    854s] (I)      Merge PG vias by gap                               : true
[06/03 23:36:07    854s] (I)      Maximum routing layer                              : 6
[06/03 23:36:07    854s] (I)      Route selected nets only                           : true
[06/03 23:36:07    854s] (I)      Refine MST                                         : true
[06/03 23:36:07    854s] (I)      Honor PRL                                          : true
[06/03 23:36:07    854s] (I)      Strong congestion aware                            : true
[06/03 23:36:07    854s] (I)      Improved initial location for IRoutes              : true
[06/03 23:36:07    854s] (I)      Multi panel TA                                     : true
[06/03 23:36:07    854s] (I)      Penalize wire overlap                              : true
[06/03 23:36:07    854s] (I)      Expand small instance blockage                     : true
[06/03 23:36:07    854s] (I)      Reduce via in TA                                   : true
[06/03 23:36:07    854s] (I)      SS-aware routing                                   : true
[06/03 23:36:07    854s] (I)      Improve tree edge sharing                          : true
[06/03 23:36:07    854s] (I)      Improve 2D via estimation                          : true
[06/03 23:36:07    854s] (I)      Refine Steiner tree                                : true
[06/03 23:36:07    854s] (I)      Build spine tree                                   : true
[06/03 23:36:07    854s] (I)      Model pass through capacity                        : true
[06/03 23:36:07    854s] (I)      Extend blockages by a half GCell                   : true
[06/03 23:36:07    854s] (I)      Consider pin shapes                                : true
[06/03 23:36:07    854s] (I)      Consider pin shapes for all nodes                  : true
[06/03 23:36:07    854s] (I)      Consider NR APA                                    : true
[06/03 23:36:07    854s] (I)      Consider IO pin shape                              : true
[06/03 23:36:07    854s] (I)      Fix pin connection bug                             : true
[06/03 23:36:07    854s] (I)      Consider layer RC for local wires                  : true
[06/03 23:36:07    854s] (I)      Route to clock mesh pin                            : true
[06/03 23:36:07    854s] (I)      LA-aware pin escape length                         : 2
[06/03 23:36:07    854s] (I)      Connect multiple ports                             : true
[06/03 23:36:07    854s] (I)      Split for must join                                : true
[06/03 23:36:07    854s] (I)      Number of threads                                  : 8
[06/03 23:36:07    854s] (I)      Routing effort level                               : 10000
[06/03 23:36:07    854s] (I)      Prefer layer length threshold                      : 8
[06/03 23:36:07    854s] (I)      Overflow penalty cost                              : 10
[06/03 23:36:07    854s] (I)      A-star cost                                        : 0.300000
[06/03 23:36:07    854s] (I)      Misalignment cost                                  : 10.000000
[06/03 23:36:07    854s] (I)      Threshold for short IRoute                         : 6
[06/03 23:36:07    854s] (I)      Via cost during post routing                       : 1.000000
[06/03 23:36:07    854s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/03 23:36:07    854s] (I)      Source-to-sink ratio                               : 0.300000
[06/03 23:36:07    854s] (I)      Scenic ratio bound                                 : 3.000000
[06/03 23:36:07    854s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/03 23:36:07    854s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/03 23:36:07    854s] (I)      PG-aware similar topology routing                  : true
[06/03 23:36:07    854s] (I)      Maze routing via cost fix                          : true
[06/03 23:36:07    854s] (I)      Apply PRL on PG terms                              : true
[06/03 23:36:07    854s] (I)      Apply PRL on obs objects                           : true
[06/03 23:36:07    854s] (I)      Handle range-type spacing rules                    : true
[06/03 23:36:07    854s] (I)      PG gap threshold multiplier                        : 10.000000
[06/03 23:36:07    854s] (I)      Parallel spacing query fix                         : true
[06/03 23:36:07    854s] (I)      Force source to root IR                            : true
[06/03 23:36:07    854s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/03 23:36:07    854s] (I)      Do not relax to DPT layer                          : true
[06/03 23:36:07    854s] (I)      No DPT in post routing                             : true
[06/03 23:36:07    854s] (I)      Modeling PG via merging fix                        : true
[06/03 23:36:07    854s] (I)      Shield aware TA                                    : true
[06/03 23:36:07    854s] (I)      Strong shield aware TA                             : true
[06/03 23:36:07    854s] (I)      Overflow calculation fix in LA                     : true
[06/03 23:36:07    854s] (I)      Post routing fix                                   : true
[06/03 23:36:07    854s] (I)      Strong post routing                                : true
[06/03 23:36:07    854s] (I)      Access via pillar from top                         : true
[06/03 23:36:07    854s] (I)      NDR via pillar fix                                 : true
[06/03 23:36:07    854s] (I)      Violation on path threshold                        : 1
[06/03 23:36:07    854s] (I)      Pass through capacity modeling                     : true
[06/03 23:36:07    854s] (I)      Select the non-relaxed segments in post routing stage : true
[06/03 23:36:07    854s] (I)      Select term pin box for io pin                     : true
[06/03 23:36:07    854s] (I)      Penalize NDR sharing                               : true
[06/03 23:36:07    854s] (I)      Enable special modeling                            : false
[06/03 23:36:07    854s] (I)      Keep fixed segments                                : true
[06/03 23:36:07    854s] (I)      Reorder net groups by key                          : true
[06/03 23:36:07    854s] (I)      Increase net scenic ratio                          : true
[06/03 23:36:07    854s] (I)      Method to set GCell size                           : row
[06/03 23:36:07    854s] (I)      Connect multiple ports and must join fix           : true
[06/03 23:36:07    854s] (I)      Avoid high resistance layers                       : true
[06/03 23:36:07    854s] (I)      Model find APA for IO pin fix                      : true
[06/03 23:36:07    854s] (I)      Avoid connecting non-metal layers                  : true
[06/03 23:36:07    854s] (I)      Use track pitch for NDR                            : true
[06/03 23:36:07    854s] (I)      Enable layer relax to lower layer                  : true
[06/03 23:36:07    854s] (I)      Enable layer relax to upper layer                  : true
[06/03 23:36:07    854s] (I)      Top layer relaxation fix                           : true
[06/03 23:36:07    854s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:36:07    854s] (I)      Use row-based GCell size
[06/03 23:36:07    854s] (I)      Use row-based GCell align
[06/03 23:36:07    854s] (I)      layer 0 area = 176400
[06/03 23:36:07    854s] (I)      layer 1 area = 194000
[06/03 23:36:07    854s] (I)      layer 2 area = 194000
[06/03 23:36:07    854s] (I)      layer 3 area = 194000
[06/03 23:36:07    854s] (I)      layer 4 area = 194000
[06/03 23:36:07    854s] (I)      layer 5 area = 9000000
[06/03 23:36:07    854s] (I)      GCell unit size   : 5040
[06/03 23:36:07    854s] (I)      GCell multiplier  : 1
[06/03 23:36:07    854s] (I)      GCell row height  : 5040
[06/03 23:36:07    854s] (I)      Actual row height : 5040
[06/03 23:36:07    854s] (I)      GCell align ref   : 220100 220200
[06/03 23:36:07    854s] [NR-eGR] Track table information for default rule: 
[06/03 23:36:07    854s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:36:07    854s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:36:07    854s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:36:07    854s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:36:07    854s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:36:07    854s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:36:07    854s] (I)      =================== Default via ====================
[06/03 23:36:07    854s] (I)      +---+------------------+---------------------------+
[06/03 23:36:07    854s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:36:07    854s] (I)      +---+------------------+---------------------------+
[06/03 23:36:07    854s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:36:07    854s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:36:07    854s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:36:07    854s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:36:07    854s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:36:07    854s] (I)      +---+------------------+---------------------------+
[06/03 23:36:07    855s] [NR-eGR] Read 138 PG shapes
[06/03 23:36:07    855s] [NR-eGR] Read 0 clock shapes
[06/03 23:36:07    855s] [NR-eGR] Read 0 other shapes
[06/03 23:36:07    855s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:36:07    855s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:36:07    855s] [NR-eGR] #PG Blockages       : 138
[06/03 23:36:07    855s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:36:07    855s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:36:07    855s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:36:07    855s] [NR-eGR] #Other Blockages    : 0
[06/03 23:36:07    855s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:36:07    855s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:36:07    855s] [NR-eGR] Read 14015 nets ( ignored 13943 )
[06/03 23:36:07    855s] [NR-eGR] Connected 0 must-join pins/ports
[06/03 23:36:07    855s] (I)      early_global_route_priority property id does not exist.
[06/03 23:36:07    855s] (I)      Read Num Blocks=15932  Num Prerouted Wires=0  Num CS=0
[06/03 23:36:07    855s] (I)      Layer 1 (V) : #blockages 6673 : #preroutes 0
[06/03 23:36:07    855s] (I)      Layer 2 (H) : #blockages 1605 : #preroutes 0
[06/03 23:36:07    855s] (I)      Layer 3 (V) : #blockages 6414 : #preroutes 0
[06/03 23:36:07    855s] (I)      Layer 4 (H) : #blockages 773 : #preroutes 0
[06/03 23:36:07    855s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:36:07    855s] (I)      Moved 1 terms for better access 
[06/03 23:36:07    855s] (I)      Number of ignored nets                =      0
[06/03 23:36:07    855s] (I)      Number of connected nets              =      0
[06/03 23:36:07    855s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of clock nets                  =     72.  Ignored: No
[06/03 23:36:07    855s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:36:07    855s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:36:07    855s] [NR-eGR] There are 71 clock nets ( 71 with NDR ).
[06/03 23:36:07    855s] (I)      Ndr track 0 does not exist
[06/03 23:36:07    855s] (I)      Ndr track 0 does not exist
[06/03 23:36:07    855s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:36:07    855s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:36:07    855s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:36:07    855s] (I)      Site width          :   620  (dbu)
[06/03 23:36:07    855s] (I)      Row height          :  5040  (dbu)
[06/03 23:36:07    855s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:36:07    855s] (I)      GCell width         :  5040  (dbu)
[06/03 23:36:07    855s] (I)      GCell height        :  5040  (dbu)
[06/03 23:36:07    855s] (I)      Grid                :   268   268     6
[06/03 23:36:07    855s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:36:07    855s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:36:07    855s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:36:07    855s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:36:07    855s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:36:07    855s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:36:07    855s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:36:07    855s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:36:07    855s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:36:07    855s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:36:07    855s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:36:07    855s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:36:07    855s] (I)      --------------------------------------------------------
[06/03 23:36:07    855s] 
[06/03 23:36:07    855s] [NR-eGR] ============ Routing rule table ============
[06/03 23:36:07    855s] [NR-eGR] Rule id: 0  Nets: 71
[06/03 23:36:07    855s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/03 23:36:07    855s] (I)                    Layer     2     3     4     5     6 
[06/03 23:36:07    855s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/03 23:36:07    855s] (I)             #Used tracks     2     2     2     2     2 
[06/03 23:36:07    855s] (I)       #Fully used tracks     1     1     1     1     1 
[06/03 23:36:07    855s] [NR-eGR] Rule id: 1  Nets: 0
[06/03 23:36:07    855s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:36:07    855s] (I)                    Layer    2    3    4    5     6 
[06/03 23:36:07    855s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:36:07    855s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:36:07    855s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:36:07    855s] [NR-eGR] ========================================
[06/03 23:36:07    855s] [NR-eGR] 
[06/03 23:36:07    855s] (I)      =============== Blocked Tracks ===============
[06/03 23:36:07    855s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:07    855s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:36:07    855s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:07    855s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:36:07    855s] (I)      |     2 |  583436 |   260858 |        44.71% |
[06/03 23:36:07    855s] (I)      |     3 |  646148 |   254420 |        39.37% |
[06/03 23:36:07    855s] (I)      |     4 |  583436 |   272597 |        46.72% |
[06/03 23:36:07    855s] (I)      |     5 |  646148 |   294783 |        45.62% |
[06/03 23:36:07    855s] (I)      |     6 |  145792 |    55087 |        37.78% |
[06/03 23:36:07    855s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:07    855s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 4023.94 MB )
[06/03 23:36:07    855s] (I)      Reset routing kernel
[06/03 23:36:07    855s] (I)      Started Global Routing ( Curr Mem: 4023.94 MB )
[06/03 23:36:07    855s] (I)      totalPins=3044  totalGlobalPin=3042 (99.93%)
[06/03 23:36:07    855s] (I)      total 2D Cap : 708381 = (395027 H, 313354 V)
[06/03 23:36:07    855s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [3, 4]
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1a Route ============
[06/03 23:36:07    855s] (I)      Usage: 7106 = (3433 H, 3673 V) = (0.87% H, 1.17% V) = (1.730e+04um H, 1.851e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1b Route ============
[06/03 23:36:07    855s] (I)      Usage: 7106 = (3433 H, 3673 V) = (0.87% H, 1.17% V) = (1.730e+04um H, 1.851e+04um V)
[06/03 23:36:07    855s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.581424e+04um
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1c Route ============
[06/03 23:36:07    855s] (I)      Usage: 7106 = (3433 H, 3673 V) = (0.87% H, 1.17% V) = (1.730e+04um H, 1.851e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1d Route ============
[06/03 23:36:07    855s] (I)      Usage: 7106 = (3433 H, 3673 V) = (0.87% H, 1.17% V) = (1.730e+04um H, 1.851e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1e Route ============
[06/03 23:36:07    855s] (I)      Usage: 7106 = (3433 H, 3673 V) = (0.87% H, 1.17% V) = (1.730e+04um H, 1.851e+04um V)
[06/03 23:36:07    855s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.581424e+04um
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1f Route ============
[06/03 23:36:07    855s] (I)      Usage: 7106 = (3433 H, 3673 V) = (0.87% H, 1.17% V) = (1.730e+04um H, 1.851e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1g Route ============
[06/03 23:36:07    855s] (I)      Usage: 7053 = (3429 H, 3624 V) = (0.87% H, 1.16% V) = (1.728e+04um H, 1.826e+04um V)
[06/03 23:36:07    855s] (I)      #Nets         : 71
[06/03 23:36:07    855s] (I)      #Relaxed nets : 5
[06/03 23:36:07    855s] (I)      Wire length   : 6395
[06/03 23:36:07    855s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1h Route ============
[06/03 23:36:07    855s] (I)      Usage: 6922 = (3362 H, 3560 V) = (0.85% H, 1.14% V) = (1.694e+04um H, 1.794e+04um V)
[06/03 23:36:07    855s] (I)      total 2D Cap : 1154727 = (750095 H, 404632 V)
[06/03 23:36:07    855s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1a Route ============
[06/03 23:36:07    855s] (I)      Usage: 7617 = (3699 H, 3918 V) = (0.49% H, 0.97% V) = (1.864e+04um H, 1.975e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1b Route ============
[06/03 23:36:07    855s] (I)      Usage: 7617 = (3699 H, 3918 V) = (0.49% H, 0.97% V) = (1.864e+04um H, 1.975e+04um V)
[06/03 23:36:07    855s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.838968e+04um
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1c Route ============
[06/03 23:36:07    855s] (I)      Usage: 7617 = (3699 H, 3918 V) = (0.49% H, 0.97% V) = (1.864e+04um H, 1.975e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1d Route ============
[06/03 23:36:07    855s] (I)      Usage: 7617 = (3699 H, 3918 V) = (0.49% H, 0.97% V) = (1.864e+04um H, 1.975e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1e Route ============
[06/03 23:36:07    855s] (I)      Usage: 7617 = (3699 H, 3918 V) = (0.49% H, 0.97% V) = (1.864e+04um H, 1.975e+04um V)
[06/03 23:36:07    855s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.838968e+04um
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1f Route ============
[06/03 23:36:07    855s] (I)      Usage: 7617 = (3699 H, 3918 V) = (0.49% H, 0.97% V) = (1.864e+04um H, 1.975e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1g Route ============
[06/03 23:36:07    855s] (I)      Usage: 7580 = (3686 H, 3894 V) = (0.49% H, 0.96% V) = (1.858e+04um H, 1.963e+04um V)
[06/03 23:36:07    855s] (I)      #Nets         : 5
[06/03 23:36:07    855s] (I)      #Relaxed nets : 4
[06/03 23:36:07    855s] (I)      Wire length   : 144
[06/03 23:36:07    855s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 6]
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1h Route ============
[06/03 23:36:07    855s] (I)      Usage: 7580 = (3686 H, 3894 V) = (0.49% H, 0.96% V) = (1.858e+04um H, 1.963e+04um V)
[06/03 23:36:07    855s] (I)      total 2D Cap : 1505010 = (750095 H, 754915 V)
[06/03 23:36:07    855s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [2, 6]
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1a Route ============
[06/03 23:36:07    855s] (I)      Usage: 8671 = (4205 H, 4466 V) = (0.56% H, 0.59% V) = (2.119e+04um H, 2.251e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1b Route ============
[06/03 23:36:07    855s] (I)      Usage: 8671 = (4205 H, 4466 V) = (0.56% H, 0.59% V) = (2.119e+04um H, 2.251e+04um V)
[06/03 23:36:07    855s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.370184e+04um
[06/03 23:36:07    855s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/03 23:36:07    855s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1c Route ============
[06/03 23:36:07    855s] (I)      Usage: 8671 = (4205 H, 4466 V) = (0.56% H, 0.59% V) = (2.119e+04um H, 2.251e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1d Route ============
[06/03 23:36:07    855s] (I)      Usage: 8671 = (4205 H, 4466 V) = (0.56% H, 0.59% V) = (2.119e+04um H, 2.251e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1e Route ============
[06/03 23:36:07    855s] (I)      Usage: 8671 = (4205 H, 4466 V) = (0.56% H, 0.59% V) = (2.119e+04um H, 2.251e+04um V)
[06/03 23:36:07    855s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.370184e+04um
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1f Route ============
[06/03 23:36:07    855s] (I)      Usage: 8671 = (4205 H, 4466 V) = (0.56% H, 0.59% V) = (2.119e+04um H, 2.251e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1g Route ============
[06/03 23:36:07    855s] (I)      Usage: 8671 = (4205 H, 4466 V) = (0.56% H, 0.59% V) = (2.119e+04um H, 2.251e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1h Route ============
[06/03 23:36:07    855s] (I)      Usage: 8669 = (4205 H, 4464 V) = (0.56% H, 0.59% V) = (2.119e+04um H, 2.250e+04um V)
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:36:07    855s] [NR-eGR]                        OverCon            
[06/03 23:36:07    855s] [NR-eGR]                         #Gcell     %Gcell
[06/03 23:36:07    855s] [NR-eGR]        Layer             (1-0)    OverCon
[06/03 23:36:07    855s] [NR-eGR] ----------------------------------------------
[06/03 23:36:07    855s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    855s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    855s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    855s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    855s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    855s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    855s] [NR-eGR] ----------------------------------------------
[06/03 23:36:07    855s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    855s] [NR-eGR] 
[06/03 23:36:07    855s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.16 sec, Curr Mem: 4031.94 MB )
[06/03 23:36:07    855s] (I)      total 2D Cap : 1509090 = (751813 H, 757277 V)
[06/03 23:36:07    855s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:36:07    855s] (I)      ============= Track Assignment ============
[06/03 23:36:07    855s] (I)      Started Track Assignment (8T) ( Curr Mem: 4031.94 MB )
[06/03 23:36:07    855s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:36:07    855s] (I)      Run Multi-thread track assignment
[06/03 23:36:07    855s] (I)      Finished Track Assignment (8T) ( CPU: 0.10 sec, Real: 0.02 sec, Curr Mem: 4031.94 MB )
[06/03 23:36:07    855s] (I)      Started Export ( Curr Mem: 4031.94 MB )
[06/03 23:36:07    855s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:36:07    855s] [NR-eGR] ------------------------------------
[06/03 23:36:07    855s] [NR-eGR]  metal1  (1H)             0   44568 
[06/03 23:36:07    855s] [NR-eGR]  metal2  (2V)        192610   58170 
[06/03 23:36:07    855s] [NR-eGR]  metal3  (3H)        204132    3010 
[06/03 23:36:07    855s] [NR-eGR]  metal4  (4V)         45806      90 
[06/03 23:36:07    855s] [NR-eGR]  metal5  (5H)          5595       4 
[06/03 23:36:07    855s] [NR-eGR]  metal6  (6V)           172       0 
[06/03 23:36:07    855s] [NR-eGR] ------------------------------------
[06/03 23:36:07    855s] [NR-eGR]          Total       448314  105842 
[06/03 23:36:07    855s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:07    855s] [NR-eGR] Total half perimeter of net bounding box: 396831um
[06/03 23:36:07    855s] [NR-eGR] Total length: 448314um, number of vias: 105842
[06/03 23:36:07    855s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:07    855s] [NR-eGR] Total eGR-routed clock nets wire length: 37031um, number of vias: 7915
[06/03 23:36:07    855s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:07    855s] [NR-eGR] Report for selected net(s) only.
[06/03 23:36:07    855s] [NR-eGR]                 Length (um)  Vias 
[06/03 23:36:07    855s] [NR-eGR] ----------------------------------
[06/03 23:36:07    855s] [NR-eGR]  metal1  (1H)             0  3043 
[06/03 23:36:07    855s] [NR-eGR]  metal2  (2V)          7994  3436 
[06/03 23:36:07    855s] [NR-eGR]  metal3  (3H)         18393  1427 
[06/03 23:36:07    855s] [NR-eGR]  metal4  (4V)         10612     9 
[06/03 23:36:07    855s] [NR-eGR]  metal5  (5H)            32     0 
[06/03 23:36:07    855s] [NR-eGR]  metal6  (6V)             0     0 
[06/03 23:36:07    855s] [NR-eGR] ----------------------------------
[06/03 23:36:07    855s] [NR-eGR]          Total        37031  7915 
[06/03 23:36:07    855s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:07    855s] [NR-eGR] Total half perimeter of net bounding box: 15974um
[06/03 23:36:07    855s] [NR-eGR] Total length: 37031um, number of vias: 7915
[06/03 23:36:07    855s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:07    855s] [NR-eGR] Total routed clock nets wire length: 37031um, number of vias: 7915
[06/03 23:36:07    855s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:07    855s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 4023.94 MB )
[06/03 23:36:07    855s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.69 sec, Real: 0.44 sec, Curr Mem: 4017.94 MB )
[06/03 23:36:07    855s] (I)      ====================================== Runtime Summary ======================================
[06/03 23:36:07    855s] (I)       Step                                          %       Start      Finish      Real       CPU 
[06/03 23:36:07    855s] (I)      ---------------------------------------------------------------------------------------------
[06/03 23:36:07    855s] (I)       Early Global Route kernel               100.00%  298.76 sec  299.19 sec  0.44 sec  0.69 sec 
[06/03 23:36:07    855s] (I)       +-Import and model                       39.51%  298.76 sec  298.93 sec  0.17 sec  0.18 sec 
[06/03 23:36:07    855s] (I)       | +-Create place DB                      13.08%  298.76 sec  298.82 sec  0.06 sec  0.06 sec 
[06/03 23:36:07    855s] (I)       | | +-Import place data                  13.02%  298.76 sec  298.82 sec  0.06 sec  0.06 sec 
[06/03 23:36:07    855s] (I)       | | | +-Read instances and placement      4.24%  298.76 sec  298.78 sec  0.02 sec  0.02 sec 
[06/03 23:36:07    855s] (I)       | | | +-Read nets                         8.65%  298.78 sec  298.82 sec  0.04 sec  0.04 sec 
[06/03 23:36:07    855s] (I)       | +-Create route DB                      22.82%  298.82 sec  298.92 sec  0.10 sec  0.10 sec 
[06/03 23:36:07    855s] (I)       | | +-Import route data (8T)             22.16%  298.82 sec  298.92 sec  0.10 sec  0.10 sec 
[06/03 23:36:07    855s] (I)       | | | +-Read blockages ( Layer 2-6 )      3.79%  298.83 sec  298.84 sec  0.02 sec  0.02 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Read routing blockages          0.00%  298.83 sec  298.83 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Read instance blockages         1.13%  298.83 sec  298.83 sec  0.00 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Read PG blockages               2.18%  298.83 sec  298.84 sec  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Read clock blockages            0.01%  298.84 sec  298.84 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Read other blockages            0.01%  298.84 sec  298.84 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Read halo blockages             0.05%  298.84 sec  298.84 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Read boundary cut boxes         0.00%  298.84 sec  298.84 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Read blackboxes                   0.01%  298.84 sec  298.84 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Read prerouted                    1.08%  298.84 sec  298.85 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Read unlegalized nets             0.58%  298.85 sec  298.85 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Read nets                         0.10%  298.85 sec  298.85 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Set up via pillars                0.00%  298.85 sec  298.85 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Initialize 3D grid graph          0.96%  298.85 sec  298.86 sec  0.00 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | | +-Model blockage capacity          13.00%  298.86 sec  298.91 sec  0.06 sec  0.05 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Initialize 3D capacity         12.07%  298.86 sec  298.91 sec  0.05 sec  0.05 sec 
[06/03 23:36:07    855s] (I)       | | | +-Move terms for access (8T)        0.89%  298.91 sec  298.92 sec  0.00 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | +-Read aux data                         0.00%  298.92 sec  298.92 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | +-Others data preparation               0.10%  298.92 sec  298.92 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | +-Create route kernel                   2.63%  298.92 sec  298.93 sec  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       +-Global Routing                         37.57%  298.93 sec  299.10 sec  0.16 sec  0.32 sec 
[06/03 23:36:07    855s] (I)       | +-Initialization                        0.22%  298.93 sec  298.94 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | +-Net group 1                          19.64%  298.94 sec  299.02 sec  0.09 sec  0.23 sec 
[06/03 23:36:07    855s] (I)       | | +-Generate topology (8T)              1.53%  298.94 sec  298.94 sec  0.01 sec  0.03 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1a                            1.37%  298.95 sec  298.96 sec  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | | +-Pattern routing (8T)              0.97%  298.95 sec  298.96 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1b                            0.39%  298.96 sec  298.96 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1c                            0.01%  298.96 sec  298.96 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1d                            0.01%  298.96 sec  298.96 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1e                            0.25%  298.96 sec  298.96 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Route legalization                0.10%  298.96 sec  298.96 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Legalize Blockage Violations    0.05%  298.96 sec  298.96 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1f                            0.01%  298.96 sec  298.96 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1g                            3.07%  298.96 sec  298.98 sec  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | | +-Post Routing                      3.00%  298.96 sec  298.98 sec  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1h                            2.05%  298.98 sec  298.99 sec  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | | +-Post Routing                      1.98%  298.98 sec  298.99 sec  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | +-Layer assignment (8T)               7.69%  298.99 sec  299.02 sec  0.03 sec  0.15 sec 
[06/03 23:36:07    855s] (I)       | +-Net group 2                           6.63%  299.02 sec  299.05 sec  0.03 sec  0.04 sec 
[06/03 23:36:07    855s] (I)       | | +-Generate topology (8T)              0.29%  299.02 sec  299.02 sec  0.00 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1a                            0.90%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Pattern routing (8T)              0.81%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1b                            0.12%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1c                            0.01%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1d                            0.01%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1e                            0.20%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Route legalization                0.06%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Legalize Blockage Violations    0.01%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1f                            0.01%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1g                            0.51%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Post Routing                      0.45%  299.04 sec  299.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1h                            0.22%  299.05 sec  299.05 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Post Routing                      0.16%  299.05 sec  299.05 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Layer assignment (8T)               0.97%  299.05 sec  299.05 sec  0.00 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | +-Net group 3                           8.85%  299.05 sec  299.09 sec  0.04 sec  0.04 sec 
[06/03 23:36:07    855s] (I)       | | +-Generate topology (8T)              0.05%  299.05 sec  299.05 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1a                            1.21%  299.07 sec  299.07 sec  0.01 sec  0.02 sec 
[06/03 23:36:07    855s] (I)       | | | +-Pattern routing (8T)              0.78%  299.07 sec  299.07 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Add via demand to 2D              0.30%  299.07 sec  299.07 sec  0.00 sec  0.02 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1b                            0.12%  299.07 sec  299.07 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1c                            0.01%  299.07 sec  299.07 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1d                            0.01%  299.07 sec  299.07 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1e                            0.21%  299.07 sec  299.08 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Route legalization                0.06%  299.07 sec  299.07 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | | +-Legalize Blockage Violations    0.00%  299.07 sec  299.07 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1f                            0.01%  299.08 sec  299.08 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1g                            0.20%  299.08 sec  299.08 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Post Routing                      0.13%  299.08 sec  299.08 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Phase 1h                            0.20%  299.08 sec  299.08 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | | +-Post Routing                      0.14%  299.08 sec  299.08 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Layer assignment (8T)               1.04%  299.08 sec  299.09 sec  0.00 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       +-Export 3D cong map                      3.81%  299.10 sec  299.12 sec  0.02 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | +-Export 2D cong map                    0.51%  299.11 sec  299.12 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       +-Extract Global 3D Wires                 0.04%  299.12 sec  299.12 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       +-Track Assignment (8T)                   5.43%  299.12 sec  299.14 sec  0.02 sec  0.10 sec 
[06/03 23:36:07    855s] (I)       | +-Initialization                        0.01%  299.12 sec  299.12 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | +-Track Assignment Kernel               5.22%  299.12 sec  299.14 sec  0.02 sec  0.10 sec 
[06/03 23:36:07    855s] (I)       | +-Free Memory                           0.00%  299.14 sec  299.14 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       +-Export                                 10.54%  299.14 sec  299.19 sec  0.05 sec  0.08 sec 
[06/03 23:36:07    855s] (I)       | +-Export DB wires                       1.54%  299.14 sec  299.15 sec  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)       | | +-Export all nets (8T)                0.88%  299.14 sec  299.14 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | | +-Set wire vias (8T)                  0.50%  299.15 sec  299.15 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       | +-Report wirelength                     6.66%  299.15 sec  299.18 sec  0.03 sec  0.02 sec 
[06/03 23:36:07    855s] (I)       | +-Update net boxes                      2.06%  299.18 sec  299.19 sec  0.01 sec  0.05 sec 
[06/03 23:36:07    855s] (I)       | +-Update timing                         0.00%  299.19 sec  299.19 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)       +-Postprocess design                      0.96%  299.19 sec  299.19 sec  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)      ==================== Summary by functions =====================
[06/03 23:36:07    855s] (I)       Lv  Step                                %      Real       CPU 
[06/03 23:36:07    855s] (I)      ---------------------------------------------------------------
[06/03 23:36:07    855s] (I)        0  Early Global Route kernel     100.00%  0.44 sec  0.69 sec 
[06/03 23:36:07    855s] (I)        1  Import and model               39.51%  0.17 sec  0.18 sec 
[06/03 23:36:07    855s] (I)        1  Global Routing                 37.57%  0.16 sec  0.32 sec 
[06/03 23:36:07    855s] (I)        1  Export                         10.54%  0.05 sec  0.08 sec 
[06/03 23:36:07    855s] (I)        1  Track Assignment (8T)           5.43%  0.02 sec  0.10 sec 
[06/03 23:36:07    855s] (I)        1  Export 3D cong map              3.81%  0.02 sec  0.01 sec 
[06/03 23:36:07    855s] (I)        1  Postprocess design              0.96%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        2  Create route DB                22.82%  0.10 sec  0.10 sec 
[06/03 23:36:07    855s] (I)        2  Net group 1                    19.64%  0.09 sec  0.23 sec 
[06/03 23:36:07    855s] (I)        2  Create place DB                13.08%  0.06 sec  0.06 sec 
[06/03 23:36:07    855s] (I)        2  Net group 3                     8.85%  0.04 sec  0.04 sec 
[06/03 23:36:07    855s] (I)        2  Report wirelength               6.66%  0.03 sec  0.02 sec 
[06/03 23:36:07    855s] (I)        2  Net group 2                     6.63%  0.03 sec  0.04 sec 
[06/03 23:36:07    855s] (I)        2  Track Assignment Kernel         5.22%  0.02 sec  0.10 sec 
[06/03 23:36:07    855s] (I)        2  Create route kernel             2.63%  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)        2  Update net boxes                2.06%  0.01 sec  0.05 sec 
[06/03 23:36:07    855s] (I)        2  Export DB wires                 1.54%  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)        2  Export 2D cong map              0.51%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        2  Initialization                  0.23%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        2  Others data preparation         0.10%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        3  Import route data (8T)         22.16%  0.10 sec  0.10 sec 
[06/03 23:36:07    855s] (I)        3  Import place data              13.02%  0.06 sec  0.06 sec 
[06/03 23:36:07    855s] (I)        3  Layer assignment (8T)           9.70%  0.04 sec  0.17 sec 
[06/03 23:36:07    855s] (I)        3  Phase 1g                        3.78%  0.02 sec  0.01 sec 
[06/03 23:36:07    855s] (I)        3  Phase 1a                        3.49%  0.02 sec  0.03 sec 
[06/03 23:36:07    855s] (I)        3  Phase 1h                        2.48%  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)        3  Generate topology (8T)          1.86%  0.01 sec  0.04 sec 
[06/03 23:36:07    855s] (I)        3  Export all nets (8T)            0.88%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        3  Phase 1e                        0.66%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        3  Phase 1b                        0.63%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        3  Set wire vias (8T)              0.50%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        4  Model blockage capacity        13.00%  0.06 sec  0.05 sec 
[06/03 23:36:07    855s] (I)        4  Read nets                       8.76%  0.04 sec  0.04 sec 
[06/03 23:36:07    855s] (I)        4  Post Routing                    5.86%  0.03 sec  0.02 sec 
[06/03 23:36:07    855s] (I)        4  Read instances and placement    4.24%  0.02 sec  0.02 sec 
[06/03 23:36:07    855s] (I)        4  Read blockages ( Layer 2-6 )    3.79%  0.02 sec  0.02 sec 
[06/03 23:36:07    855s] (I)        4  Pattern routing (8T)            2.55%  0.01 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        4  Read prerouted                  1.08%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        4  Initialize 3D grid graph        0.96%  0.00 sec  0.01 sec 
[06/03 23:36:07    855s] (I)        4  Move terms for access (8T)      0.89%  0.00 sec  0.01 sec 
[06/03 23:36:07    855s] (I)        4  Read unlegalized nets           0.58%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        4  Add via demand to 2D            0.30%  0.00 sec  0.02 sec 
[06/03 23:36:07    855s] (I)        4  Route legalization              0.22%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        5  Initialize 3D capacity         12.07%  0.05 sec  0.05 sec 
[06/03 23:36:07    855s] (I)        5  Read PG blockages               2.18%  0.01 sec  0.01 sec 
[06/03 23:36:07    855s] (I)        5  Read instance blockages         1.13%  0.00 sec  0.01 sec 
[06/03 23:36:07    855s] (I)        5  Legalize Blockage Violations    0.06%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        5  Read halo blockages             0.05%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[06/03 23:36:07    855s]       Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.6)
[06/03 23:36:07    855s]     Routing using eGR only done.
[06/03 23:36:07    855s] Net route status summary:
[06/03 23:36:07    855s]   Clock:        72 (unrouted=1, trialRouted=0, noStatus=0, routed=71, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:07    855s]   Non-clock: 14125 (unrouted=185, trialRouted=13940, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:07    855s] 
[06/03 23:36:07    855s] CCOPT: Done with clock implementation routing.
[06/03 23:36:07    855s] 
[06/03 23:36:07    855s]   Clock implementation routing done.
[06/03 23:36:07    855s]   Fixed 71 wires.
[06/03 23:36:07    855s]   CCOpt: Starting congestion repair using flow wrapper...
[06/03 23:36:07    855s]     Congestion Repair...
[06/03 23:36:07    855s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:14:15.8/0:12:53.8 (1.1), mem = 4017.9M
[06/03 23:36:07    855s] Info: Disable timing driven in postCTS congRepair.
[06/03 23:36:07    855s] 
[06/03 23:36:07    855s] Starting congRepair ...
[06/03 23:36:07    855s] User Input Parameters:
[06/03 23:36:07    855s] - Congestion Driven    : On
[06/03 23:36:07    855s] - Timing Driven        : Off
[06/03 23:36:07    855s] - Area-Violation Based : On
[06/03 23:36:07    855s] - Start Rollback Level : -5
[06/03 23:36:07    855s] - Legalized            : On
[06/03 23:36:07    855s] - Window Based         : Off
[06/03 23:36:07    855s] - eDen incr mode       : Off
[06/03 23:36:07    855s] - Small incr mode      : Off
[06/03 23:36:07    855s] 
[06/03 23:36:07    855s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4017.9M, EPOCH TIME: 1717428967.510403
[06/03 23:36:07    855s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:4017.9M, EPOCH TIME: 1717428967.523086
[06/03 23:36:07    855s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4017.9M, EPOCH TIME: 1717428967.523226
[06/03 23:36:07    855s] Starting Early Global Route congestion estimation: mem = 4017.9M
[06/03 23:36:07    855s] (I)      ==================== Layers =====================
[06/03 23:36:07    855s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:07    855s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:36:07    855s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:07    855s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:36:07    855s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:36:07    855s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:36:07    855s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:36:07    855s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:36:07    855s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:36:07    855s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:36:07    855s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:36:07    855s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:36:07    855s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:36:07    855s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:36:07    855s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:07    855s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:36:07    855s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:07    855s] (I)      Started Import and model ( Curr Mem: 4017.94 MB )
[06/03 23:36:07    855s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:07    855s] (I)      == Non-default Options ==
[06/03 23:36:07    855s] (I)      Maximum routing layer                              : 6
[06/03 23:36:07    855s] (I)      Number of threads                                  : 8
[06/03 23:36:07    855s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 23:36:07    855s] (I)      Method to set GCell size                           : row
[06/03 23:36:07    855s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:36:07    855s] (I)      Use row-based GCell size
[06/03 23:36:07    855s] (I)      Use row-based GCell align
[06/03 23:36:07    855s] (I)      layer 0 area = 176400
[06/03 23:36:07    855s] (I)      layer 1 area = 194000
[06/03 23:36:07    855s] (I)      layer 2 area = 194000
[06/03 23:36:07    855s] (I)      layer 3 area = 194000
[06/03 23:36:07    855s] (I)      layer 4 area = 194000
[06/03 23:36:07    855s] (I)      layer 5 area = 9000000
[06/03 23:36:07    855s] (I)      GCell unit size   : 5040
[06/03 23:36:07    855s] (I)      GCell multiplier  : 1
[06/03 23:36:07    855s] (I)      GCell row height  : 5040
[06/03 23:36:07    855s] (I)      Actual row height : 5040
[06/03 23:36:07    855s] (I)      GCell align ref   : 220100 220200
[06/03 23:36:07    855s] [NR-eGR] Track table information for default rule: 
[06/03 23:36:07    855s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:36:07    855s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:36:07    855s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:36:07    855s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:36:07    855s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:36:07    855s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:36:07    855s] (I)      =================== Default via ====================
[06/03 23:36:07    855s] (I)      +---+------------------+---------------------------+
[06/03 23:36:07    855s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:36:07    855s] (I)      +---+------------------+---------------------------+
[06/03 23:36:07    855s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:36:07    855s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:36:07    855s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:36:07    855s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:36:07    855s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:36:07    855s] (I)      +---+------------------+---------------------------+
[06/03 23:36:07    855s] [NR-eGR] Read 32964 PG shapes
[06/03 23:36:07    855s] [NR-eGR] Read 0 clock shapes
[06/03 23:36:07    855s] [NR-eGR] Read 0 other shapes
[06/03 23:36:07    855s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:36:07    855s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:36:07    855s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:36:07    855s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:36:07    855s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:36:07    855s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:36:07    855s] [NR-eGR] #Other Blockages    : 0
[06/03 23:36:07    855s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:36:07    855s] [NR-eGR] Num Prerouted Nets = 71  Num Prerouted Wires = 7722
[06/03 23:36:07    855s] [NR-eGR] Read 14015 nets ( ignored 71 )
[06/03 23:36:07    855s] (I)      early_global_route_priority property id does not exist.
[06/03 23:36:07    855s] (I)      Read Num Blocks=36127  Num Prerouted Wires=7722  Num CS=0
[06/03 23:36:07    855s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 4338
[06/03 23:36:07    855s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 2950
[06/03 23:36:07    855s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 431
[06/03 23:36:07    855s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 3
[06/03 23:36:07    855s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:36:07    855s] (I)      Number of ignored nets                =     71
[06/03 23:36:07    855s] (I)      Number of connected nets              =      0
[06/03 23:36:07    855s] (I)      Number of fixed nets                  =     71.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of clock nets                  =     72.  Ignored: No
[06/03 23:36:07    855s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:36:07    855s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:36:07    855s] (I)      Ndr track 0 does not exist
[06/03 23:36:07    855s] (I)      Ndr track 0 does not exist
[06/03 23:36:07    855s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:36:07    855s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:36:07    855s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:36:07    855s] (I)      Site width          :   620  (dbu)
[06/03 23:36:07    855s] (I)      Row height          :  5040  (dbu)
[06/03 23:36:07    855s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:36:07    855s] (I)      GCell width         :  5040  (dbu)
[06/03 23:36:07    855s] (I)      GCell height        :  5040  (dbu)
[06/03 23:36:07    855s] (I)      Grid                :   268   268     6
[06/03 23:36:07    855s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:36:07    855s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:36:07    855s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:36:07    855s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:36:07    855s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:36:07    855s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:36:07    855s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:36:07    855s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:36:07    855s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:36:07    855s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:36:07    855s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:36:07    855s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:36:07    855s] (I)      --------------------------------------------------------
[06/03 23:36:07    855s] 
[06/03 23:36:07    855s] [NR-eGR] ============ Routing rule table ============
[06/03 23:36:07    855s] [NR-eGR] Rule id: 0  Nets: 0
[06/03 23:36:07    855s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/03 23:36:07    855s] (I)                    Layer     2     3     4     5     6 
[06/03 23:36:07    855s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/03 23:36:07    855s] (I)             #Used tracks     2     2     2     2     2 
[06/03 23:36:07    855s] (I)       #Fully used tracks     1     1     1     1     1 
[06/03 23:36:07    855s] [NR-eGR] Rule id: 1  Nets: 13940
[06/03 23:36:07    855s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:36:07    855s] (I)                    Layer    2    3    4    5     6 
[06/03 23:36:07    855s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:36:07    855s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:36:07    855s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:36:07    855s] [NR-eGR] ========================================
[06/03 23:36:07    855s] [NR-eGR] 
[06/03 23:36:07    855s] (I)      =============== Blocked Tracks ===============
[06/03 23:36:07    855s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:07    855s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:36:07    855s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:07    855s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:36:07    855s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:36:07    855s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:36:07    855s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:36:07    855s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:36:07    855s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:36:07    855s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:07    855s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 4028.25 MB )
[06/03 23:36:07    855s] (I)      Reset routing kernel
[06/03 23:36:07    855s] (I)      Started Global Routing ( Curr Mem: 4028.25 MB )
[06/03 23:36:07    855s] (I)      totalPins=41548  totalGlobalPin=39380 (94.78%)
[06/03 23:36:07    855s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:36:07    855s] [NR-eGR] Layer group 1: route 13940 net(s) in layer range [2, 6]
[06/03 23:36:07    855s] (I)      
[06/03 23:36:07    855s] (I)      ============  Phase 1a Route ============
[06/03 23:36:07    856s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 19
[06/03 23:36:07    856s] (I)      Usage: 78702 = (37243 H, 41459 V) = (4.99% H, 5.54% V) = (1.877e+05um H, 2.090e+05um V)
[06/03 23:36:07    856s] (I)      
[06/03 23:36:07    856s] (I)      ============  Phase 1b Route ============
[06/03 23:36:07    856s] (I)      Usage: 78702 = (37243 H, 41459 V) = (4.99% H, 5.54% V) = (1.877e+05um H, 2.090e+05um V)
[06/03 23:36:07    856s] (I)      Overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 3.966581e+05um
[06/03 23:36:07    856s] (I)      Congestion metric : 0.03%H 0.04%V, 0.07%HV
[06/03 23:36:07    856s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:36:07    856s] (I)      
[06/03 23:36:07    856s] (I)      ============  Phase 1c Route ============
[06/03 23:36:07    856s] (I)      Level2 Grid: 54 x 54
[06/03 23:36:07    856s] (I)      Usage: 78702 = (37243 H, 41459 V) = (4.99% H, 5.54% V) = (1.877e+05um H, 2.090e+05um V)
[06/03 23:36:07    856s] (I)      
[06/03 23:36:07    856s] (I)      ============  Phase 1d Route ============
[06/03 23:36:07    856s] (I)      Usage: 78703 = (37244 H, 41459 V) = (4.99% H, 5.54% V) = (1.877e+05um H, 2.090e+05um V)
[06/03 23:36:07    856s] (I)      
[06/03 23:36:07    856s] (I)      ============  Phase 1e Route ============
[06/03 23:36:07    856s] (I)      Usage: 78703 = (37244 H, 41459 V) = (4.99% H, 5.54% V) = (1.877e+05um H, 2.090e+05um V)
[06/03 23:36:07    856s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 3.966631e+05um
[06/03 23:36:07    856s] (I)      
[06/03 23:36:07    856s] (I)      ============  Phase 1l Route ============
[06/03 23:36:07    856s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:36:07    856s] (I)      Layer  2:     348453     55954         2      214167      367514    (36.82%) 
[06/03 23:36:07    856s] (I)      Layer  3:     393045     47452         0      237114      406890    (36.82%) 
[06/03 23:36:07    856s] (I)      Layer  4:     310785     14252         0      260999      320682    (44.87%) 
[06/03 23:36:07    856s] (I)      Layer  5:     351804      1579         0      284139      359865    (44.12%) 
[06/03 23:36:07    856s] (I)      Layer  6:      90776       129         0       54123       91297    (37.22%) 
[06/03 23:36:07    856s] (I)      Total:       1494863    119366         2     1050541     1546247    (40.46%) 
[06/03 23:36:07    856s] (I)      
[06/03 23:36:07    856s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:36:07    856s] [NR-eGR]                        OverCon           OverCon            
[06/03 23:36:07    856s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/03 23:36:07    856s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/03 23:36:07    856s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:36:07    856s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    856s] [NR-eGR]  metal2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    856s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    856s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    856s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    856s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    856s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:36:07    856s] [NR-eGR]        Total         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:07    856s] [NR-eGR] 
[06/03 23:36:07    856s] (I)      Finished Global Routing ( CPU: 0.52 sec, Real: 0.20 sec, Curr Mem: 4031.25 MB )
[06/03 23:36:07    856s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:36:07    856s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:36:07    856s] Early Global Route congestion estimation runtime: 0.38 seconds, mem = 4031.2M
[06/03 23:36:07    856s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.690, REAL:0.375, MEM:4031.2M, EPOCH TIME: 1717428967.898517
[06/03 23:36:07    856s] OPERPROF: Starting HotSpotCal at level 1, MEM:4031.2M, EPOCH TIME: 1717428967.898655
[06/03 23:36:07    856s] [hotspot] +------------+---------------+---------------+
[06/03 23:36:07    856s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 23:36:07    856s] [hotspot] +------------+---------------+---------------+
[06/03 23:36:07    856s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 23:36:07    856s] [hotspot] +------------+---------------+---------------+
[06/03 23:36:07    856s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:36:07    856s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 23:36:07    856s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.010, MEM:4031.2M, EPOCH TIME: 1717428967.908532
[06/03 23:36:07    856s] Skipped repairing congestion.
[06/03 23:36:07    856s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4031.2M, EPOCH TIME: 1717428967.908769
[06/03 23:36:07    856s] Starting Early Global Route wiring: mem = 4031.2M
[06/03 23:36:07    856s] (I)      ============= Track Assignment ============
[06/03 23:36:07    856s] (I)      Started Track Assignment (8T) ( Curr Mem: 4031.24 MB )
[06/03 23:36:07    856s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:36:07    856s] (I)      Run Multi-thread track assignment
[06/03 23:36:07    856s] (I)      Finished Track Assignment (8T) ( CPU: 0.38 sec, Real: 0.07 sec, Curr Mem: 4031.25 MB )
[06/03 23:36:07    856s] (I)      Started Export ( Curr Mem: 4031.25 MB )
[06/03 23:36:08    857s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:36:08    857s] [NR-eGR] ------------------------------------
[06/03 23:36:08    857s] [NR-eGR]  metal1  (1H)             0   44568 
[06/03 23:36:08    857s] [NR-eGR]  metal2  (2V)        187512   58042 
[06/03 23:36:08    857s] [NR-eGR]  metal3  (3H)        202069    3250 
[06/03 23:36:08    857s] [NR-eGR]  metal4  (4V)         50492     149 
[06/03 23:36:08    857s] [NR-eGR]  metal5  (5H)          7845      13 
[06/03 23:36:08    857s] [NR-eGR]  metal6  (6V)           656       0 
[06/03 23:36:08    857s] [NR-eGR] ------------------------------------
[06/03 23:36:08    857s] [NR-eGR]          Total       448574  106022 
[06/03 23:36:08    857s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:08    857s] [NR-eGR] Total half perimeter of net bounding box: 396831um
[06/03 23:36:08    857s] [NR-eGR] Total length: 448574um, number of vias: 106022
[06/03 23:36:08    857s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:08    857s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/03 23:36:08    857s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:08    857s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.07 sec, Curr Mem: 4031.25 MB )
[06/03 23:36:08    857s] Early Global Route wiring runtime: 0.16 seconds, mem = 4025.2M
[06/03 23:36:08    857s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.580, REAL:0.163, MEM:4025.2M, EPOCH TIME: 1717428968.071514
[06/03 23:36:08    857s] Tdgp not successfully inited but do clear! skip clearing
[06/03 23:36:08    857s] End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
[06/03 23:36:08    857s] *** IncrReplace #2 [finish] : cpu/real = 0:00:01.3/0:00:00.6 (2.3), totSession cpu/real = 0:14:17.1/0:12:54.4 (1.1), mem = 4025.2M
[06/03 23:36:08    857s] 
[06/03 23:36:08    857s] =============================================================================================
[06/03 23:36:08    857s]  Step TAT Report for IncrReplace #2                                             21.13-s100_1
[06/03 23:36:08    857s] =============================================================================================
[06/03 23:36:08    857s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:36:08    857s] ---------------------------------------------------------------------------------------------
[06/03 23:36:08    857s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.3    2.3
[06/03 23:36:08    857s] ---------------------------------------------------------------------------------------------
[06/03 23:36:08    857s]  IncrReplace #2 TOTAL               0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.3    2.3
[06/03 23:36:08    857s] ---------------------------------------------------------------------------------------------
[06/03 23:36:08    857s] 
[06/03 23:36:08    857s]     Congestion Repair done. (took cpu=0:00:01.3 real=0:00:00.6)
[06/03 23:36:08    857s]   CCOpt: Starting congestion repair using flow wrapper done.
[06/03 23:36:08    857s] OPERPROF: Starting DPlace-Init at level 1, MEM:4025.2M, EPOCH TIME: 1717428968.118495
[06/03 23:36:08    857s] z: 2, totalTracks: 1
[06/03 23:36:08    857s] z: 4, totalTracks: 1
[06/03 23:36:08    857s] z: 6, totalTracks: 1
[06/03 23:36:08    857s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:08    857s] All LLGs are deleted
[06/03 23:36:08    857s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4025.2M, EPOCH TIME: 1717428968.129275
[06/03 23:36:08    857s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4025.2M, EPOCH TIME: 1717428968.129678
[06/03 23:36:08    857s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4025.2M, EPOCH TIME: 1717428968.134429
[06/03 23:36:08    857s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4153.3M, EPOCH TIME: 1717428968.139526
[06/03 23:36:08    857s] Core basic site is core_5040
[06/03 23:36:08    857s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4153.3M, EPOCH TIME: 1717428968.151876
[06/03 23:36:08    857s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:4153.3M, EPOCH TIME: 1717428968.158422
[06/03 23:36:08    857s] Fast DP-INIT is on for default
[06/03 23:36:08    857s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:36:08    857s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.024, MEM:4153.3M, EPOCH TIME: 1717428968.163960
[06/03 23:36:08    857s] 
[06/03 23:36:08    857s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:08    857s] OPERPROF:     Starting CMU at level 3, MEM:4153.3M, EPOCH TIME: 1717428968.175456
[06/03 23:36:08    857s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:4153.3M, EPOCH TIME: 1717428968.182390
[06/03 23:36:08    857s] 
[06/03 23:36:08    857s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:08    857s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.052, MEM:4025.2M, EPOCH TIME: 1717428968.186002
[06/03 23:36:08    857s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4025.2M, EPOCH TIME: 1717428968.186168
[06/03 23:36:08    857s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4025.2M, EPOCH TIME: 1717428968.190160
[06/03 23:36:08    857s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4025.2MB).
[06/03 23:36:08    857s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.075, MEM:4025.2M, EPOCH TIME: 1717428968.193900
[06/03 23:36:08    857s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.5 real=0:00:01.4)
[06/03 23:36:08    857s]   Leaving CCOpt scope - extractRC...
[06/03 23:36:08    857s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/03 23:36:08    857s] Extraction called for design 'CHIP' of instances=14125 and nets=14197 using extraction engine 'preRoute' .
[06/03 23:36:08    857s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:36:08    857s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:36:08    857s] PreRoute RC Extraction called for design CHIP.
[06/03 23:36:08    857s] RC Extraction called in multi-corner(2) mode.
[06/03 23:36:08    857s] RCMode: PreRoute
[06/03 23:36:08    857s]       RC Corner Indexes            0       1   
[06/03 23:36:08    857s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:36:08    857s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:36:08    857s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:36:08    857s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:36:08    857s] Shrink Factor                : 1.00000
[06/03 23:36:08    857s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:36:08    857s] Using capacitance table file ...
[06/03 23:36:08    857s] 
[06/03 23:36:08    857s] Trim Metal Layers:
[06/03 23:36:08    857s] LayerId::1 widthSet size::4
[06/03 23:36:08    857s] LayerId::2 widthSet size::4
[06/03 23:36:08    857s] LayerId::3 widthSet size::4
[06/03 23:36:08    857s] LayerId::4 widthSet size::4
[06/03 23:36:08    857s] LayerId::5 widthSet size::4
[06/03 23:36:08    857s] LayerId::6 widthSet size::2
[06/03 23:36:08    857s] Updating RC grid for preRoute extraction ...
[06/03 23:36:08    857s] eee: pegSigSF::1.070000
[06/03 23:36:08    857s] Initializing multi-corner capacitance tables ... 
[06/03 23:36:08    857s] Initializing multi-corner resistance tables ...
[06/03 23:36:08    857s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:36:08    857s] eee: l::2 avDens::0.126141 usedTrk::3721.091370 availTrk::29499.481626 sigTrk::3721.091370
[06/03 23:36:08    857s] eee: l::3 avDens::0.119056 usedTrk::4010.777941 availTrk::33688.199410 sigTrk::4010.777941
[06/03 23:36:08    857s] eee: l::4 avDens::0.077976 usedTrk::2427.734126 availTrk::31134.351335 sigTrk::2427.734126
[06/03 23:36:08    857s] eee: l::5 avDens::0.093503 usedTrk::1475.195834 availTrk::15776.907674 sigTrk::1475.195834
[06/03 23:36:08    857s] eee: l::6 avDens::0.032011 usedTrk::13.011111 availTrk::406.451613 sigTrk::13.011111
[06/03 23:36:08    857s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:36:08    857s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250088 ; uaWl: 1.000000 ; uaWlH: 0.117482 ; aWlH: 0.000000 ; Pmax: 0.820500 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:36:08    857s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 4025.242M)
[06/03 23:36:08    857s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/03 23:36:08    857s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/03 23:36:08    857s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/03 23:36:08    857s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/03 23:36:08    857s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/03 23:36:08    857s] End AAE Lib Interpolated Model. (MEM=4025.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:08    857s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/03 23:36:08    857s]   Clock DAG stats after clustering cong repair call:
[06/03 23:36:08    857s]     cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:08    857s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:08    857s]     misc counts      : r=1, pp=0
[06/03 23:36:08    857s]     cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:08    857s]     cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:08    857s]     sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:08    857s]     wire capacitance : top=0.000pF, trunk=0.759pF, leaf=4.533pF, total=5.292pF
[06/03 23:36:08    857s]     wire lengths     : top=0.000um, trunk=5729.729um, leaf=31193.939um, total=36923.668um
[06/03 23:36:08    857s]     hp wire lengths  : top=0.000um, trunk=5492.600um, leaf=10397.840um, total=15890.440um
[06/03 23:36:08    857s]   Clock DAG net violations after clustering cong repair call:
[06/03 23:36:08    857s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:08    857s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[06/03 23:36:08    857s]     Trunk : target=0.222ns count=26 avg=0.176ns sd=0.040ns min=0.000ns max=0.211ns {1 <= 0.133ns, 10 <= 0.178ns, 10 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    857s]     Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.172ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    857s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[06/03 23:36:08    857s]      Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:08    857s]    Logics: XMD: 1 
[06/03 23:36:08    857s]   Clock DAG hash after clustering cong repair call: 2534314931542918479 126363139141192625
[06/03 23:36:08    857s]   Clock DAG hash after clustering cong repair call: 2534314931542918479 126363139141192625
[06/03 23:36:08    857s]   Primary reporting skew groups after clustering cong repair call:
[06/03 23:36:08    857s]     skew_group clk/func_mode: insertion delay [min=1.561, max=1.661, avg=1.618, sd=0.028], skew [0.100 vs 0.134], 100% {1.561, 1.661} (wid=0.079 ws=0.025) (gid=1.588 gs=0.090)
[06/03 23:36:08    857s]         min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:08    857s]         max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:08    857s]   Skew group summary after clustering cong repair call:
[06/03 23:36:08    857s]     skew_group clk/func_mode: insertion delay [min=1.561, max=1.661, avg=1.618, sd=0.028], skew [0.100 vs 0.134], 100% {1.561, 1.661} (wid=0.079 ws=0.025) (gid=1.588 gs=0.090)
[06/03 23:36:08    857s]   CongRepair After Initial Clustering done. (took cpu=0:00:03.2 real=0:00:01.9)
[06/03 23:36:08    857s]   Stage::Clustering done. (took cpu=0:00:09.5 real=0:00:05.4)
[06/03 23:36:08    857s]   Stage::DRV Fixing...
[06/03 23:36:08    857s]   Fixing clock tree slew time and max cap violations...
[06/03 23:36:08    857s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 2534314931542918479 126363139141192625
[06/03 23:36:08    857s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/03 23:36:08    857s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[06/03 23:36:08    857s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:08    857s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:08    857s]       misc counts      : r=1, pp=0
[06/03 23:36:08    857s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:08    857s]       cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:08    857s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:08    857s]       wire capacitance : top=0.000pF, trunk=0.759pF, leaf=4.533pF, total=5.292pF
[06/03 23:36:08    857s]       wire lengths     : top=0.000um, trunk=5729.729um, leaf=31193.939um, total=36923.668um
[06/03 23:36:08    857s]       hp wire lengths  : top=0.000um, trunk=5492.600um, leaf=10397.840um, total=15890.440um
[06/03 23:36:08    857s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[06/03 23:36:08    857s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[06/03 23:36:08    857s]       Trunk : target=0.222ns count=26 avg=0.176ns sd=0.040ns min=0.000ns max=0.211ns {1 <= 0.133ns, 10 <= 0.178ns, 10 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    857s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.172ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    857s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[06/03 23:36:08    857s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:08    857s]      Logics: XMD: 1 
[06/03 23:36:08    857s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2534314931542918479 126363139141192625
[06/03 23:36:08    857s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2534314931542918479 126363139141192625
[06/03 23:36:08    857s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[06/03 23:36:08    857s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:08    857s]           min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:08    857s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:08    857s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[06/03 23:36:08    857s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:08    857s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:08    857s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:08    857s]   Fixing clock tree slew time and max cap violations - detailed pass...
[06/03 23:36:08    857s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 2534314931542918479 126363139141192625
[06/03 23:36:08    857s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/03 23:36:08    857s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/03 23:36:08    857s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:08    857s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:08    857s]       misc counts      : r=1, pp=0
[06/03 23:36:08    857s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:08    857s]       cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:08    857s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:08    857s]       wire capacitance : top=0.000pF, trunk=0.759pF, leaf=4.533pF, total=5.292pF
[06/03 23:36:08    857s]       wire lengths     : top=0.000um, trunk=5729.729um, leaf=31193.939um, total=36923.668um
[06/03 23:36:08    857s]       hp wire lengths  : top=0.000um, trunk=5492.600um, leaf=10397.840um, total=15890.440um
[06/03 23:36:08    857s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[06/03 23:36:08    857s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/03 23:36:08    857s]       Trunk : target=0.222ns count=26 avg=0.176ns sd=0.040ns min=0.000ns max=0.211ns {1 <= 0.133ns, 10 <= 0.178ns, 10 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    857s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.172ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    857s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[06/03 23:36:08    857s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:08    857s]      Logics: XMD: 1 
[06/03 23:36:08    857s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2534314931542918479 126363139141192625
[06/03 23:36:08    858s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2534314931542918479 126363139141192625
[06/03 23:36:08    858s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/03 23:36:08    858s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661, avg=1.618, sd=0.028], skew [0.100 vs 0.134], 100% {1.561, 1.661} (wid=0.079 ws=0.025) (gid=1.588 gs=0.090)
[06/03 23:36:08    858s]           min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:08    858s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:08    858s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/03 23:36:08    858s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661, avg=1.618, sd=0.028], skew [0.100 vs 0.134], 100% {1.561, 1.661} (wid=0.079 ws=0.025) (gid=1.588 gs=0.090)
[06/03 23:36:08    858s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:08    858s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:08    858s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/03 23:36:08    858s]   Stage::Insertion Delay Reduction...
[06/03 23:36:08    858s]   Removing unnecessary root buffering...
[06/03 23:36:08    858s]     Clock DAG hash before 'Removing unnecessary root buffering': 2534314931542918479 126363139141192625
[06/03 23:36:08    858s]     Clock DAG stats after 'Removing unnecessary root buffering':
[06/03 23:36:08    858s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:08    858s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:08    858s]       misc counts      : r=1, pp=0
[06/03 23:36:08    858s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:08    858s]       cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:08    858s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:08    858s]       wire capacitance : top=0.000pF, trunk=0.759pF, leaf=4.533pF, total=5.292pF
[06/03 23:36:08    858s]       wire lengths     : top=0.000um, trunk=5729.729um, leaf=31193.939um, total=36923.668um
[06/03 23:36:08    858s]       hp wire lengths  : top=0.000um, trunk=5492.600um, leaf=10397.840um, total=15890.440um
[06/03 23:36:08    858s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[06/03 23:36:08    858s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[06/03 23:36:08    858s]       Trunk : target=0.222ns count=26 avg=0.176ns sd=0.040ns min=0.000ns max=0.211ns {1 <= 0.133ns, 10 <= 0.178ns, 10 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    858s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.172ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    858s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[06/03 23:36:08    858s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:08    858s]      Logics: XMD: 1 
[06/03 23:36:08    858s]     Clock DAG hash after 'Removing unnecessary root buffering': 2534314931542918479 126363139141192625
[06/03 23:36:08    858s]     Clock DAG hash after 'Removing unnecessary root buffering': 2534314931542918479 126363139141192625
[06/03 23:36:08    858s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[06/03 23:36:08    858s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:08    858s]           min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:08    858s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:08    858s]     Skew group summary after 'Removing unnecessary root buffering':
[06/03 23:36:08    858s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:08    858s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:08    858s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:08    858s]   Removing unconstrained drivers...
[06/03 23:36:08    858s]     Clock DAG hash before 'Removing unconstrained drivers': 2534314931542918479 126363139141192625
[06/03 23:36:08    858s]     Clock DAG stats after 'Removing unconstrained drivers':
[06/03 23:36:08    858s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:08    858s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:08    858s]       misc counts      : r=1, pp=0
[06/03 23:36:08    858s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:08    858s]       cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:08    858s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:08    858s]       wire capacitance : top=0.000pF, trunk=0.759pF, leaf=4.533pF, total=5.292pF
[06/03 23:36:08    858s]       wire lengths     : top=0.000um, trunk=5729.729um, leaf=31193.939um, total=36923.668um
[06/03 23:36:08    858s]       hp wire lengths  : top=0.000um, trunk=5492.600um, leaf=10397.840um, total=15890.440um
[06/03 23:36:08    858s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[06/03 23:36:08    858s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[06/03 23:36:08    858s]       Trunk : target=0.222ns count=26 avg=0.176ns sd=0.040ns min=0.000ns max=0.211ns {1 <= 0.133ns, 10 <= 0.178ns, 10 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    858s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.172ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:08    858s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[06/03 23:36:08    858s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:08    858s]      Logics: XMD: 1 
[06/03 23:36:08    858s]     Clock DAG hash after 'Removing unconstrained drivers': 2534314931542918479 126363139141192625
[06/03 23:36:08    858s]     Clock DAG hash after 'Removing unconstrained drivers': 2534314931542918479 126363139141192625
[06/03 23:36:08    858s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[06/03 23:36:08    858s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:08    858s]           min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:08    858s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:08    858s]     Skew group summary after 'Removing unconstrained drivers':
[06/03 23:36:08    858s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:08    858s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:08    858s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:08    858s]   Reducing insertion delay 1...
[06/03 23:36:09    858s]     Clock DAG hash before 'Reducing insertion delay 1': 2534314931542918479 126363139141192625
[06/03 23:36:09    858s]     Clock DAG stats after 'Reducing insertion delay 1':
[06/03 23:36:09    858s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:09    858s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:09    858s]       misc counts      : r=1, pp=0
[06/03 23:36:09    858s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:09    858s]       cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:09    858s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:09    858s]       wire capacitance : top=0.000pF, trunk=0.759pF, leaf=4.533pF, total=5.292pF
[06/03 23:36:09    858s]       wire lengths     : top=0.000um, trunk=5729.729um, leaf=31193.939um, total=36923.668um
[06/03 23:36:09    858s]       hp wire lengths  : top=0.000um, trunk=5492.600um, leaf=10397.840um, total=15890.440um
[06/03 23:36:09    858s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[06/03 23:36:09    858s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[06/03 23:36:09    858s]       Trunk : target=0.222ns count=26 avg=0.176ns sd=0.040ns min=0.000ns max=0.211ns {1 <= 0.133ns, 10 <= 0.178ns, 10 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:09    858s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.172ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:09    858s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[06/03 23:36:09    858s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:09    858s]      Logics: XMD: 1 
[06/03 23:36:09    858s]     Clock DAG hash after 'Reducing insertion delay 1': 2534314931542918479 126363139141192625
[06/03 23:36:09    858s]     Clock DAG hash after 'Reducing insertion delay 1': 2534314931542918479 126363139141192625
[06/03 23:36:09    858s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[06/03 23:36:09    858s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:09    858s]           min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:09    858s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:09    858s]     Skew group summary after 'Reducing insertion delay 1':
[06/03 23:36:09    858s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:09    858s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:09    858s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:09    858s]   Removing longest path buffering...
[06/03 23:36:09    858s]     Clock DAG hash before 'Removing longest path buffering': 2534314931542918479 126363139141192625
[06/03 23:36:17    866s]     Clock DAG stats after 'Removing longest path buffering':
[06/03 23:36:17    866s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:17    866s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:17    866s]       misc counts      : r=1, pp=0
[06/03 23:36:17    866s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:17    866s]       cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:17    866s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:17    866s]       wire capacitance : top=0.000pF, trunk=0.759pF, leaf=4.533pF, total=5.292pF
[06/03 23:36:17    866s]       wire lengths     : top=0.000um, trunk=5729.729um, leaf=31193.939um, total=36923.668um
[06/03 23:36:17    866s]       hp wire lengths  : top=0.000um, trunk=5492.600um, leaf=10397.840um, total=15890.440um
[06/03 23:36:17    866s]     Clock DAG net violations after 'Removing longest path buffering': none
[06/03 23:36:17    866s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[06/03 23:36:17    866s]       Trunk : target=0.222ns count=26 avg=0.176ns sd=0.040ns min=0.000ns max=0.211ns {1 <= 0.133ns, 10 <= 0.178ns, 10 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:17    866s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.172ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:17    866s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[06/03 23:36:17    866s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:17    866s]      Logics: XMD: 1 
[06/03 23:36:17    866s]     Clock DAG hash after 'Removing longest path buffering': 2534314931542918479 126363139141192625
[06/03 23:36:17    866s]     Clock DAG hash after 'Removing longest path buffering': 2534314931542918479 126363139141192625
[06/03 23:36:17    866s]     Primary reporting skew groups after 'Removing longest path buffering':
[06/03 23:36:17    866s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:17    866s]           min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:17    866s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:17    866s]     Skew group summary after 'Removing longest path buffering':
[06/03 23:36:17    866s]       skew_group clk/func_mode: insertion delay [min=1.561, max=1.661], skew [0.100 vs 0.134]
[06/03 23:36:17    866s]     Legalizer API calls during this step: 384 succeeded with high effort: 384 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:17    866s]   Removing longest path buffering done. (took cpu=0:00:08.2 real=0:00:08.2)
[06/03 23:36:17    866s]   Reducing insertion delay 2...
[06/03 23:36:17    866s]     Clock DAG hash before 'Reducing insertion delay 2': 2534314931542918479 126363139141192625
[06/03 23:36:18    868s]     Path optimization required 566 stage delay updates 
[06/03 23:36:19    868s]     Clock DAG stats after 'Reducing insertion delay 2':
[06/03 23:36:19    868s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:19    868s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:19    868s]       misc counts      : r=1, pp=0
[06/03 23:36:19    868s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:19    868s]       cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:19    868s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:19    868s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:19    868s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:19    868s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:19    868s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[06/03 23:36:19    868s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[06/03 23:36:19    868s]       Trunk : target=0.222ns count=26 avg=0.176ns sd=0.039ns min=0.000ns max=0.206ns {1 <= 0.133ns, 10 <= 0.178ns, 10 <= 0.200ns, 5 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:19    868s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.172ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:19    868s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[06/03 23:36:19    868s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:19    868s]      Logics: XMD: 1 
[06/03 23:36:19    868s]     Clock DAG hash after 'Reducing insertion delay 2': 7613881020078006639 12013456327862680401
[06/03 23:36:19    868s]     Clock DAG hash after 'Reducing insertion delay 2': 7613881020078006639 12013456327862680401
[06/03 23:36:19    868s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[06/03 23:36:19    868s]       skew_group clk/func_mode: insertion delay [min=1.558, max=1.652, avg=1.614, sd=0.026], skew [0.095 vs 0.134], 100% {1.558, 1.652} (wid=0.081 ws=0.025) (gid=1.581 gs=0.087)
[06/03 23:36:19    868s]           min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:19    868s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:19    868s]     Skew group summary after 'Reducing insertion delay 2':
[06/03 23:36:19    868s]       skew_group clk/func_mode: insertion delay [min=1.558, max=1.652, avg=1.614, sd=0.026], skew [0.095 vs 0.134], 100% {1.558, 1.652} (wid=0.081 ws=0.025) (gid=1.581 gs=0.087)
[06/03 23:36:19    868s]     Legalizer API calls during this step: 264 succeeded with high effort: 264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:19    868s]   Reducing insertion delay 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
[06/03 23:36:19    868s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:10.2 real=0:00:10.2)
[06/03 23:36:19    868s]   CCOpt::Phase::Construction done. (took cpu=0:00:19.9 real=0:00:15.8)
[06/03 23:36:19    868s]   CCOpt::Phase::Implementation...
[06/03 23:36:19    868s]   Stage::Reducing Power...
[06/03 23:36:19    868s]   Improving clock tree routing...
[06/03 23:36:19    868s]     Clock DAG hash before 'Improving clock tree routing': 7613881020078006639 12013456327862680401
[06/03 23:36:19    868s]     Iteration 1...
[06/03 23:36:19    868s]     Iteration 1 done.
[06/03 23:36:19    868s]     Clock DAG stats after 'Improving clock tree routing':
[06/03 23:36:19    868s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:19    868s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:19    868s]       misc counts      : r=1, pp=0
[06/03 23:36:19    868s]       cell areas       : b=0.000um^2, i=3446.654um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12220.969um^2
[06/03 23:36:19    868s]       cell capacitance : b=0.000pF, i=4.047pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.051pF
[06/03 23:36:19    868s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:19    868s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:19    868s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:19    868s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:19    868s]     Clock DAG net violations after 'Improving clock tree routing': none
[06/03 23:36:19    868s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[06/03 23:36:19    868s]       Trunk : target=0.222ns count=26 avg=0.176ns sd=0.039ns min=0.000ns max=0.206ns {1 <= 0.133ns, 10 <= 0.178ns, 10 <= 0.200ns, 5 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:19    868s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.009ns min=0.172ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:19    868s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[06/03 23:36:19    868s]        Invs: INV12CK: 67 INV8CK: 2 INV6CK: 1 
[06/03 23:36:19    868s]      Logics: XMD: 1 
[06/03 23:36:19    868s]     Clock DAG hash after 'Improving clock tree routing': 7613881020078006639 12013456327862680401
[06/03 23:36:19    868s]     Clock DAG hash after 'Improving clock tree routing': 7613881020078006639 12013456327862680401
[06/03 23:36:19    868s]     Primary reporting skew groups after 'Improving clock tree routing':
[06/03 23:36:19    868s]       skew_group clk/func_mode: insertion delay [min=1.558, max=1.652], skew [0.095 vs 0.134]
[06/03 23:36:19    868s]           min path sink: Top_in/Buffer/data_buffer_reg[825]/CK
[06/03 23:36:19    868s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:19    868s]     Skew group summary after 'Improving clock tree routing':
[06/03 23:36:19    868s]       skew_group clk/func_mode: insertion delay [min=1.558, max=1.652], skew [0.095 vs 0.134]
[06/03 23:36:19    868s]     Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:19    868s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:19    868s]   Reducing clock tree power 1...
[06/03 23:36:19    868s]     Clock DAG hash before 'Reducing clock tree power 1': 7613881020078006639 12013456327862680401
[06/03 23:36:19    868s]     Resizing gates: 
[06/03 23:36:19    868s]     Legalizer releasing space for clock trees
[06/03 23:36:19    868s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/03 23:36:19    869s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:19    869s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:19    869s]     100% 
[06/03 23:36:19    869s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[06/03 23:36:19    869s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:19    869s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:19    869s]       misc counts      : r=1, pp=0
[06/03 23:36:19    869s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:19    869s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:19    869s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:19    869s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:19    869s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:19    869s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:19    869s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[06/03 23:36:19    869s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[06/03 23:36:19    869s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:19    869s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:19    869s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[06/03 23:36:19    869s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:19    869s]      Logics: XMD: 1 
[06/03 23:36:19    869s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 4071793464624331785 15757697744245275231
[06/03 23:36:19    869s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 4071793464624331785 15757697744245275231
[06/03 23:36:19    869s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[06/03 23:36:19    869s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:19    869s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:19    869s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:19    869s]     Skew group summary after reducing clock tree power 1 iteration 1:
[06/03 23:36:19    869s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:19    869s]     Resizing gates: 
[06/03 23:36:19    869s]     Legalizer releasing space for clock trees
[06/03 23:36:19    869s]     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[06/03 23:36:19    869s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:19    869s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:19    869s]     .100% 
[06/03 23:36:19    869s]     Clock DAG stats after 'Reducing clock tree power 1':
[06/03 23:36:19    869s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:19    869s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:19    869s]       misc counts      : r=1, pp=0
[06/03 23:36:19    869s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:19    869s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:19    869s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:19    869s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:19    869s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:19    869s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:19    869s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[06/03 23:36:19    869s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[06/03 23:36:19    869s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:19    869s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:19    869s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[06/03 23:36:19    869s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:19    869s]      Logics: XMD: 1 
[06/03 23:36:19    869s]     Clock DAG hash after 'Reducing clock tree power 1': 4071793464624331785 15757697744245275231
[06/03 23:36:19    869s]     Clock DAG hash after 'Reducing clock tree power 1': 4071793464624331785 15757697744245275231
[06/03 23:36:19    869s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[06/03 23:36:19    869s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:19    869s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:19    869s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:19    869s]     Skew group summary after 'Reducing clock tree power 1':
[06/03 23:36:19    869s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:19    869s]     Legalizer API calls during this step: 282 succeeded with high effort: 282 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:19    869s]   Reducing clock tree power 1 done. (took cpu=0:00:01.5 real=0:00:00.4)
[06/03 23:36:19    869s]   Reducing clock tree power 2...
[06/03 23:36:19    869s]     Clock DAG hash before 'Reducing clock tree power 2': 4071793464624331785 15757697744245275231
[06/03 23:36:19    869s]     Path optimization required 0 stage delay updates 
[06/03 23:36:19    869s]     Clock DAG stats after 'Reducing clock tree power 2':
[06/03 23:36:19    869s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:19    869s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:19    869s]       misc counts      : r=1, pp=0
[06/03 23:36:19    869s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:19    869s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:19    869s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:19    869s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:19    869s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:19    869s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:19    869s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[06/03 23:36:19    869s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[06/03 23:36:19    869s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:19    869s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:19    869s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[06/03 23:36:19    869s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:19    869s]      Logics: XMD: 1 
[06/03 23:36:19    869s]     Clock DAG hash after 'Reducing clock tree power 2': 4071793464624331785 15757697744245275231
[06/03 23:36:19    869s]     Clock DAG hash after 'Reducing clock tree power 2': 4071793464624331785 15757697744245275231
[06/03 23:36:19    869s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[06/03 23:36:19    869s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645, avg=1.618, sd=0.014], skew [0.072 vs 0.134], 100% {1.572, 1.645} (wid=0.078 ws=0.026) (gid=1.574 gs=0.060)
[06/03 23:36:19    869s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:19    869s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:19    869s]     Skew group summary after 'Reducing clock tree power 2':
[06/03 23:36:19    869s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645, avg=1.618, sd=0.014], skew [0.072 vs 0.134], 100% {1.572, 1.645} (wid=0.078 ws=0.026) (gid=1.574 gs=0.060)
[06/03 23:36:19    869s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:19    869s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:19    869s]   Stage::Reducing Power done. (took cpu=0:00:01.7 real=0:00:00.7)
[06/03 23:36:19    869s]   Stage::Balancing...
[06/03 23:36:19    869s]   Approximately balancing fragments step...
[06/03 23:36:19    869s]     Clock DAG hash before 'Approximately balancing fragments step': 4071793464624331785 15757697744245275231
[06/03 23:36:19    869s]     Resolve constraints - Approximately balancing fragments...
[06/03 23:36:19    869s]     Resolving skew group constraints...
[06/03 23:36:19    870s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[06/03 23:36:20    870s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.568ns to 1.644ns.
[06/03 23:36:20    870s] Type 'man IMPCCOPT-1059' for more detail.
[06/03 23:36:20    870s]       
[06/03 23:36:20    870s]       Slackened skew group targets:
[06/03 23:36:20    870s]       
[06/03 23:36:20    870s]       -------------------------------------------------------------
[06/03 23:36:20    870s]       Skew group       Desired    Slackened    Desired    Slackened
[06/03 23:36:20    870s]                        Target     Target       Target     Target
[06/03 23:36:20    870s]                        Max ID     Max ID       Skew       Skew
[06/03 23:36:20    870s]       -------------------------------------------------------------
[06/03 23:36:20    870s]       clk/func_mode     0.568       1.644         -           -
[06/03 23:36:20    870s]       -------------------------------------------------------------
[06/03 23:36:20    870s]       
[06/03 23:36:20    870s]       
[06/03 23:36:20    870s]     Resolving skew group constraints done.
[06/03 23:36:20    870s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/03 23:36:20    870s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[06/03 23:36:20    870s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[06/03 23:36:20    870s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:20    870s]     Approximately balancing fragments...
[06/03 23:36:20    870s]       Moving gates to improve sub-tree skew...
[06/03 23:36:20    870s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 4071793464624331785 15757697744245275231
[06/03 23:36:20    870s]         Tried: 73 Succeeded: 0
[06/03 23:36:20    870s]         Topology Tried: 0 Succeeded: 0
[06/03 23:36:20    870s]         0 Succeeded with SS ratio
[06/03 23:36:20    870s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[06/03 23:36:20    870s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[06/03 23:36:20    870s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[06/03 23:36:20    870s]           cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:20    870s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:20    870s]           misc counts      : r=1, pp=0
[06/03 23:36:20    870s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:20    870s]           cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:20    870s]           sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:20    870s]           wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:20    870s]           wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:20    870s]           hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:20    870s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[06/03 23:36:20    870s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[06/03 23:36:20    870s]           Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:20    870s]           Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:20    870s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[06/03 23:36:20    870s]            Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:20    870s]          Logics: XMD: 1 
[06/03 23:36:20    870s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 4071793464624331785 15757697744245275231
[06/03 23:36:20    870s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 4071793464624331785 15757697744245275231
[06/03 23:36:20    870s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:20    870s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:20    870s]       Approximately balancing fragments bottom up...
[06/03 23:36:20    870s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 4071793464624331785 15757697744245275231
[06/03 23:36:20    870s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[06/03 23:36:20    870s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[06/03 23:36:20    870s]           cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:20    870s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:20    870s]           misc counts      : r=1, pp=0
[06/03 23:36:20    870s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:20    870s]           cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:20    870s]           sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:20    870s]           wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:20    870s]           wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:20    870s]           hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:20    870s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[06/03 23:36:20    870s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[06/03 23:36:20    871s]           Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:20    871s]           Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:20    871s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[06/03 23:36:20    871s]            Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:20    871s]          Logics: XMD: 1 
[06/03 23:36:20    871s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 4071793464624331785 15757697744245275231
[06/03 23:36:20    871s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 4071793464624331785 15757697744245275231
[06/03 23:36:20    871s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:20    871s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
[06/03 23:36:20    871s]       Approximately balancing fragments, wire and cell delays...
[06/03 23:36:20    871s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[06/03 23:36:20    871s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/03 23:36:20    871s]           cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:20    871s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:20    871s]           misc counts      : r=1, pp=0
[06/03 23:36:20    871s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:20    871s]           cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:20    871s]           sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:20    871s]           wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:20    871s]           wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:20    871s]           hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:20    871s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[06/03 23:36:20    871s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/03 23:36:20    871s]           Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:20    871s]           Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:20    871s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[06/03 23:36:20    871s]            Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:20    871s]          Logics: XMD: 1 
[06/03 23:36:20    871s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 4071793464624331785 15757697744245275231
[06/03 23:36:20    871s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[06/03 23:36:20    871s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:20    871s]     Approximately balancing fragments done.
[06/03 23:36:20    871s]     Clock DAG stats after 'Approximately balancing fragments step':
[06/03 23:36:20    871s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:20    871s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:20    871s]       misc counts      : r=1, pp=0
[06/03 23:36:20    871s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:20    871s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:20    871s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:20    871s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:20    871s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:20    871s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:20    871s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[06/03 23:36:20    871s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[06/03 23:36:20    871s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:20    871s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:20    871s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[06/03 23:36:20    871s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:20    871s]      Logics: XMD: 1 
[06/03 23:36:20    871s]     Clock DAG hash after 'Approximately balancing fragments step': 4071793464624331785 15757697744245275231
[06/03 23:36:20    871s]     Clock DAG hash after 'Approximately balancing fragments step': 4071793464624331785 15757697744245275231
[06/03 23:36:20    871s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:20    871s]   Approximately balancing fragments step done. (took cpu=0:00:01.2 real=0:00:01.2)
[06/03 23:36:20    871s]   Clock DAG stats after Approximately balancing fragments:
[06/03 23:36:20    871s]     cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:20    871s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:20    871s]     misc counts      : r=1, pp=0
[06/03 23:36:20    871s]     cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:20    871s]     cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:20    871s]     sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:20    871s]     wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:20    871s]     wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:20    871s]     hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:20    871s]   Clock DAG net violations after Approximately balancing fragments: none
[06/03 23:36:20    871s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[06/03 23:36:20    871s]     Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:20    871s]     Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:20    871s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[06/03 23:36:20    871s]      Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:20    871s]    Logics: XMD: 1 
[06/03 23:36:20    871s]   Clock DAG hash after Approximately balancing fragments: 4071793464624331785 15757697744245275231
[06/03 23:36:20    871s]   Clock DAG hash after Approximately balancing fragments: 4071793464624331785 15757697744245275231
[06/03 23:36:20    871s]   Primary reporting skew groups after Approximately balancing fragments:
[06/03 23:36:20    871s]     skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:20    871s]         min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:20    871s]         max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:20    871s]   Skew group summary after Approximately balancing fragments:
[06/03 23:36:20    871s]     skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:20    871s]   Improving fragments clock skew...
[06/03 23:36:21    871s]     Clock DAG hash before 'Improving fragments clock skew': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Clock DAG stats after 'Improving fragments clock skew':
[06/03 23:36:21    871s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:21    871s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:21    871s]       misc counts      : r=1, pp=0
[06/03 23:36:21    871s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:21    871s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:21    871s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:21    871s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:21    871s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:21    871s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:21    871s]     Clock DAG net violations after 'Improving fragments clock skew': none
[06/03 23:36:21    871s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[06/03 23:36:21    871s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:21    871s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:21    871s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[06/03 23:36:21    871s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:21    871s]      Logics: XMD: 1 
[06/03 23:36:21    871s]     Clock DAG hash after 'Improving fragments clock skew': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Clock DAG hash after 'Improving fragments clock skew': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Primary reporting skew groups after 'Improving fragments clock skew':
[06/03 23:36:21    871s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    871s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:21    871s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:21    871s]     Skew group summary after 'Improving fragments clock skew':
[06/03 23:36:21    871s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    871s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:21    871s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:21    871s]   Approximately balancing step...
[06/03 23:36:21    871s]     Clock DAG hash before 'Approximately balancing step': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Resolve constraints - Approximately balancing...
[06/03 23:36:21    871s]     Resolving skew group constraints...
[06/03 23:36:21    871s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[06/03 23:36:21    871s]     Resolving skew group constraints done.
[06/03 23:36:21    871s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:21    871s]     Approximately balancing...
[06/03 23:36:21    871s]       Approximately balancing, wire and cell delays...
[06/03 23:36:21    871s]       Approximately balancing, wire and cell delays, iteration 1...
[06/03 23:36:21    871s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[06/03 23:36:21    871s]           cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:21    871s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:21    871s]           misc counts      : r=1, pp=0
[06/03 23:36:21    871s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:21    871s]           cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:21    871s]           sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:21    871s]           wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:21    871s]           wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:21    871s]           hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:21    871s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[06/03 23:36:21    871s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[06/03 23:36:21    871s]           Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:21    871s]           Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:21    871s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[06/03 23:36:21    871s]            Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:21    871s]          Logics: XMD: 1 
[06/03 23:36:21    871s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]       Approximately balancing, wire and cell delays, iteration 1 done.
[06/03 23:36:21    871s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:21    871s]     Approximately balancing done.
[06/03 23:36:21    871s]     Clock DAG stats after 'Approximately balancing step':
[06/03 23:36:21    871s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:21    871s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:21    871s]       misc counts      : r=1, pp=0
[06/03 23:36:21    871s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:21    871s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:21    871s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:21    871s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:21    871s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:21    871s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:21    871s]     Clock DAG net violations after 'Approximately balancing step': none
[06/03 23:36:21    871s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[06/03 23:36:21    871s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:21    871s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:21    871s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[06/03 23:36:21    871s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:21    871s]      Logics: XMD: 1 
[06/03 23:36:21    871s]     Clock DAG hash after 'Approximately balancing step': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Clock DAG hash after 'Approximately balancing step': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Primary reporting skew groups after 'Approximately balancing step':
[06/03 23:36:21    871s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    871s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:21    871s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:21    871s]     Skew group summary after 'Approximately balancing step':
[06/03 23:36:21    871s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    871s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:21    871s]   Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/03 23:36:21    871s]   Fixing clock tree overload...
[06/03 23:36:21    871s]     Clock DAG hash before 'Fixing clock tree overload': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/03 23:36:21    871s]     Clock DAG stats after 'Fixing clock tree overload':
[06/03 23:36:21    871s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:21    871s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:21    871s]       misc counts      : r=1, pp=0
[06/03 23:36:21    871s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:21    871s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:21    871s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:21    871s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:21    871s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:21    871s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:21    871s]     Clock DAG net violations after 'Fixing clock tree overload': none
[06/03 23:36:21    871s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[06/03 23:36:21    871s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:21    871s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:21    871s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[06/03 23:36:21    871s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:21    871s]      Logics: XMD: 1 
[06/03 23:36:21    871s]     Clock DAG hash after 'Fixing clock tree overload': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Clock DAG hash after 'Fixing clock tree overload': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Primary reporting skew groups after 'Fixing clock tree overload':
[06/03 23:36:21    871s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    871s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:21    871s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:21    871s]     Skew group summary after 'Fixing clock tree overload':
[06/03 23:36:21    871s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    871s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:21    871s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:21    871s]   Approximately balancing paths...
[06/03 23:36:21    871s]     Clock DAG hash before 'Approximately balancing paths': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Added 0 buffers.
[06/03 23:36:21    871s]     Clock DAG stats after 'Approximately balancing paths':
[06/03 23:36:21    871s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:21    871s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:21    871s]       misc counts      : r=1, pp=0
[06/03 23:36:21    871s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:21    871s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:21    871s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:21    871s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:21    871s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:21    871s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:21    871s]     Clock DAG net violations after 'Approximately balancing paths': none
[06/03 23:36:21    871s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[06/03 23:36:21    871s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:21    871s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:21    871s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[06/03 23:36:21    871s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:21    871s]      Logics: XMD: 1 
[06/03 23:36:21    871s]     Clock DAG hash after 'Approximately balancing paths': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Clock DAG hash after 'Approximately balancing paths': 4071793464624331785 15757697744245275231
[06/03 23:36:21    871s]     Primary reporting skew groups after 'Approximately balancing paths':
[06/03 23:36:21    871s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645, avg=1.618, sd=0.014], skew [0.072 vs 0.134], 100% {1.572, 1.645} (wid=0.078 ws=0.026) (gid=1.574 gs=0.060)
[06/03 23:36:21    871s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:21    871s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:21    871s]     Skew group summary after 'Approximately balancing paths':
[06/03 23:36:21    871s]       skew_group clk/func_mode: insertion delay [min=1.572, max=1.645, avg=1.618, sd=0.014], skew [0.072 vs 0.134], 100% {1.572, 1.645} (wid=0.078 ws=0.026) (gid=1.574 gs=0.060)
[06/03 23:36:21    871s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:21    871s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:21    871s]   Stage::Balancing done. (took cpu=0:00:01.8 real=0:00:01.8)
[06/03 23:36:21    871s]   Stage::Polishing...
[06/03 23:36:21    871s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/03 23:36:21    871s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/03 23:36:21    871s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/03 23:36:21    872s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/03 23:36:21    872s]   Clock DAG stats before polishing:
[06/03 23:36:21    872s]     cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:21    872s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:21    872s]     misc counts      : r=1, pp=0
[06/03 23:36:21    872s]     cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:21    872s]     cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:21    872s]     sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:21    872s]     wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:21    872s]     wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:21    872s]     hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:21    872s]   Clock DAG net violations before polishing: none
[06/03 23:36:21    872s]   Clock DAG primary half-corner transition distribution before polishing:
[06/03 23:36:21    872s]     Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:21    872s]     Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:21    872s]   Clock DAG library cell distribution before polishing {count}:
[06/03 23:36:21    872s]      Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:21    872s]    Logics: XMD: 1 
[06/03 23:36:21    872s]   Clock DAG hash before polishing: 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]   Clock DAG hash before polishing: 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]   Primary reporting skew groups before polishing:
[06/03 23:36:21    872s]     skew_group clk/func_mode: insertion delay [min=1.573, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    872s]         min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:21    872s]         max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:21    872s]   Skew group summary before polishing:
[06/03 23:36:21    872s]     skew_group clk/func_mode: insertion delay [min=1.573, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    872s]   Merging balancing drivers for power...
[06/03 23:36:21    872s]     Clock DAG hash before 'Merging balancing drivers for power': 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]     Tried: 73 Succeeded: 0
[06/03 23:36:21    872s]     Clock DAG stats after 'Merging balancing drivers for power':
[06/03 23:36:21    872s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:21    872s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:21    872s]       misc counts      : r=1, pp=0
[06/03 23:36:21    872s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:21    872s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:21    872s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:21    872s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:21    872s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:21    872s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:21    872s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[06/03 23:36:21    872s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[06/03 23:36:21    872s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:21    872s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:21    872s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[06/03 23:36:21    872s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:21    872s]      Logics: XMD: 1 
[06/03 23:36:21    872s]     Clock DAG hash after 'Merging balancing drivers for power': 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]     Clock DAG hash after 'Merging balancing drivers for power': 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[06/03 23:36:21    872s]       skew_group clk/func_mode: insertion delay [min=1.573, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    872s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:21    872s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:21    872s]     Skew group summary after 'Merging balancing drivers for power':
[06/03 23:36:21    872s]       skew_group clk/func_mode: insertion delay [min=1.573, max=1.645], skew [0.072 vs 0.134]
[06/03 23:36:21    872s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:21    872s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:21    872s]   Improving clock skew...
[06/03 23:36:21    872s]     Clock DAG hash before 'Improving clock skew': 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]     Clock DAG stats after 'Improving clock skew':
[06/03 23:36:21    872s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:21    872s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:21    872s]       misc counts      : r=1, pp=0
[06/03 23:36:21    872s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:21    872s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:21    872s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:21    872s]       wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.533pF, total=5.288pF
[06/03 23:36:21    872s]       wire lengths     : top=0.000um, trunk=5697.069um, leaf=31193.939um, total=36891.008um
[06/03 23:36:21    872s]       hp wire lengths  : top=0.000um, trunk=5479.420um, leaf=10397.840um, total=15877.260um
[06/03 23:36:21    872s]     Clock DAG net violations after 'Improving clock skew': none
[06/03 23:36:21    872s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[06/03 23:36:21    872s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.039ns min=0.000ns max=0.209ns {1 <= 0.133ns, 6 <= 0.178ns, 12 <= 0.200ns, 7 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:21    872s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.174ns max=0.213ns {0 <= 0.133ns, 2 <= 0.178ns, 15 <= 0.200ns, 28 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:21    872s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[06/03 23:36:21    872s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:21    872s]      Logics: XMD: 1 
[06/03 23:36:21    872s]     Clock DAG hash after 'Improving clock skew': 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]     Clock DAG hash after 'Improving clock skew': 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]     Primary reporting skew groups after 'Improving clock skew':
[06/03 23:36:21    872s]       skew_group clk/func_mode: insertion delay [min=1.573, max=1.645, avg=1.618, sd=0.014], skew [0.072 vs 0.134], 100% {1.573, 1.645} (wid=0.078 ws=0.026) (gid=1.575 gs=0.060)
[06/03 23:36:21    872s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:21    872s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:21    872s]     Skew group summary after 'Improving clock skew':
[06/03 23:36:21    872s]       skew_group clk/func_mode: insertion delay [min=1.573, max=1.645, avg=1.618, sd=0.014], skew [0.072 vs 0.134], 100% {1.573, 1.645} (wid=0.078 ws=0.026) (gid=1.575 gs=0.060)
[06/03 23:36:21    872s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:21    872s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:21    872s]   Moving gates to reduce wire capacitance...
[06/03 23:36:21    872s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[06/03 23:36:21    872s]     Iteration 1...
[06/03 23:36:21    872s]       Artificially removing short and long paths...
[06/03 23:36:21    872s]         Clock DAG hash before 'Artificially removing short and long paths': 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]         For skew_group clk/func_mode target band (1.573, 1.645)
[06/03 23:36:21    872s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:21    872s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:21    872s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[06/03 23:36:21    872s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 4071793464624331785 15757697744245275231
[06/03 23:36:21    872s]         Legalizer releasing space for clock trees
[06/03 23:36:22    873s]         Legalizing clock trees...
[06/03 23:36:22    873s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:22    873s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:22    873s]         Legalizer API calls during this step: 470 succeeded with high effort: 470 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:22    873s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:01.4 real=0:00:00.5)
[06/03 23:36:22    873s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[06/03 23:36:22    873s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 5885331877369511868 6272898169744759322
[06/03 23:36:22    873s]         Moving gates: 
[06/03 23:36:22    873s]         Legalizer releasing space for clock trees
[06/03 23:36:22    873s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/03 23:36:23    876s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:23    876s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:23    876s]         100% 
[06/03 23:36:23    876s]         Legalizer API calls during this step: 980 succeeded with high effort: 980 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:23    876s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:03.2 real=0:00:00.7)
[06/03 23:36:23    876s]     Iteration 1 done.
[06/03 23:36:23    876s]     Iteration 2...
[06/03 23:36:23    876s]       Artificially removing short and long paths...
[06/03 23:36:23    876s]         Clock DAG hash before 'Artificially removing short and long paths': 8299344609460356595 12477944923127696653
[06/03 23:36:23    876s]         For skew_group clk/func_mode target band (1.570, 1.646)
[06/03 23:36:23    876s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:23    876s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:23    876s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[06/03 23:36:23    876s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 8299344609460356595 12477944923127696653
[06/03 23:36:23    876s]         Legalizer releasing space for clock trees
[06/03 23:36:23    878s]         Legalizing clock trees...
[06/03 23:36:23    878s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:23    878s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:23    878s]         Legalizer API calls during this step: 413 succeeded with high effort: 413 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:23    878s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.2 real=0:00:00.5)
[06/03 23:36:23    878s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[06/03 23:36:23    878s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 11052966925855033786 1170750817502909020
[06/03 23:36:23    878s]         Moving gates: 
[06/03 23:36:23    878s]         Legalizer releasing space for clock trees
[06/03 23:36:23    878s]         ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[06/03 23:36:24    880s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:24    880s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:24    880s]         .100% 
[06/03 23:36:24    880s]         Legalizer API calls during this step: 980 succeeded with high effort: 980 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:24    880s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.6 real=0:00:00.5)
[06/03 23:36:24    880s]     Iteration 2 done.
[06/03 23:36:24    880s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[06/03 23:36:24    880s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[06/03 23:36:24    880s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:24    880s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:24    880s]       misc counts      : r=1, pp=0
[06/03 23:36:24    880s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/03 23:36:24    880s]       cell capacitance : b=0.000pF, i=4.007pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.011pF
[06/03 23:36:24    880s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:24    880s]       wire capacitance : top=0.000pF, trunk=0.669pF, leaf=4.513pF, total=5.182pF
[06/03 23:36:24    880s]       wire lengths     : top=0.000um, trunk=5054.850um, leaf=31038.252um, total=36093.102um
[06/03 23:36:24    880s]       hp wire lengths  : top=0.000um, trunk=4966.040um, leaf=10495.850um, total=15461.890um
[06/03 23:36:24    880s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[06/03 23:36:24    880s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[06/03 23:36:24    880s]       Trunk : target=0.222ns count=26 avg=0.178ns sd=0.039ns min=0.000ns max=0.208ns {1 <= 0.133ns, 9 <= 0.178ns, 11 <= 0.200ns, 5 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:24    880s]       Leaf  : target=0.222ns count=46 avg=0.199ns sd=0.008ns min=0.176ns max=0.208ns {0 <= 0.133ns, 2 <= 0.178ns, 19 <= 0.200ns, 25 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:24    880s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[06/03 23:36:24    880s]        Invs: INV12CK: 65 INV8CK: 4 INV6CK: 1 
[06/03 23:36:24    880s]      Logics: XMD: 1 
[06/03 23:36:24    880s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 9228803554303344982 2118051958389313776
[06/03 23:36:24    880s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 9228803554303344982 2118051958389313776
[06/03 23:36:24    880s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[06/03 23:36:24    880s]       skew_group clk/func_mode: insertion delay [min=1.569, max=1.647, avg=1.614, sd=0.016], skew [0.079 vs 0.134], 100% {1.569, 1.647} (wid=0.079 ws=0.025) (gid=1.575 gs=0.068)
[06/03 23:36:24    880s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:24    880s]           max path sink: Top_in/buffer_pmp_reg[300]/CK
[06/03 23:36:24    880s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[06/03 23:36:24    880s]       skew_group clk/func_mode: insertion delay [min=1.569, max=1.647, avg=1.614, sd=0.016], skew [0.079 vs 0.134], 100% {1.569, 1.647} (wid=0.079 ws=0.025) (gid=1.575 gs=0.068)
[06/03 23:36:24    880s]     Legalizer API calls during this step: 2843 succeeded with high effort: 2843 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:24    880s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:08.7 real=0:00:02.5)
[06/03 23:36:24    880s]   Reducing clock tree power 3...
[06/03 23:36:24    880s]     Clock DAG hash before 'Reducing clock tree power 3': 9228803554303344982 2118051958389313776
[06/03 23:36:24    880s]     Artificially removing short and long paths...
[06/03 23:36:24    880s]       Clock DAG hash before 'Artificially removing short and long paths': 9228803554303344982 2118051958389313776
[06/03 23:36:24    880s]       For skew_group clk/func_mode target band (1.569, 1.647)
[06/03 23:36:24    881s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:24    881s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:24    881s]     Initial gate capacitance is (rise=10.009pF fall=10.009pF).
[06/03 23:36:24    881s]     Resizing gates: 
[06/03 23:36:24    881s]     Legalizer releasing space for clock trees
[06/03 23:36:24    881s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/03 23:36:24    881s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:24    881s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:24    881s]     100% 
[06/03 23:36:24    881s]     Stopping in iteration 1: unable to make further power recovery in this step.
[06/03 23:36:24    881s]     Iteration 1: gate capacitance is (rise=9.999pF fall=9.999pF).
[06/03 23:36:24    881s]     Clock DAG stats after 'Reducing clock tree power 3':
[06/03 23:36:24    881s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:24    881s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:24    881s]       misc counts      : r=1, pp=0
[06/03 23:36:24    881s]       cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:24    881s]       cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:24    881s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:24    881s]       wire capacitance : top=0.000pF, trunk=0.669pF, leaf=4.513pF, total=5.182pF
[06/03 23:36:24    881s]       wire lengths     : top=0.000um, trunk=5054.850um, leaf=31038.252um, total=36093.102um
[06/03 23:36:24    881s]       hp wire lengths  : top=0.000um, trunk=4966.040um, leaf=10495.850um, total=15461.890um
[06/03 23:36:24    881s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[06/03 23:36:24    881s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[06/03 23:36:24    881s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.040ns min=0.000ns max=0.209ns {1 <= 0.133ns, 8 <= 0.178ns, 11 <= 0.200ns, 6 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:24    881s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.008ns min=0.177ns max=0.208ns {0 <= 0.133ns, 1 <= 0.178ns, 20 <= 0.200ns, 25 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:24    881s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[06/03 23:36:24    881s]        Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:24    881s]      Logics: XMD: 1 
[06/03 23:36:24    881s]     Clock DAG hash after 'Reducing clock tree power 3': 1002044580584316182 14380752204265016752
[06/03 23:36:24    881s]     Clock DAG hash after 'Reducing clock tree power 3': 1002044580584316182 14380752204265016752
[06/03 23:36:24    881s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[06/03 23:36:24    881s]       skew_group clk/func_mode: insertion delay [min=1.593, max=1.645, avg=1.619, sd=0.013], skew [0.052 vs 0.134], 100% {1.593, 1.645} (wid=0.079 ws=0.026) (gid=1.578 gs=0.044)
[06/03 23:36:24    881s]           min path sink: Top_in/buffer_pmp_reg[748]/CK
[06/03 23:36:24    881s]           max path sink: Top_in/buffer_pmp_reg[827]/CK
[06/03 23:36:24    881s]     Skew group summary after 'Reducing clock tree power 3':
[06/03 23:36:24    881s]       skew_group clk/func_mode: insertion delay [min=1.593, max=1.645, avg=1.619, sd=0.013], skew [0.052 vs 0.134], 100% {1.593, 1.645} (wid=0.079 ws=0.026) (gid=1.578 gs=0.044)
[06/03 23:36:24    881s]     Legalizer API calls during this step: 141 succeeded with high effort: 141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:24    881s]   Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.4)
[06/03 23:36:24    881s]   Improving insertion delay...
[06/03 23:36:24    881s]     Clock DAG hash before 'Improving insertion delay': 1002044580584316182 14380752204265016752
[06/03 23:36:24    881s]     Clock DAG stats after 'Improving insertion delay':
[06/03 23:36:24    881s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:24    881s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:24    881s]       misc counts      : r=1, pp=0
[06/03 23:36:24    881s]       cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:24    881s]       cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:24    881s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:24    881s]       wire capacitance : top=0.000pF, trunk=0.669pF, leaf=4.513pF, total=5.182pF
[06/03 23:36:24    881s]       wire lengths     : top=0.000um, trunk=5054.850um, leaf=31038.252um, total=36093.102um
[06/03 23:36:24    881s]       hp wire lengths  : top=0.000um, trunk=4966.040um, leaf=10495.850um, total=15461.890um
[06/03 23:36:24    881s]     Clock DAG net violations after 'Improving insertion delay': none
[06/03 23:36:24    881s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[06/03 23:36:24    881s]       Trunk : target=0.222ns count=26 avg=0.180ns sd=0.040ns min=0.000ns max=0.209ns {1 <= 0.133ns, 8 <= 0.178ns, 11 <= 0.200ns, 6 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:24    881s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.008ns min=0.177ns max=0.208ns {0 <= 0.133ns, 1 <= 0.178ns, 20 <= 0.200ns, 25 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:24    881s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[06/03 23:36:24    881s]        Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:24    881s]      Logics: XMD: 1 
[06/03 23:36:24    881s]     Clock DAG hash after 'Improving insertion delay': 1002044580584316182 14380752204265016752
[06/03 23:36:24    881s]     Clock DAG hash after 'Improving insertion delay': 1002044580584316182 14380752204265016752
[06/03 23:36:24    881s]     Primary reporting skew groups after 'Improving insertion delay':
[06/03 23:36:24    881s]       skew_group clk/func_mode: insertion delay [min=1.593, max=1.645, avg=1.619, sd=0.013], skew [0.052 vs 0.134], 100% {1.593, 1.645} (wid=0.079 ws=0.026) (gid=1.578 gs=0.044)
[06/03 23:36:24    881s]           min path sink: Top_in/buffer_pmp_reg[748]/CK
[06/03 23:36:24    881s]           max path sink: Top_in/buffer_pmp_reg[827]/CK
[06/03 23:36:24    881s]     Skew group summary after 'Improving insertion delay':
[06/03 23:36:24    881s]       skew_group clk/func_mode: insertion delay [min=1.593, max=1.645, avg=1.619, sd=0.013], skew [0.052 vs 0.134], 100% {1.593, 1.645} (wid=0.079 ws=0.026) (gid=1.578 gs=0.044)
[06/03 23:36:24    881s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:24    881s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:24    881s]   Wire Opt OverFix...
[06/03 23:36:24    881s]     Clock DAG hash before 'Wire Opt OverFix': 1002044580584316182 14380752204265016752
[06/03 23:36:24    881s]     Wire Reduction extra effort...
[06/03 23:36:24    881s]       Clock DAG hash before 'Wire Reduction extra effort': 1002044580584316182 14380752204265016752
[06/03 23:36:24    881s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[06/03 23:36:24    881s]       Artificially removing short and long paths...
[06/03 23:36:24    881s]         Clock DAG hash before 'Artificially removing short and long paths': 1002044580584316182 14380752204265016752
[06/03 23:36:24    881s]         For skew_group clk/func_mode target band (1.593, 1.645)
[06/03 23:36:24    881s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:24    881s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:24    881s]       Global shorten wires A0...
[06/03 23:36:24    881s]         Clock DAG hash before 'Global shorten wires A0': 1002044580584316182 14380752204265016752
[06/03 23:36:24    882s]         Legalizer API calls during this step: 115 succeeded with high effort: 115 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:24    882s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:24    882s]       Move For Wirelength - core...
[06/03 23:36:24    882s]         Clock DAG hash before 'Move For Wirelength - core': 1002044580584316182 14380752204265016752
[06/03 23:36:25    882s]         Move for wirelength. considered=72, filtered=72, permitted=70, cannotCompute=1, computed=69, moveTooSmall=112, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=35, ignoredLeafDriver=0, worse=110, accepted=19
[06/03 23:36:25    882s]         Max accepted move=79.620um, total accepted move=620.780um, average move=32.672um
[06/03 23:36:26    883s]         Move for wirelength. considered=72, filtered=72, permitted=70, cannotCompute=1, computed=69, moveTooSmall=112, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=43, ignoredLeafDriver=0, worse=141, accepted=8
[06/03 23:36:26    883s]         Max accepted move=49.600um, total accepted move=168.580um, average move=21.072um
[06/03 23:36:26    883s]         Move for wirelength. considered=72, filtered=72, permitted=70, cannotCompute=1, computed=69, moveTooSmall=119, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=56, ignoredLeafDriver=0, worse=157, accepted=0
[06/03 23:36:26    883s]         Max accepted move=0.000um, total accepted move=0.000um
[06/03 23:36:26    883s]         Legalizer API calls during this step: 602 succeeded with high effort: 602 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:26    883s]       Move For Wirelength - core done. (took cpu=0:00:01.5 real=0:00:01.5)
[06/03 23:36:26    883s]       Global shorten wires A1...
[06/03 23:36:26    883s]         Clock DAG hash before 'Global shorten wires A1': 11188650745420621354 4054450188285462468
[06/03 23:36:26    883s]         Legalizer API calls during this step: 117 succeeded with high effort: 117 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:26    883s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:26    883s]       Move For Wirelength - core...
[06/03 23:36:26    883s]         Clock DAG hash before 'Move For Wirelength - core': 11188650745420621354 4054450188285462468
[06/03 23:36:26    883s]         Move for wirelength. considered=72, filtered=72, permitted=70, cannotCompute=68, computed=2, moveTooSmall=107, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
[06/03 23:36:26    883s]         Max accepted move=0.000um, total accepted move=0.000um
[06/03 23:36:26    883s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:26    883s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:26    883s]       Global shorten wires B...
[06/03 23:36:26    883s]         Clock DAG hash before 'Global shorten wires B': 11188650745420621354 4054450188285462468
[06/03 23:36:26    883s]         Legalizer API calls during this step: 322 succeeded with high effort: 322 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:26    883s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/03 23:36:26    883s]       Move For Wirelength - branch...
[06/03 23:36:26    883s]         Clock DAG hash before 'Move For Wirelength - branch': 15754449074046812634 12116804369799101012
[06/03 23:36:27    884s]         Move for wirelength. considered=72, filtered=72, permitted=70, cannotCompute=0, computed=70, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=68, accepted=3
[06/03 23:36:27    884s]         Max accepted move=2.480um, total accepted move=4.960um, average move=1.653um
[06/03 23:36:27    884s]         Move for wirelength. considered=72, filtered=72, permitted=70, cannotCompute=67, computed=3, moveTooSmall=0, resolved=0, predictFail=94, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[06/03 23:36:27    884s]         Max accepted move=0.000um, total accepted move=0.000um
[06/03 23:36:27    884s]         Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:27    884s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:27    884s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[06/03 23:36:27    884s]       Clock DAG stats after 'Wire Reduction extra effort':
[06/03 23:36:27    884s]         cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:27    884s]         sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:27    884s]         misc counts      : r=1, pp=0
[06/03 23:36:27    884s]         cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:27    884s]         cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:27    884s]         sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:27    884s]         wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.508pF, total=5.138pF
[06/03 23:36:27    884s]         wire lengths     : top=0.000um, trunk=4761.809um, leaf=31000.378um, total=35762.187um
[06/03 23:36:27    884s]         hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10524.950um, total=15251.310um
[06/03 23:36:27    884s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[06/03 23:36:27    884s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[06/03 23:36:27    884s]         Trunk : target=0.222ns count=26 avg=0.179ns sd=0.040ns min=0.000ns max=0.219ns {1 <= 0.133ns, 7 <= 0.178ns, 12 <= 0.200ns, 4 <= 0.211ns, 2 <= 0.222ns}
[06/03 23:36:27    884s]         Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.177ns max=0.211ns {0 <= 0.133ns, 1 <= 0.178ns, 20 <= 0.200ns, 25 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:27    884s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[06/03 23:36:27    884s]          Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:27    884s]        Logics: XMD: 1 
[06/03 23:36:27    884s]       Clock DAG hash after 'Wire Reduction extra effort': 11628572094898634442 18247582904500732100
[06/03 23:36:27    884s]       Clock DAG hash after 'Wire Reduction extra effort': 11628572094898634442 18247582904500732100
[06/03 23:36:27    884s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[06/03 23:36:27    884s]         skew_group clk/func_mode: insertion delay [min=1.588, max=1.645, avg=1.616, sd=0.014], skew [0.057 vs 0.134], 100% {1.588, 1.645} (wid=0.080 ws=0.027) (gid=1.577 gs=0.048)
[06/03 23:36:27    884s]             min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:27    884s]             max path sink: Top_in/buffer_pmp_reg[950]/CK
[06/03 23:36:27    884s]       Skew group summary after 'Wire Reduction extra effort':
[06/03 23:36:27    884s]         skew_group clk/func_mode: insertion delay [min=1.588, max=1.645, avg=1.616, sd=0.014], skew [0.057 vs 0.134], 100% {1.588, 1.645} (wid=0.080 ws=0.027) (gid=1.577 gs=0.048)
[06/03 23:36:27    884s]       Legalizer API calls during this step: 1232 succeeded with high effort: 1232 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:27    884s]     Wire Reduction extra effort done. (took cpu=0:00:02.3 real=0:00:02.3)
[06/03 23:36:27    884s]     Optimizing orientation...
[06/03 23:36:27    884s]     FlipOpt...
[06/03 23:36:27    884s]     Disconnecting clock tree from netlist...
[06/03 23:36:27    884s]     Disconnecting clock tree from netlist done.
[06/03 23:36:27    884s]     Performing Single Threaded FlipOpt
[06/03 23:36:27    884s]     Optimizing orientation on clock cells...
[06/03 23:36:27    884s]       Orientation Wirelength Optimization: Attempted = 73 , Succeeded = 4 , Constraints Broken = 66 , CannotMove = 3 , Illegal = 0 , Other = 0
[06/03 23:36:27    884s]     Optimizing orientation on clock cells done.
[06/03 23:36:27    884s]     Resynthesising clock tree into netlist...
[06/03 23:36:27    884s]       Reset timing graph...
[06/03 23:36:27    884s] Ignoring AAE DB Resetting ...
[06/03 23:36:27    884s]       Reset timing graph done.
[06/03 23:36:27    884s]     Resynthesising clock tree into netlist done.
[06/03 23:36:27    884s]     FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/03 23:36:27    884s]     Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/03 23:36:27    884s] End AAE Lib Interpolated Model. (MEM=4351.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:27    884s]     Clock DAG stats after 'Wire Opt OverFix':
[06/03 23:36:27    884s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:27    884s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:27    884s]       misc counts      : r=1, pp=0
[06/03 23:36:27    884s]       cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:27    884s]       cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:27    884s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:27    884s]       wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.504pF, total=5.134pF
[06/03 23:36:27    884s]       wire lengths     : top=0.000um, trunk=4765.900um, leaf=30966.238um, total=35732.138um
[06/03 23:36:27    884s]       hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10524.950um, total=15251.310um
[06/03 23:36:27    884s]     Clock DAG net violations after 'Wire Opt OverFix': none
[06/03 23:36:27    884s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[06/03 23:36:27    884s]       Trunk : target=0.222ns count=26 avg=0.179ns sd=0.040ns min=0.000ns max=0.219ns {1 <= 0.133ns, 8 <= 0.178ns, 11 <= 0.200ns, 4 <= 0.211ns, 2 <= 0.222ns}
[06/03 23:36:27    884s]       Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.177ns max=0.211ns {0 <= 0.133ns, 1 <= 0.178ns, 20 <= 0.200ns, 25 <= 0.211ns, 0 <= 0.222ns}
[06/03 23:36:27    884s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[06/03 23:36:27    884s]        Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:27    884s]      Logics: XMD: 1 
[06/03 23:36:27    884s]     Clock DAG hash after 'Wire Opt OverFix': 17339330921345634104 4200838535486798710
[06/03 23:36:27    884s]     Clock DAG hash after 'Wire Opt OverFix': 17339330921345634104 4200838535486798710
[06/03 23:36:27    884s]     Primary reporting skew groups after 'Wire Opt OverFix':
[06/03 23:36:27    884s]       skew_group clk/func_mode: insertion delay [min=1.588, max=1.645, avg=1.616, sd=0.014], skew [0.057 vs 0.134], 100% {1.588, 1.645} (wid=0.080 ws=0.027) (gid=1.577 gs=0.048)
[06/03 23:36:27    884s]           min path sink: Top_in/pConv_1/product_1_r_reg[12]/CK
[06/03 23:36:27    884s]           max path sink: Top_in/buffer_pmp_reg[950]/CK
[06/03 23:36:27    884s]     Skew group summary after 'Wire Opt OverFix':
[06/03 23:36:27    884s]       skew_group clk/func_mode: insertion delay [min=1.588, max=1.645, avg=1.616, sd=0.014], skew [0.057 vs 0.134], 100% {1.588, 1.645} (wid=0.080 ws=0.027) (gid=1.577 gs=0.048)
[06/03 23:36:27    884s]     Legalizer API calls during this step: 1232 succeeded with high effort: 1232 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:27    884s]   Wire Opt OverFix done. (took cpu=0:00:02.8 real=0:00:02.7)
[06/03 23:36:27    884s]   Total capacitance is (rise=15.134pF fall=15.134pF), of which (rise=5.134pF fall=5.134pF) is wire, and (rise=9.999pF fall=9.999pF) is gate.
[06/03 23:36:27    884s]   Stage::Polishing done. (took cpu=0:00:12.9 real=0:00:06.0)
[06/03 23:36:27    884s]   Stage::Updating netlist...
[06/03 23:36:27    884s]   Reset timing graph...
[06/03 23:36:27    884s] Ignoring AAE DB Resetting ...
[06/03 23:36:27    884s]   Reset timing graph done.
[06/03 23:36:27    884s]   Setting non-default rules before calling refine place.
[06/03 23:36:27    884s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:27    884s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/03 23:36:27    884s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4351.9M, EPOCH TIME: 1717428987.574709
[06/03 23:36:27    884s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.033, MEM:4041.9M, EPOCH TIME: 1717428987.607557
[06/03 23:36:27    884s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/03 23:36:27    884s]   Leaving CCOpt scope - ClockRefiner...
[06/03 23:36:27    884s]   Assigned high priority to 70 instances.
[06/03 23:36:27    884s]   Soft fixed 71 clock instances.
[06/03 23:36:27    884s]   Performing Clock Only Refine Place.
[06/03 23:36:27    884s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[06/03 23:36:27    884s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4041.9M, EPOCH TIME: 1717428987.635166
[06/03 23:36:27    884s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4041.9M, EPOCH TIME: 1717428987.635385
[06/03 23:36:27    884s] z: 2, totalTracks: 1
[06/03 23:36:27    884s] z: 4, totalTracks: 1
[06/03 23:36:27    884s] z: 6, totalTracks: 1
[06/03 23:36:27    884s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:27    884s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4041.9M, EPOCH TIME: 1717428987.653300
[06/03 23:36:27    884s] Info: 70 insts are soft-fixed.
[06/03 23:36:27    884s] 
[06/03 23:36:27    884s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:27    884s] OPERPROF:       Starting CMU at level 4, MEM:4137.9M, EPOCH TIME: 1717428987.683272
[06/03 23:36:27    884s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.007, MEM:4169.9M, EPOCH TIME: 1717428987.690007
[06/03 23:36:27    884s] 
[06/03 23:36:27    884s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:27    884s] Info: 70 insts are soft-fixed.
[06/03 23:36:27    884s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.041, MEM:4041.9M, EPOCH TIME: 1717428987.694130
[06/03 23:36:27    884s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4041.9M, EPOCH TIME: 1717428987.694255
[06/03 23:36:27    884s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:4041.9M, EPOCH TIME: 1717428987.698016
[06/03 23:36:27    884s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4041.9MB).
[06/03 23:36:27    884s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.067, MEM:4041.9M, EPOCH TIME: 1717428987.702008
[06/03 23:36:27    884s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.067, MEM:4041.9M, EPOCH TIME: 1717428987.702127
[06/03 23:36:27    884s] TDRefine: refinePlace mode is spiral
[06/03 23:36:27    884s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.7
[06/03 23:36:27    884s] OPERPROF: Starting RefinePlace at level 1, MEM:4041.9M, EPOCH TIME: 1717428987.702290
[06/03 23:36:27    884s] *** Starting refinePlace (0:14:45 mem=4041.9M) ***
[06/03 23:36:27    884s] Total net bbox length = 3.961e+05 (1.882e+05 2.078e+05) (ext = 9.236e+03)
[06/03 23:36:27    884s] 
[06/03 23:36:27    884s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:27    884s] Info: 70 insts are soft-fixed.
[06/03 23:36:27    884s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:36:27    884s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:36:27    884s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:36:27    884s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:27    884s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:27    884s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4041.9M, EPOCH TIME: 1717428987.740786
[06/03 23:36:27    884s] Starting refinePlace ...
[06/03 23:36:27    884s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:27    884s] One DDP V2 for no tweak run.
[06/03 23:36:27    884s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:36:27    884s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4041.9MB
[06/03 23:36:27    884s] Statistics of distance of Instance movement in refine placement:
[06/03 23:36:27    884s]   maximum (X+Y) =         0.00 um
[06/03 23:36:27    884s]   mean    (X+Y) =         0.00 um
[06/03 23:36:27    884s] Summary Report:
[06/03 23:36:27    884s] Instances move: 0 (out of 13795 movable)
[06/03 23:36:27    884s] Instances flipped: 0
[06/03 23:36:27    884s] Mean displacement: 0.00 um
[06/03 23:36:27    884s] Max displacement: 0.00 um 
[06/03 23:36:27    884s] Total instances moved : 0
[06/03 23:36:27    884s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:4041.9M, EPOCH TIME: 1717428987.752592
[06/03 23:36:27    884s] Total net bbox length = 3.961e+05 (1.882e+05 2.078e+05) (ext = 9.236e+03)
[06/03 23:36:27    884s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4041.9MB
[06/03 23:36:27    884s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4041.9MB) @(0:14:45 - 0:14:45).
[06/03 23:36:27    884s] *** Finished refinePlace (0:14:45 mem=4041.9M) ***
[06/03 23:36:27    884s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.7
[06/03 23:36:27    884s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.057, MEM:4041.9M, EPOCH TIME: 1717428987.759709
[06/03 23:36:27    884s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4041.9M, EPOCH TIME: 1717428987.759833
[06/03 23:36:27    885s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.018, MEM:4041.9M, EPOCH TIME: 1717428987.777479
[06/03 23:36:27    885s]   ClockRefiner summary
[06/03 23:36:27    885s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2974).
[06/03 23:36:27    885s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 71).
[06/03 23:36:27    885s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2903).
[06/03 23:36:27    885s]   Restoring pStatusCts on 71 clock instances.
[06/03 23:36:27    885s]   Revert refine place priority changes on 0 instances.
[06/03 23:36:27    885s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.1)
[06/03 23:36:27    885s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.2)
[06/03 23:36:27    885s]   CCOpt::Phase::Implementation done. (took cpu=0:00:16.8 real=0:00:08.7)
[06/03 23:36:27    885s]   CCOpt::Phase::eGRPC...
[06/03 23:36:27    885s]   eGR Post Conditioning loop iteration 0...
[06/03 23:36:27    885s]     Clock implementation routing...
[06/03 23:36:27    885s]       Leaving CCOpt scope - Routing Tools...
[06/03 23:36:27    885s] Net route status summary:
[06/03 23:36:27    885s]   Clock:        72 (unrouted=72, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:27    885s]   Non-clock: 14125 (unrouted=185, trialRouted=13940, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:27    885s]       Routing using eGR only...
[06/03 23:36:27    885s]         Early Global Route - eGR only step...
[06/03 23:36:27    885s] (ccopt eGR): There are 72 nets for routing of which 71 have one or more fixed wires.
[06/03 23:36:27    885s] (ccopt eGR): Start to route 72 all nets
[06/03 23:36:27    885s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4041.88 MB )
[06/03 23:36:27    885s] (I)      ==================== Layers =====================
[06/03 23:36:27    885s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:27    885s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:36:27    885s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:27    885s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:36:27    885s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:36:27    885s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:36:27    885s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:36:27    885s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:36:27    885s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:36:27    885s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:36:27    885s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:36:27    885s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:36:27    885s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:36:27    885s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:36:27    885s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:27    885s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:36:27    885s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:27    885s] (I)      Started Import and model ( Curr Mem: 4041.88 MB )
[06/03 23:36:27    885s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:28    885s] (I)      == Non-default Options ==
[06/03 23:36:28    885s] (I)      Clean congestion better                            : true
[06/03 23:36:28    885s] (I)      Estimate vias on DPT layer                         : true
[06/03 23:36:28    885s] (I)      Clean congestion layer assignment rounds           : 3
[06/03 23:36:28    885s] (I)      Layer constraints as soft constraints              : true
[06/03 23:36:28    885s] (I)      Soft top layer                                     : true
[06/03 23:36:28    885s] (I)      Skip prospective layer relax nets                  : true
[06/03 23:36:28    885s] (I)      Better NDR handling                                : true
[06/03 23:36:28    885s] (I)      Improved NDR modeling in LA                        : true
[06/03 23:36:28    885s] (I)      Routing cost fix for NDR handling                  : true
[06/03 23:36:28    885s] (I)      Block tracks for preroutes                         : true
[06/03 23:36:28    885s] (I)      Assign IRoute by net group key                     : true
[06/03 23:36:28    885s] (I)      Block unroutable channels                          : true
[06/03 23:36:28    885s] (I)      Block unroutable channels 3D                       : true
[06/03 23:36:28    885s] (I)      Bound layer relaxed segment wl                     : true
[06/03 23:36:28    885s] (I)      Blocked pin reach length threshold                 : 2
[06/03 23:36:28    885s] (I)      Check blockage within NDR space in TA              : true
[06/03 23:36:28    885s] (I)      Skip must join for term with via pillar            : true
[06/03 23:36:28    885s] (I)      Model find APA for IO pin                          : true
[06/03 23:36:28    885s] (I)      On pin location for off pin term                   : true
[06/03 23:36:28    885s] (I)      Handle EOL spacing                                 : true
[06/03 23:36:28    885s] (I)      Merge PG vias by gap                               : true
[06/03 23:36:28    885s] (I)      Maximum routing layer                              : 6
[06/03 23:36:28    885s] (I)      Route selected nets only                           : true
[06/03 23:36:28    885s] (I)      Refine MST                                         : true
[06/03 23:36:28    885s] (I)      Honor PRL                                          : true
[06/03 23:36:28    885s] (I)      Strong congestion aware                            : true
[06/03 23:36:28    885s] (I)      Improved initial location for IRoutes              : true
[06/03 23:36:28    885s] (I)      Multi panel TA                                     : true
[06/03 23:36:28    885s] (I)      Penalize wire overlap                              : true
[06/03 23:36:28    885s] (I)      Expand small instance blockage                     : true
[06/03 23:36:28    885s] (I)      Reduce via in TA                                   : true
[06/03 23:36:28    885s] (I)      SS-aware routing                                   : true
[06/03 23:36:28    885s] (I)      Improve tree edge sharing                          : true
[06/03 23:36:28    885s] (I)      Improve 2D via estimation                          : true
[06/03 23:36:28    885s] (I)      Refine Steiner tree                                : true
[06/03 23:36:28    885s] (I)      Build spine tree                                   : true
[06/03 23:36:28    885s] (I)      Model pass through capacity                        : true
[06/03 23:36:28    885s] (I)      Extend blockages by a half GCell                   : true
[06/03 23:36:28    885s] (I)      Consider pin shapes                                : true
[06/03 23:36:28    885s] (I)      Consider pin shapes for all nodes                  : true
[06/03 23:36:28    885s] (I)      Consider NR APA                                    : true
[06/03 23:36:28    885s] (I)      Consider IO pin shape                              : true
[06/03 23:36:28    885s] (I)      Fix pin connection bug                             : true
[06/03 23:36:28    885s] (I)      Consider layer RC for local wires                  : true
[06/03 23:36:28    885s] (I)      Route to clock mesh pin                            : true
[06/03 23:36:28    885s] (I)      LA-aware pin escape length                         : 2
[06/03 23:36:28    885s] (I)      Connect multiple ports                             : true
[06/03 23:36:28    885s] (I)      Split for must join                                : true
[06/03 23:36:28    885s] (I)      Number of threads                                  : 8
[06/03 23:36:28    885s] (I)      Routing effort level                               : 10000
[06/03 23:36:28    885s] (I)      Prefer layer length threshold                      : 8
[06/03 23:36:28    885s] (I)      Overflow penalty cost                              : 10
[06/03 23:36:28    885s] (I)      A-star cost                                        : 0.300000
[06/03 23:36:28    885s] (I)      Misalignment cost                                  : 10.000000
[06/03 23:36:28    885s] (I)      Threshold for short IRoute                         : 6
[06/03 23:36:28    885s] (I)      Via cost during post routing                       : 1.000000
[06/03 23:36:28    885s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/03 23:36:28    885s] (I)      Source-to-sink ratio                               : 0.300000
[06/03 23:36:28    885s] (I)      Scenic ratio bound                                 : 3.000000
[06/03 23:36:28    885s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/03 23:36:28    885s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/03 23:36:28    885s] (I)      PG-aware similar topology routing                  : true
[06/03 23:36:28    885s] (I)      Maze routing via cost fix                          : true
[06/03 23:36:28    885s] (I)      Apply PRL on PG terms                              : true
[06/03 23:36:28    885s] (I)      Apply PRL on obs objects                           : true
[06/03 23:36:28    885s] (I)      Handle range-type spacing rules                    : true
[06/03 23:36:28    885s] (I)      PG gap threshold multiplier                        : 10.000000
[06/03 23:36:28    885s] (I)      Parallel spacing query fix                         : true
[06/03 23:36:28    885s] (I)      Force source to root IR                            : true
[06/03 23:36:28    885s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/03 23:36:28    885s] (I)      Do not relax to DPT layer                          : true
[06/03 23:36:28    885s] (I)      No DPT in post routing                             : true
[06/03 23:36:28    885s] (I)      Modeling PG via merging fix                        : true
[06/03 23:36:28    885s] (I)      Shield aware TA                                    : true
[06/03 23:36:28    885s] (I)      Strong shield aware TA                             : true
[06/03 23:36:28    885s] (I)      Overflow calculation fix in LA                     : true
[06/03 23:36:28    885s] (I)      Post routing fix                                   : true
[06/03 23:36:28    885s] (I)      Strong post routing                                : true
[06/03 23:36:28    885s] (I)      Access via pillar from top                         : true
[06/03 23:36:28    885s] (I)      NDR via pillar fix                                 : true
[06/03 23:36:28    885s] (I)      Violation on path threshold                        : 1
[06/03 23:36:28    885s] (I)      Pass through capacity modeling                     : true
[06/03 23:36:28    885s] (I)      Select the non-relaxed segments in post routing stage : true
[06/03 23:36:28    885s] (I)      Select term pin box for io pin                     : true
[06/03 23:36:28    885s] (I)      Penalize NDR sharing                               : true
[06/03 23:36:28    885s] (I)      Enable special modeling                            : false
[06/03 23:36:28    885s] (I)      Keep fixed segments                                : true
[06/03 23:36:28    885s] (I)      Reorder net groups by key                          : true
[06/03 23:36:28    885s] (I)      Increase net scenic ratio                          : true
[06/03 23:36:28    885s] (I)      Method to set GCell size                           : row
[06/03 23:36:28    885s] (I)      Connect multiple ports and must join fix           : true
[06/03 23:36:28    885s] (I)      Avoid high resistance layers                       : true
[06/03 23:36:28    885s] (I)      Model find APA for IO pin fix                      : true
[06/03 23:36:28    885s] (I)      Avoid connecting non-metal layers                  : true
[06/03 23:36:28    885s] (I)      Use track pitch for NDR                            : true
[06/03 23:36:28    885s] (I)      Enable layer relax to lower layer                  : true
[06/03 23:36:28    885s] (I)      Enable layer relax to upper layer                  : true
[06/03 23:36:28    885s] (I)      Top layer relaxation fix                           : true
[06/03 23:36:28    885s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:36:28    885s] (I)      Use row-based GCell size
[06/03 23:36:28    885s] (I)      Use row-based GCell align
[06/03 23:36:28    885s] (I)      layer 0 area = 176400
[06/03 23:36:28    885s] (I)      layer 1 area = 194000
[06/03 23:36:28    885s] (I)      layer 2 area = 194000
[06/03 23:36:28    885s] (I)      layer 3 area = 194000
[06/03 23:36:28    885s] (I)      layer 4 area = 194000
[06/03 23:36:28    885s] (I)      layer 5 area = 9000000
[06/03 23:36:28    885s] (I)      GCell unit size   : 5040
[06/03 23:36:28    885s] (I)      GCell multiplier  : 1
[06/03 23:36:28    885s] (I)      GCell row height  : 5040
[06/03 23:36:28    885s] (I)      Actual row height : 5040
[06/03 23:36:28    885s] (I)      GCell align ref   : 220100 220200
[06/03 23:36:28    885s] [NR-eGR] Track table information for default rule: 
[06/03 23:36:28    885s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:36:28    885s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:36:28    885s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:36:28    885s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:36:28    885s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:36:28    885s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:36:28    885s] (I)      =================== Default via ====================
[06/03 23:36:28    885s] (I)      +---+------------------+---------------------------+
[06/03 23:36:28    885s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:36:28    885s] (I)      +---+------------------+---------------------------+
[06/03 23:36:28    885s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:36:28    885s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:36:28    885s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:36:28    885s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:36:28    885s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:36:28    885s] (I)      +---+------------------+---------------------------+
[06/03 23:36:28    885s] [NR-eGR] Read 138 PG shapes
[06/03 23:36:28    885s] [NR-eGR] Read 0 clock shapes
[06/03 23:36:28    885s] [NR-eGR] Read 0 other shapes
[06/03 23:36:28    885s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:36:28    885s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:36:28    885s] [NR-eGR] #PG Blockages       : 138
[06/03 23:36:28    885s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:36:28    885s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:36:28    885s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:36:28    885s] [NR-eGR] #Other Blockages    : 0
[06/03 23:36:28    885s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:36:28    885s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:36:28    885s] [NR-eGR] Read 14015 nets ( ignored 13943 )
[06/03 23:36:28    885s] [NR-eGR] Connected 0 must-join pins/ports
[06/03 23:36:28    885s] (I)      early_global_route_priority property id does not exist.
[06/03 23:36:28    885s] (I)      Read Num Blocks=15932  Num Prerouted Wires=0  Num CS=0
[06/03 23:36:28    885s] (I)      Layer 1 (V) : #blockages 6673 : #preroutes 0
[06/03 23:36:28    885s] (I)      Layer 2 (H) : #blockages 1605 : #preroutes 0
[06/03 23:36:28    885s] (I)      Layer 3 (V) : #blockages 6414 : #preroutes 0
[06/03 23:36:28    885s] (I)      Layer 4 (H) : #blockages 773 : #preroutes 0
[06/03 23:36:28    885s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:36:28    885s] (I)      Moved 1 terms for better access 
[06/03 23:36:28    885s] (I)      Number of ignored nets                =      0
[06/03 23:36:28    885s] (I)      Number of connected nets              =      0
[06/03 23:36:28    885s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:36:28    885s] (I)      Number of clock nets                  =     72.  Ignored: No
[06/03 23:36:28    885s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:36:28    885s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:36:28    885s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:36:28    885s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:36:28    885s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:36:28    885s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:36:28    885s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:36:28    885s] [NR-eGR] There are 71 clock nets ( 71 with NDR ).
[06/03 23:36:28    885s] (I)      Ndr track 0 does not exist
[06/03 23:36:28    885s] (I)      Ndr track 0 does not exist
[06/03 23:36:28    885s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:36:28    885s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:36:28    885s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:36:28    885s] (I)      Site width          :   620  (dbu)
[06/03 23:36:28    885s] (I)      Row height          :  5040  (dbu)
[06/03 23:36:28    885s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:36:28    885s] (I)      GCell width         :  5040  (dbu)
[06/03 23:36:28    885s] (I)      GCell height        :  5040  (dbu)
[06/03 23:36:28    885s] (I)      Grid                :   268   268     6
[06/03 23:36:28    885s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:36:28    885s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:36:28    885s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:36:28    885s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:36:28    885s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:36:28    885s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:36:28    885s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:36:28    885s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:36:28    885s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:36:28    885s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:36:28    885s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:36:28    885s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:36:28    885s] (I)      --------------------------------------------------------
[06/03 23:36:28    885s] 
[06/03 23:36:28    885s] [NR-eGR] ============ Routing rule table ============
[06/03 23:36:28    885s] [NR-eGR] Rule id: 0  Nets: 71
[06/03 23:36:28    885s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/03 23:36:28    885s] (I)                    Layer     2     3     4     5     6 
[06/03 23:36:28    885s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/03 23:36:28    885s] (I)             #Used tracks     2     2     2     2     2 
[06/03 23:36:28    885s] (I)       #Fully used tracks     1     1     1     1     1 
[06/03 23:36:28    885s] [NR-eGR] Rule id: 1  Nets: 0
[06/03 23:36:28    885s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:36:28    885s] (I)                    Layer    2    3    4    5     6 
[06/03 23:36:28    885s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:36:28    885s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:36:28    885s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:36:28    885s] [NR-eGR] ========================================
[06/03 23:36:28    885s] [NR-eGR] 
[06/03 23:36:28    885s] (I)      =============== Blocked Tracks ===============
[06/03 23:36:28    885s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:28    885s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:36:28    885s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:28    885s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:36:28    885s] (I)      |     2 |  583436 |   260858 |        44.71% |
[06/03 23:36:28    885s] (I)      |     3 |  646148 |   254420 |        39.37% |
[06/03 23:36:28    885s] (I)      |     4 |  583436 |   272597 |        46.72% |
[06/03 23:36:28    885s] (I)      |     5 |  646148 |   294783 |        45.62% |
[06/03 23:36:28    885s] (I)      |     6 |  145792 |    55087 |        37.78% |
[06/03 23:36:28    885s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:28    885s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 4048.89 MB )
[06/03 23:36:28    885s] (I)      Reset routing kernel
[06/03 23:36:28    885s] (I)      Started Global Routing ( Curr Mem: 4048.89 MB )
[06/03 23:36:28    885s] (I)      totalPins=3044  totalGlobalPin=3041 (99.90%)
[06/03 23:36:28    885s] (I)      total 2D Cap : 708381 = (395027 H, 313354 V)
[06/03 23:36:28    885s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [3, 4]
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1a Route ============
[06/03 23:36:28    885s] (I)      Usage: 6908 = (3358 H, 3550 V) = (0.85% H, 1.13% V) = (1.692e+04um H, 1.789e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1b Route ============
[06/03 23:36:28    885s] (I)      Usage: 6908 = (3358 H, 3550 V) = (0.85% H, 1.13% V) = (1.692e+04um H, 1.789e+04um V)
[06/03 23:36:28    885s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.481632e+04um
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1c Route ============
[06/03 23:36:28    885s] (I)      Usage: 6908 = (3358 H, 3550 V) = (0.85% H, 1.13% V) = (1.692e+04um H, 1.789e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1d Route ============
[06/03 23:36:28    885s] (I)      Usage: 6908 = (3358 H, 3550 V) = (0.85% H, 1.13% V) = (1.692e+04um H, 1.789e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1e Route ============
[06/03 23:36:28    885s] (I)      Usage: 6908 = (3358 H, 3550 V) = (0.85% H, 1.13% V) = (1.692e+04um H, 1.789e+04um V)
[06/03 23:36:28    885s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.481632e+04um
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1f Route ============
[06/03 23:36:28    885s] (I)      Usage: 6908 = (3358 H, 3550 V) = (0.85% H, 1.13% V) = (1.692e+04um H, 1.789e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1g Route ============
[06/03 23:36:28    885s] (I)      Usage: 6874 = (3361 H, 3513 V) = (0.85% H, 1.12% V) = (1.694e+04um H, 1.771e+04um V)
[06/03 23:36:28    885s] (I)      #Nets         : 71
[06/03 23:36:28    885s] (I)      #Relaxed nets : 6
[06/03 23:36:28    885s] (I)      Wire length   : 6086
[06/03 23:36:28    885s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1h Route ============
[06/03 23:36:28    885s] (I)      Usage: 6875 = (3361 H, 3514 V) = (0.85% H, 1.12% V) = (1.694e+04um H, 1.771e+04um V)
[06/03 23:36:28    885s] (I)      total 2D Cap : 1154727 = (750095 H, 404632 V)
[06/03 23:36:28    885s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1a Route ============
[06/03 23:36:28    885s] (I)      Usage: 7690 = (3744 H, 3946 V) = (0.50% H, 0.98% V) = (1.887e+04um H, 1.989e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1b Route ============
[06/03 23:36:28    885s] (I)      Usage: 7690 = (3744 H, 3946 V) = (0.50% H, 0.98% V) = (1.887e+04um H, 1.989e+04um V)
[06/03 23:36:28    885s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.875760e+04um
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1c Route ============
[06/03 23:36:28    885s] (I)      Usage: 7690 = (3744 H, 3946 V) = (0.50% H, 0.98% V) = (1.887e+04um H, 1.989e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1d Route ============
[06/03 23:36:28    885s] (I)      Usage: 7690 = (3744 H, 3946 V) = (0.50% H, 0.98% V) = (1.887e+04um H, 1.989e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1e Route ============
[06/03 23:36:28    885s] (I)      Usage: 7690 = (3744 H, 3946 V) = (0.50% H, 0.98% V) = (1.887e+04um H, 1.989e+04um V)
[06/03 23:36:28    885s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.875760e+04um
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1f Route ============
[06/03 23:36:28    885s] (I)      Usage: 7690 = (3744 H, 3946 V) = (0.50% H, 0.98% V) = (1.887e+04um H, 1.989e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1g Route ============
[06/03 23:36:28    885s] (I)      Usage: 7663 = (3735 H, 3928 V) = (0.50% H, 0.97% V) = (1.882e+04um H, 1.980e+04um V)
[06/03 23:36:28    885s] (I)      #Nets         : 6
[06/03 23:36:28    885s] (I)      #Relaxed nets : 6
[06/03 23:36:28    885s] (I)      Wire length   : 0
[06/03 23:36:28    885s] [NR-eGR] Create a new net group with 6 nets and layer range [2, 6]
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1h Route ============
[06/03 23:36:28    885s] (I)      Usage: 7663 = (3735 H, 3928 V) = (0.50% H, 0.97% V) = (1.882e+04um H, 1.980e+04um V)
[06/03 23:36:28    885s] (I)      total 2D Cap : 1505010 = (750095 H, 754915 V)
[06/03 23:36:28    885s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [2, 6]
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1a Route ============
[06/03 23:36:28    885s] (I)      Usage: 9278 = (4503 H, 4775 V) = (0.60% H, 0.63% V) = (2.270e+04um H, 2.407e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1b Route ============
[06/03 23:36:28    885s] (I)      Usage: 9278 = (4503 H, 4775 V) = (0.60% H, 0.63% V) = (2.270e+04um H, 2.407e+04um V)
[06/03 23:36:28    885s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.676112e+04um
[06/03 23:36:28    885s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/03 23:36:28    885s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1c Route ============
[06/03 23:36:28    885s] (I)      Usage: 9278 = (4503 H, 4775 V) = (0.60% H, 0.63% V) = (2.270e+04um H, 2.407e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1d Route ============
[06/03 23:36:28    885s] (I)      Usage: 9278 = (4503 H, 4775 V) = (0.60% H, 0.63% V) = (2.270e+04um H, 2.407e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1e Route ============
[06/03 23:36:28    885s] (I)      Usage: 9278 = (4503 H, 4775 V) = (0.60% H, 0.63% V) = (2.270e+04um H, 2.407e+04um V)
[06/03 23:36:28    885s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.676112e+04um
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1f Route ============
[06/03 23:36:28    885s] (I)      Usage: 9278 = (4503 H, 4775 V) = (0.60% H, 0.63% V) = (2.270e+04um H, 2.407e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1g Route ============
[06/03 23:36:28    885s] (I)      Usage: 9276 = (4502 H, 4774 V) = (0.60% H, 0.63% V) = (2.269e+04um H, 2.406e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] (I)      ============  Phase 1h Route ============
[06/03 23:36:28    885s] (I)      Usage: 9276 = (4505 H, 4771 V) = (0.60% H, 0.63% V) = (2.271e+04um H, 2.405e+04um V)
[06/03 23:36:28    885s] (I)      
[06/03 23:36:28    885s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:36:28    885s] [NR-eGR]                        OverCon            
[06/03 23:36:28    885s] [NR-eGR]                         #Gcell     %Gcell
[06/03 23:36:28    885s] [NR-eGR]        Layer             (1-0)    OverCon
[06/03 23:36:28    885s] [NR-eGR] ----------------------------------------------
[06/03 23:36:28    885s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:28    885s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:28    885s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:28    885s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:28    885s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:28    885s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:28    885s] [NR-eGR] ----------------------------------------------
[06/03 23:36:28    885s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/03 23:36:28    885s] [NR-eGR] 
[06/03 23:36:28    885s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.16 sec, Curr Mem: 4056.89 MB )
[06/03 23:36:28    885s] (I)      total 2D Cap : 1509090 = (751813 H, 757277 V)
[06/03 23:36:28    885s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:36:28    885s] (I)      ============= Track Assignment ============
[06/03 23:36:28    885s] (I)      Started Track Assignment (8T) ( Curr Mem: 4056.89 MB )
[06/03 23:36:28    885s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:36:28    885s] (I)      Run Multi-thread track assignment
[06/03 23:36:28    885s] (I)      Finished Track Assignment (8T) ( CPU: 0.10 sec, Real: 0.03 sec, Curr Mem: 4056.89 MB )
[06/03 23:36:28    885s] (I)      Started Export ( Curr Mem: 4056.89 MB )
[06/03 23:36:28    885s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:36:28    885s] [NR-eGR] ------------------------------------
[06/03 23:36:28    885s] [NR-eGR]  metal1  (1H)             0   44568 
[06/03 23:36:28    885s] [NR-eGR]  metal2  (2V)        187399   58021 
[06/03 23:36:28    885s] [NR-eGR]  metal3  (3H)        201629    3269 
[06/03 23:36:28    885s] [NR-eGR]  metal4  (4V)         49987     150 
[06/03 23:36:28    885s] [NR-eGR]  metal5  (5H)          7883      13 
[06/03 23:36:28    885s] [NR-eGR]  metal6  (6V)           656       0 
[06/03 23:36:28    885s] [NR-eGR] ------------------------------------
[06/03 23:36:28    885s] [NR-eGR]          Total       447554  106021 
[06/03 23:36:28    885s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:28    885s] [NR-eGR] Total half perimeter of net bounding box: 396056um
[06/03 23:36:28    885s] [NR-eGR] Total length: 447554um, number of vias: 106021
[06/03 23:36:28    885s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:28    885s] [NR-eGR] Total eGR-routed clock nets wire length: 36011um, number of vias: 7914
[06/03 23:36:28    885s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:28    885s] [NR-eGR] Report for selected net(s) only.
[06/03 23:36:28    885s] [NR-eGR]                 Length (um)  Vias 
[06/03 23:36:28    885s] [NR-eGR] ----------------------------------
[06/03 23:36:28    885s] [NR-eGR]  metal1  (1H)             0  3043 
[06/03 23:36:28    885s] [NR-eGR]  metal2  (2V)          7882  3415 
[06/03 23:36:28    885s] [NR-eGR]  metal3  (3H)         17953  1446 
[06/03 23:36:28    885s] [NR-eGR]  metal4  (4V)         10107    10 
[06/03 23:36:28    885s] [NR-eGR]  metal5  (5H)            69     0 
[06/03 23:36:28    885s] [NR-eGR]  metal6  (6V)             0     0 
[06/03 23:36:28    885s] [NR-eGR] ----------------------------------
[06/03 23:36:28    885s] [NR-eGR]          Total        36011  7914 
[06/03 23:36:28    885s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:28    885s] [NR-eGR] Total half perimeter of net bounding box: 15199um
[06/03 23:36:28    885s] [NR-eGR] Total length: 36011um, number of vias: 7914
[06/03 23:36:28    885s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:28    885s] [NR-eGR] Total routed clock nets wire length: 36011um, number of vias: 7914
[06/03 23:36:28    885s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:28    885s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 4048.89 MB )
[06/03 23:36:28    885s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.73 sec, Real: 0.45 sec, Curr Mem: 4042.89 MB )
[06/03 23:36:28    885s] (I)      ====================================== Runtime Summary ======================================
[06/03 23:36:28    885s] (I)       Step                                          %       Start      Finish      Real       CPU 
[06/03 23:36:28    885s] (I)      ---------------------------------------------------------------------------------------------
[06/03 23:36:28    885s] (I)       Early Global Route kernel               100.00%  319.74 sec  320.19 sec  0.45 sec  0.73 sec 
[06/03 23:36:28    885s] (I)       +-Import and model                       39.01%  319.74 sec  319.92 sec  0.17 sec  0.18 sec 
[06/03 23:36:28    885s] (I)       | +-Create place DB                      12.78%  319.74 sec  319.80 sec  0.06 sec  0.06 sec 
[06/03 23:36:28    885s] (I)       | | +-Import place data                  12.73%  319.74 sec  319.80 sec  0.06 sec  0.06 sec 
[06/03 23:36:28    885s] (I)       | | | +-Read instances and placement      4.18%  319.74 sec  319.76 sec  0.02 sec  0.02 sec 
[06/03 23:36:28    885s] (I)       | | | +-Read nets                         8.43%  319.76 sec  319.80 sec  0.04 sec  0.04 sec 
[06/03 23:36:28    885s] (I)       | +-Create route DB                      22.63%  319.80 sec  319.90 sec  0.10 sec  0.10 sec 
[06/03 23:36:28    885s] (I)       | | +-Import route data (8T)             21.98%  319.80 sec  319.90 sec  0.10 sec  0.10 sec 
[06/03 23:36:28    885s] (I)       | | | +-Read blockages ( Layer 2-6 )      3.68%  319.81 sec  319.83 sec  0.02 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Read routing blockages          0.00%  319.81 sec  319.81 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Read instance blockages         1.09%  319.81 sec  319.81 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Read PG blockages               2.14%  319.81 sec  319.82 sec  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Read clock blockages            0.01%  319.82 sec  319.82 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Read other blockages            0.01%  319.82 sec  319.82 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Read halo blockages             0.04%  319.82 sec  319.82 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Read boundary cut boxes         0.00%  319.83 sec  319.83 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Read blackboxes                   0.01%  319.83 sec  319.83 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Read prerouted                    1.57%  319.83 sec  319.83 sec  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | | +-Read unlegalized nets             0.55%  319.83 sec  319.84 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Read nets                         0.09%  319.84 sec  319.84 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Set up via pillars                0.00%  319.84 sec  319.84 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Initialize 3D grid graph          0.96%  319.84 sec  319.84 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Model blockage capacity          12.58%  319.84 sec  319.90 sec  0.06 sec  0.06 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Initialize 3D capacity         11.52%  319.84 sec  319.89 sec  0.05 sec  0.05 sec 
[06/03 23:36:28    885s] (I)       | | | +-Move terms for access (8T)        0.83%  319.90 sec  319.90 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | +-Read aux data                         0.00%  319.90 sec  319.90 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | +-Others data preparation               0.10%  319.90 sec  319.90 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | +-Create route kernel                   2.58%  319.90 sec  319.91 sec  0.01 sec  0.02 sec 
[06/03 23:36:28    885s] (I)       +-Global Routing                         36.87%  319.92 sec  320.08 sec  0.16 sec  0.33 sec 
[06/03 23:36:28    885s] (I)       | +-Initialization                        0.20%  319.92 sec  319.92 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | +-Net group 1                          19.78%  319.92 sec  320.01 sec  0.09 sec  0.25 sec 
[06/03 23:36:28    885s] (I)       | | +-Generate topology (8T)              1.53%  319.92 sec  319.93 sec  0.01 sec  0.03 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1a                            1.36%  319.94 sec  319.94 sec  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | | +-Pattern routing (8T)              0.97%  319.94 sec  319.94 sec  0.00 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1b                            0.39%  319.94 sec  319.95 sec  0.00 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1c                            0.01%  319.95 sec  319.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1d                            0.01%  319.95 sec  319.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1e                            0.24%  319.95 sec  319.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Route legalization                0.10%  319.95 sec  319.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Legalize Blockage Violations    0.04%  319.95 sec  319.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1f                            0.01%  319.95 sec  319.95 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1g                            3.05%  319.95 sec  319.96 sec  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | | +-Post Routing                      2.98%  319.95 sec  319.96 sec  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1h                            2.01%  319.96 sec  319.97 sec  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | | +-Post Routing                      1.94%  319.96 sec  319.97 sec  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | +-Layer assignment (8T)               7.96%  319.97 sec  320.01 sec  0.04 sec  0.17 sec 
[06/03 23:36:28    885s] (I)       | +-Net group 2                           5.73%  320.01 sec  320.03 sec  0.03 sec  0.02 sec 
[06/03 23:36:28    885s] (I)       | | +-Generate topology (8T)              0.39%  320.01 sec  320.01 sec  0.00 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1a                            0.87%  320.02 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Pattern routing (8T)              0.77%  320.02 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1b                            0.12%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1c                            0.01%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1d                            0.01%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1e                            0.21%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Route legalization                0.07%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Legalize Blockage Violations    0.01%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1f                            0.02%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1g                            0.58%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Post Routing                      0.52%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1h                            0.19%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Post Routing                      0.13%  320.03 sec  320.03 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | +-Net group 3                           8.97%  320.03 sec  320.07 sec  0.04 sec  0.06 sec 
[06/03 23:36:28    885s] (I)       | | +-Generate topology (8T)              0.25%  320.03 sec  320.04 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1a                            1.19%  320.05 sec  320.06 sec  0.01 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Pattern routing (8T)              0.76%  320.05 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Add via demand to 2D              0.29%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1b                            0.13%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1c                            0.01%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1d                            0.01%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1e                            0.19%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Route legalization                0.05%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | | +-Legalize Blockage Violations    0.00%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1f                            0.01%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1g                            0.19%  320.06 sec  320.06 sec  0.00 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | | +-Post Routing                      0.13%  320.06 sec  320.06 sec  0.00 sec  0.01 sec 
[06/03 23:36:28    885s] (I)       | | +-Phase 1h                            0.20%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | | +-Post Routing                      0.13%  320.06 sec  320.06 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Layer assignment (8T)               1.09%  320.07 sec  320.07 sec  0.00 sec  0.02 sec 
[06/03 23:36:28    885s] (I)       +-Export 3D cong map                      3.68%  320.08 sec  320.10 sec  0.02 sec  0.02 sec 
[06/03 23:36:28    885s] (I)       | +-Export 2D cong map                    0.49%  320.10 sec  320.10 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       +-Extract Global 3D Wires                 0.04%  320.10 sec  320.10 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       +-Track Assignment (8T)                   5.61%  320.10 sec  320.13 sec  0.03 sec  0.10 sec 
[06/03 23:36:28    885s] (I)       | +-Initialization                        0.01%  320.10 sec  320.10 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | +-Track Assignment Kernel               5.42%  320.10 sec  320.13 sec  0.02 sec  0.10 sec 
[06/03 23:36:28    885s] (I)       | +-Free Memory                           0.00%  320.13 sec  320.13 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       +-Export                                 11.72%  320.13 sec  320.18 sec  0.05 sec  0.08 sec 
[06/03 23:36:28    885s] (I)       | +-Export DB wires                       1.68%  320.13 sec  320.13 sec  0.01 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Export all nets (8T)                1.05%  320.13 sec  320.13 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | | +-Set wire vias (8T)                  0.48%  320.13 sec  320.13 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       | +-Report wirelength                     7.52%  320.13 sec  320.17 sec  0.03 sec  0.04 sec 
[06/03 23:36:28    885s] (I)       | +-Update net boxes                      2.23%  320.17 sec  320.18 sec  0.01 sec  0.04 sec 
[06/03 23:36:28    885s] (I)       | +-Update timing                         0.00%  320.18 sec  320.18 sec  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)       +-Postprocess design                      1.03%  320.18 sec  320.18 sec  0.00 sec  0.01 sec 
[06/03 23:36:28    885s] (I)      ==================== Summary by functions =====================
[06/03 23:36:28    885s] (I)       Lv  Step                                %      Real       CPU 
[06/03 23:36:28    885s] (I)      ---------------------------------------------------------------
[06/03 23:36:28    885s] (I)        0  Early Global Route kernel     100.00%  0.45 sec  0.73 sec 
[06/03 23:36:28    885s] (I)        1  Import and model               39.01%  0.17 sec  0.18 sec 
[06/03 23:36:28    885s] (I)        1  Global Routing                 36.87%  0.16 sec  0.33 sec 
[06/03 23:36:28    885s] (I)        1  Export                         11.72%  0.05 sec  0.08 sec 
[06/03 23:36:28    885s] (I)        1  Track Assignment (8T)           5.61%  0.03 sec  0.10 sec 
[06/03 23:36:28    885s] (I)        1  Export 3D cong map              3.68%  0.02 sec  0.02 sec 
[06/03 23:36:28    885s] (I)        1  Postprocess design              1.03%  0.00 sec  0.01 sec 
[06/03 23:36:28    885s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        2  Create route DB                22.63%  0.10 sec  0.10 sec 
[06/03 23:36:28    885s] (I)        2  Net group 1                    19.78%  0.09 sec  0.25 sec 
[06/03 23:36:28    885s] (I)        2  Create place DB                12.78%  0.06 sec  0.06 sec 
[06/03 23:36:28    885s] (I)        2  Net group 3                     8.97%  0.04 sec  0.06 sec 
[06/03 23:36:28    885s] (I)        2  Report wirelength               7.52%  0.03 sec  0.04 sec 
[06/03 23:36:28    885s] (I)        2  Net group 2                     5.73%  0.03 sec  0.02 sec 
[06/03 23:36:28    885s] (I)        2  Track Assignment Kernel         5.42%  0.02 sec  0.10 sec 
[06/03 23:36:28    885s] (I)        2  Create route kernel             2.58%  0.01 sec  0.02 sec 
[06/03 23:36:28    885s] (I)        2  Update net boxes                2.23%  0.01 sec  0.04 sec 
[06/03 23:36:28    885s] (I)        2  Export DB wires                 1.68%  0.01 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        2  Export 2D cong map              0.49%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        2  Initialization                  0.22%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        2  Others data preparation         0.10%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        3  Import route data (8T)         21.98%  0.10 sec  0.10 sec 
[06/03 23:36:28    885s] (I)        3  Import place data              12.73%  0.06 sec  0.06 sec 
[06/03 23:36:28    885s] (I)        3  Layer assignment (8T)           9.04%  0.04 sec  0.19 sec 
[06/03 23:36:28    885s] (I)        3  Phase 1g                        3.82%  0.02 sec  0.02 sec 
[06/03 23:36:28    885s] (I)        3  Phase 1a                        3.42%  0.02 sec  0.01 sec 
[06/03 23:36:28    885s] (I)        3  Phase 1h                        2.40%  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)        3  Generate topology (8T)          2.17%  0.01 sec  0.04 sec 
[06/03 23:36:28    885s] (I)        3  Export all nets (8T)            1.05%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        3  Phase 1e                        0.64%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        3  Phase 1b                        0.63%  0.00 sec  0.01 sec 
[06/03 23:36:28    885s] (I)        3  Set wire vias (8T)              0.48%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        4  Model blockage capacity        12.58%  0.06 sec  0.06 sec 
[06/03 23:36:28    885s] (I)        4  Read nets                       8.52%  0.04 sec  0.04 sec 
[06/03 23:36:28    885s] (I)        4  Post Routing                    5.83%  0.03 sec  0.03 sec 
[06/03 23:36:28    885s] (I)        4  Read instances and placement    4.18%  0.02 sec  0.02 sec 
[06/03 23:36:28    885s] (I)        4  Read blockages ( Layer 2-6 )    3.68%  0.02 sec  0.01 sec 
[06/03 23:36:28    885s] (I)        4  Pattern routing (8T)            2.50%  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)        4  Read prerouted                  1.57%  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)        4  Initialize 3D grid graph        0.96%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        4  Move terms for access (8T)      0.83%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        4  Read unlegalized nets           0.55%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        4  Add via demand to 2D            0.29%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        4  Route legalization              0.23%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        5  Initialize 3D capacity         11.52%  0.05 sec  0.05 sec 
[06/03 23:36:28    885s] (I)        5  Read PG blockages               2.14%  0.01 sec  0.01 sec 
[06/03 23:36:28    885s] (I)        5  Read instance blockages         1.09%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        5  Legalize Blockage Violations    0.05%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        5  Read halo blockages             0.04%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[06/03 23:36:28    885s]         Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.6)
[06/03 23:36:28    885s]       Routing using eGR only done.
[06/03 23:36:28    886s] Net route status summary:
[06/03 23:36:28    886s]   Clock:        72 (unrouted=1, trialRouted=0, noStatus=0, routed=71, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:28    886s]   Non-clock: 14125 (unrouted=185, trialRouted=13940, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:28    886s] 
[06/03 23:36:28    886s] CCOPT: Done with clock implementation routing.
[06/03 23:36:28    886s] 
[06/03 23:36:28    886s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:00.7)
[06/03 23:36:28    886s]     Clock implementation routing done.
[06/03 23:36:28    886s]     Leaving CCOpt scope - extractRC...
[06/03 23:36:28    886s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/03 23:36:28    886s] Extraction called for design 'CHIP' of instances=14125 and nets=14197 using extraction engine 'preRoute' .
[06/03 23:36:28    886s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:36:28    886s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:36:28    886s] PreRoute RC Extraction called for design CHIP.
[06/03 23:36:28    886s] RC Extraction called in multi-corner(2) mode.
[06/03 23:36:28    886s] RCMode: PreRoute
[06/03 23:36:28    886s]       RC Corner Indexes            0       1   
[06/03 23:36:28    886s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:36:28    886s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:36:28    886s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:36:28    886s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:36:28    886s] Shrink Factor                : 1.00000
[06/03 23:36:28    886s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:36:28    886s] Using capacitance table file ...
[06/03 23:36:28    886s] 
[06/03 23:36:28    886s] Trim Metal Layers:
[06/03 23:36:28    886s] LayerId::1 widthSet size::4
[06/03 23:36:28    886s] LayerId::2 widthSet size::4
[06/03 23:36:28    886s] LayerId::3 widthSet size::4
[06/03 23:36:28    886s] LayerId::4 widthSet size::4
[06/03 23:36:28    886s] LayerId::5 widthSet size::4
[06/03 23:36:28    886s] LayerId::6 widthSet size::2
[06/03 23:36:28    886s] Updating RC grid for preRoute extraction ...
[06/03 23:36:28    886s] eee: pegSigSF::1.070000
[06/03 23:36:28    886s] Initializing multi-corner capacitance tables ... 
[06/03 23:36:28    886s] Initializing multi-corner resistance tables ...
[06/03 23:36:28    886s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:36:28    886s] eee: l::2 avDens::0.126065 usedTrk::3718.858028 availTrk::29499.481626 sigTrk::3718.858028
[06/03 23:36:28    886s] eee: l::3 avDens::0.118797 usedTrk::4002.056119 availTrk::33688.199410 sigTrk::4002.056119
[06/03 23:36:28    886s] eee: l::4 avDens::0.077654 usedTrk::2417.711903 availTrk::31134.351335 sigTrk::2417.711903
[06/03 23:36:28    886s] eee: l::5 avDens::0.092495 usedTrk::1475.933929 availTrk::15956.907674 sigTrk::1475.933929
[06/03 23:36:28    886s] eee: l::6 avDens::0.032011 usedTrk::13.011111 availTrk::406.451613 sigTrk::13.011111
[06/03 23:36:28    886s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:36:28    886s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250088 ; uaWl: 1.000000 ; uaWlH: 0.117482 ; aWlH: 0.000000 ; Pmax: 0.820500 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:36:28    886s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 4042.891M)
[06/03 23:36:28    886s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/03 23:36:28    886s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/03 23:36:28    886s]     Leaving CCOpt scope - Initializing placement interface...
[06/03 23:36:28    886s] OPERPROF: Starting DPlace-Init at level 1, MEM:4042.9M, EPOCH TIME: 1717428988.785921
[06/03 23:36:28    886s] z: 2, totalTracks: 1
[06/03 23:36:28    886s] z: 4, totalTracks: 1
[06/03 23:36:28    886s] z: 6, totalTracks: 1
[06/03 23:36:28    886s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:28    886s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4042.9M, EPOCH TIME: 1717428988.801690
[06/03 23:36:28    886s] 
[06/03 23:36:28    886s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:28    886s] OPERPROF:     Starting CMU at level 3, MEM:4138.9M, EPOCH TIME: 1717428988.830261
[06/03 23:36:28    886s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.006, MEM:4170.9M, EPOCH TIME: 1717428988.836750
[06/03 23:36:28    886s] 
[06/03 23:36:28    886s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:28    886s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:4042.9M, EPOCH TIME: 1717428988.840199
[06/03 23:36:28    886s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4042.9M, EPOCH TIME: 1717428988.840343
[06/03 23:36:28    886s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4042.9M, EPOCH TIME: 1717428988.844164
[06/03 23:36:28    886s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4042.9MB).
[06/03 23:36:28    886s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.062, MEM:4042.9M, EPOCH TIME: 1717428988.848400
[06/03 23:36:28    886s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:28    886s]     Legalizer reserving space for clock trees
[06/03 23:36:28    886s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:28    886s]     Calling post conditioning for eGRPC...
[06/03 23:36:28    886s]       eGRPC...
[06/03 23:36:28    886s]         eGRPC active optimizations:
[06/03 23:36:28    886s]          - Move Down
[06/03 23:36:28    886s]          - Downsizing before DRV sizing
[06/03 23:36:28    886s]          - DRV fixing with sizing
[06/03 23:36:28    886s]          - Move to fanout
[06/03 23:36:28    886s]          - Cloning
[06/03 23:36:28    886s]         
[06/03 23:36:28    886s]         Currently running CTS, using active skew data
[06/03 23:36:28    886s]         Reset bufferability constraints...
[06/03 23:36:28    886s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[06/03 23:36:28    886s]         Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/03 23:36:28    886s] End AAE Lib Interpolated Model. (MEM=4042.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:28    886s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/03 23:36:28    886s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/03 23:36:28    886s]         Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/03 23:36:28    886s]         Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/03 23:36:28    886s]         Clock DAG stats eGRPC initial state:
[06/03 23:36:28    886s]           cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:28    886s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:28    886s]           misc counts      : r=1, pp=0
[06/03 23:36:28    886s]           cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:28    886s]           cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:28    886s]           sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:28    886s]           wire capacitance : top=0.000pF, trunk=0.635pF, leaf=4.631pF, total=5.266pF
[06/03 23:36:28    886s]           wire lengths     : top=0.000um, trunk=4773.260um, leaf=31238.080um, total=36011.340um
[06/03 23:36:28    886s]           hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10524.950um, total=15251.310um
[06/03 23:36:28    886s]         Clock DAG net violations eGRPC initial state:
[06/03 23:36:28    886s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:28    886s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[06/03 23:36:28    886s]           Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.220ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:28    886s]           Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.178ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 15 <= 0.200ns, 29 <= 0.211ns, 2 <= 0.222ns}
[06/03 23:36:28    886s]         Clock DAG library cell distribution eGRPC initial state {count}:
[06/03 23:36:28    886s]            Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:28    886s]          Logics: XMD: 1 
[06/03 23:36:28    886s]         Clock DAG hash eGRPC initial state: 17339330921345634104 4200838535486798710
[06/03 23:36:28    886s]         Clock DAG hash eGRPC initial state: 17339330921345634104 4200838535486798710
[06/03 23:36:28    886s]         Primary reporting skew groups eGRPC initial state:
[06/03 23:36:28    886s]           skew_group clk/func_mode: insertion delay [min=1.589, max=1.646, avg=1.617, sd=0.014], skew [0.057 vs 0.134], 100% {1.589, 1.646} (wid=0.077 ws=0.026) (gid=1.579 gs=0.048)
[06/03 23:36:29    886s]               min path sink: Top_in/buffer_pmp_reg[664]/CK
[06/03 23:36:29    886s]               max path sink: Top_in/buffer_pmp_reg[908]/CK
[06/03 23:36:29    886s]         Skew group summary eGRPC initial state:
[06/03 23:36:29    886s]           skew_group clk/func_mode: insertion delay [min=1.589, max=1.646, avg=1.617, sd=0.014], skew [0.057 vs 0.134], 100% {1.589, 1.646} (wid=0.077 ws=0.026) (gid=1.579 gs=0.048)
[06/03 23:36:29    886s]         eGRPC Moving buffers...
[06/03 23:36:29    886s]           Clock DAG hash before 'eGRPC Moving buffers': 17339330921345634104 4200838535486798710
[06/03 23:36:29    886s]           Violation analysis...
[06/03 23:36:29    886s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:29    886s]           Clock DAG stats after 'eGRPC Moving buffers':
[06/03 23:36:29    886s]             cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:29    886s]             sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:29    886s]             misc counts      : r=1, pp=0
[06/03 23:36:29    886s]             cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:29    886s]             cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:29    886s]             sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:29    886s]             wire capacitance : top=0.000pF, trunk=0.635pF, leaf=4.631pF, total=5.266pF
[06/03 23:36:29    886s]             wire lengths     : top=0.000um, trunk=4773.260um, leaf=31238.080um, total=36011.340um
[06/03 23:36:29    886s]             hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10524.950um, total=15251.310um
[06/03 23:36:29    886s]           Clock DAG net violations after 'eGRPC Moving buffers':
[06/03 23:36:29    886s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:29    886s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[06/03 23:36:29    886s]             Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.220ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:29    886s]             Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.178ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 15 <= 0.200ns, 29 <= 0.211ns, 2 <= 0.222ns}
[06/03 23:36:29    886s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[06/03 23:36:29    886s]              Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:29    886s]            Logics: XMD: 1 
[06/03 23:36:29    886s]           Clock DAG hash after 'eGRPC Moving buffers': 17339330921345634104 4200838535486798710
[06/03 23:36:29    886s]           Clock DAG hash after 'eGRPC Moving buffers': 17339330921345634104 4200838535486798710
[06/03 23:36:29    886s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[06/03 23:36:29    886s]             skew_group clk/func_mode: insertion delay [min=1.589, max=1.646], skew [0.057 vs 0.134]
[06/03 23:36:29    886s]                 min path sink: Top_in/buffer_pmp_reg[664]/CK
[06/03 23:36:29    886s]                 max path sink: Top_in/buffer_pmp_reg[908]/CK
[06/03 23:36:29    886s]           Skew group summary after 'eGRPC Moving buffers':
[06/03 23:36:29    886s]             skew_group clk/func_mode: insertion delay [min=1.589, max=1.646], skew [0.057 vs 0.134]
[06/03 23:36:29    886s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:29    886s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:29    886s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[06/03 23:36:29    886s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17339330921345634104 4200838535486798710
[06/03 23:36:29    886s]           Artificially removing long paths...
[06/03 23:36:29    886s]             Clock DAG hash before 'Artificially removing long paths': 17339330921345634104 4200838535486798710
[06/03 23:36:29    886s]             Artificially shortened 13 long paths. The largest offset applied was 0.001ns.
[06/03 23:36:29    886s]             
[06/03 23:36:29    886s]             
[06/03 23:36:29    886s]             Skew Group Offsets:
[06/03 23:36:29    886s]             
[06/03 23:36:29    886s]             -------------------------------------------------------------------------------------------
[06/03 23:36:29    886s]             Skew Group       Num.     Num.       Offset        Max        Previous Max.    Current Max.
[06/03 23:36:29    886s]                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[06/03 23:36:29    886s]             -------------------------------------------------------------------------------------------
[06/03 23:36:29    886s]             clk/func_mode    2903       13         0.448%      0.001ns       1.646ns         1.645ns
[06/03 23:36:29    886s]             -------------------------------------------------------------------------------------------
[06/03 23:36:29    886s]             
[06/03 23:36:29    886s]             Offsets Histogram:
[06/03 23:36:29    886s]             
[06/03 23:36:29    886s]             -------------------------------
[06/03 23:36:29    886s]             From (ns)    To (ns)      Count
[06/03 23:36:29    886s]             -------------------------------
[06/03 23:36:29    886s]             below          0.000        1
[06/03 23:36:29    886s]               0.000      and above     12
[06/03 23:36:29    886s]             -------------------------------
[06/03 23:36:29    886s]             
[06/03 23:36:29    886s]             Mean=0.001ns Median=0.001ns Std.Dev=0.000ns
[06/03 23:36:29    886s]             
[06/03 23:36:29    886s]             
[06/03 23:36:29    886s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:29    886s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:29    886s]           Modifying slew-target multiplier from 1 to 0.9
[06/03 23:36:29    886s]           Downsizing prefiltering...
[06/03 23:36:29    886s]           Downsizing prefiltering done.
[06/03 23:36:29    886s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[06/03 23:36:29    886s]           DoDownSizing Summary : numSized = 0, numUnchanged = 8, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 59, numSkippedDueToCloseToSkewTarget = 5
[06/03 23:36:29    886s]           CCOpt-eGRPC Downsizing: considered: 8, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 8, unsuccessful: 0, sized: 0
[06/03 23:36:29    886s]           Reverting slew-target multiplier from 0.9 to 1
[06/03 23:36:29    886s]           Reverting Artificially removing long paths...
[06/03 23:36:29    887s]             Clock DAG hash before 'Reverting Artificially removing long paths': 17339330921345634104 4200838535486798710
[06/03 23:36:29    887s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:29    887s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:29    887s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/03 23:36:29    887s]             cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:29    887s]             sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:29    887s]             misc counts      : r=1, pp=0
[06/03 23:36:29    887s]             cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:29    887s]             cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:29    887s]             sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:29    887s]             wire capacitance : top=0.000pF, trunk=0.635pF, leaf=4.631pF, total=5.266pF
[06/03 23:36:29    887s]             wire lengths     : top=0.000um, trunk=4773.260um, leaf=31238.080um, total=36011.340um
[06/03 23:36:29    887s]             hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10524.950um, total=15251.310um
[06/03 23:36:29    887s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/03 23:36:29    887s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:29    887s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/03 23:36:29    887s]             Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.220ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:29    887s]             Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.178ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 15 <= 0.200ns, 29 <= 0.211ns, 2 <= 0.222ns}
[06/03 23:36:29    887s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[06/03 23:36:29    887s]              Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:29    887s]            Logics: XMD: 1 
[06/03 23:36:29    887s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17339330921345634104 4200838535486798710
[06/03 23:36:29    887s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17339330921345634104 4200838535486798710
[06/03 23:36:29    887s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/03 23:36:29    887s]             skew_group clk/func_mode: insertion delay [min=1.589, max=1.646], skew [0.057 vs 0.134]
[06/03 23:36:29    887s]                 min path sink: Top_in/buffer_pmp_reg[664]/CK
[06/03 23:36:29    887s]                 max path sink: Top_in/buffer_pmp_reg[908]/CK
[06/03 23:36:29    887s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/03 23:36:29    887s]             skew_group clk/func_mode: insertion delay [min=1.589, max=1.646], skew [0.057 vs 0.134]
[06/03 23:36:29    887s]           Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:29    887s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/03 23:36:29    887s]         eGRPC Fixing DRVs...
[06/03 23:36:29    887s]           Clock DAG hash before 'eGRPC Fixing DRVs': 17339330921345634104 4200838535486798710
[06/03 23:36:29    887s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/03 23:36:29    887s]           CCOpt-eGRPC: considered: 72, tested: 72, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[06/03 23:36:29    887s]           
[06/03 23:36:29    887s]           PRO Statistics: Fix DRVs (cell sizing):
[06/03 23:36:29    887s]           =======================================
[06/03 23:36:29    887s]           
[06/03 23:36:29    887s]           Cell changes by Net Type:
[06/03 23:36:29    887s]           
[06/03 23:36:29    887s]           -------------------------------------------------------------------------------------------------
[06/03 23:36:29    887s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/03 23:36:29    887s]           -------------------------------------------------------------------------------------------------
[06/03 23:36:29    887s]           top                0            0           0            0                    0                0
[06/03 23:36:29    887s]           trunk              0            0           0            0                    0                0
[06/03 23:36:29    887s]           leaf               0            0           0            0                    0                0
[06/03 23:36:29    887s]           -------------------------------------------------------------------------------------------------
[06/03 23:36:29    887s]           Total              0            0           0            0                    0                0
[06/03 23:36:29    887s]           -------------------------------------------------------------------------------------------------
[06/03 23:36:29    887s]           
[06/03 23:36:29    887s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/03 23:36:29    887s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/03 23:36:29    887s]           
[06/03 23:36:29    887s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[06/03 23:36:29    887s]             cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:29    887s]             sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:29    887s]             misc counts      : r=1, pp=0
[06/03 23:36:29    887s]             cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:29    887s]             cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:29    887s]             sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:29    887s]             wire capacitance : top=0.000pF, trunk=0.635pF, leaf=4.631pF, total=5.266pF
[06/03 23:36:29    887s]             wire lengths     : top=0.000um, trunk=4773.260um, leaf=31238.080um, total=36011.340um
[06/03 23:36:29    887s]             hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10524.950um, total=15251.310um
[06/03 23:36:29    887s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[06/03 23:36:29    887s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:29    887s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[06/03 23:36:29    887s]             Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.220ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:29    887s]             Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.178ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 15 <= 0.200ns, 29 <= 0.211ns, 2 <= 0.222ns}
[06/03 23:36:29    887s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[06/03 23:36:29    887s]              Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:29    887s]            Logics: XMD: 1 
[06/03 23:36:29    887s]           Clock DAG hash after 'eGRPC Fixing DRVs': 17339330921345634104 4200838535486798710
[06/03 23:36:29    887s]           Clock DAG hash after 'eGRPC Fixing DRVs': 17339330921345634104 4200838535486798710
[06/03 23:36:29    887s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[06/03 23:36:29    887s]             skew_group clk/func_mode: insertion delay [min=1.589, max=1.646], skew [0.057 vs 0.134]
[06/03 23:36:29    887s]                 min path sink: Top_in/buffer_pmp_reg[664]/CK
[06/03 23:36:29    887s]                 max path sink: Top_in/buffer_pmp_reg[908]/CK
[06/03 23:36:29    887s]           Skew group summary after 'eGRPC Fixing DRVs':
[06/03 23:36:29    887s]             skew_group clk/func_mode: insertion delay [min=1.589, max=1.646], skew [0.057 vs 0.134]
[06/03 23:36:29    887s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:29    887s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         Slew Diagnostics: After DRV fixing
[06/03 23:36:29    887s]         ==================================
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         Global Causes:
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         -------------------------------------
[06/03 23:36:29    887s]         Cause
[06/03 23:36:29    887s]         -------------------------------------
[06/03 23:36:29    887s]         DRV fixing with buffering is disabled
[06/03 23:36:29    887s]         -------------------------------------
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         Top 5 overslews:
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         ---------------------------------
[06/03 23:36:29    887s]         Overslew    Causes    Driving Pin
[06/03 23:36:29    887s]         ---------------------------------
[06/03 23:36:29    887s]           (empty table)
[06/03 23:36:29    887s]         ---------------------------------
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         -------------------
[06/03 23:36:29    887s]         Cause    Occurences
[06/03 23:36:29    887s]         -------------------
[06/03 23:36:29    887s]           (empty table)
[06/03 23:36:29    887s]         -------------------
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         Violation diagnostics counts from the 1 nodes that have violations:
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         ----------------------------------
[06/03 23:36:29    887s]         Cause                   Occurences
[06/03 23:36:29    887s]         ----------------------------------
[06/03 23:36:29    887s]         Sizing not permitted        1
[06/03 23:36:29    887s]         ----------------------------------
[06/03 23:36:29    887s]         
[06/03 23:36:29    887s]         Reconnecting optimized routes...
[06/03 23:36:29    887s]         Reset timing graph...
[06/03 23:36:29    887s] Ignoring AAE DB Resetting ...
[06/03 23:36:29    887s]         Reset timing graph done.
[06/03 23:36:29    887s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/03 23:36:29    887s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:29    887s]         Violation analysis...
[06/03 23:36:29    887s] End AAE Lib Interpolated Model. (MEM=3836.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:29    887s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:29    887s]         Clock instances to consider for cloning: 0
[06/03 23:36:29    887s]         Reset timing graph...
[06/03 23:36:29    887s] Ignoring AAE DB Resetting ...
[06/03 23:36:29    887s]         Reset timing graph done.
[06/03 23:36:29    887s]         Set dirty flag on 0 instances, 0 nets
[06/03 23:36:29    887s]         Clock DAG stats before routing clock trees:
[06/03 23:36:29    887s]           cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:29    887s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:29    887s]           misc counts      : r=1, pp=0
[06/03 23:36:29    887s]           cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:29    887s]           cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:29    887s]           sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:29    887s]           wire capacitance : top=0.000pF, trunk=0.635pF, leaf=4.631pF, total=5.266pF
[06/03 23:36:29    887s]           wire lengths     : top=0.000um, trunk=4773.260um, leaf=31238.080um, total=36011.340um
[06/03 23:36:29    887s]           hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10524.950um, total=15251.310um
[06/03 23:36:29    887s]         Clock DAG net violations before routing clock trees:
[06/03 23:36:29    887s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:29    887s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[06/03 23:36:29    887s]           Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.220ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:29    887s]           Leaf  : target=0.222ns count=46 avg=0.200ns sd=0.009ns min=0.178ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 15 <= 0.200ns, 29 <= 0.211ns, 2 <= 0.222ns}
[06/03 23:36:29    887s]         Clock DAG library cell distribution before routing clock trees {count}:
[06/03 23:36:29    887s]            Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:29    887s]          Logics: XMD: 1 
[06/03 23:36:29    887s]         Clock DAG hash before routing clock trees: 17339330921345634104 4200838535486798710
[06/03 23:36:29    887s]         Clock DAG hash before routing clock trees: 17339330921345634104 4200838535486798710
[06/03 23:36:29    887s]         Primary reporting skew groups before routing clock trees:
[06/03 23:36:29    887s]           skew_group clk/func_mode: insertion delay [min=1.589, max=1.646, avg=1.617, sd=0.014], skew [0.057 vs 0.134], 100% {1.589, 1.646} (wid=0.077 ws=0.026) (gid=1.579 gs=0.048)
[06/03 23:36:29    887s]               min path sink: Top_in/buffer_pmp_reg[664]/CK
[06/03 23:36:29    887s]               max path sink: Top_in/buffer_pmp_reg[908]/CK
[06/03 23:36:29    887s]         Skew group summary before routing clock trees:
[06/03 23:36:29    887s]           skew_group clk/func_mode: insertion delay [min=1.589, max=1.646, avg=1.617, sd=0.014], skew [0.057 vs 0.134], 100% {1.589, 1.646} (wid=0.077 ws=0.026) (gid=1.579 gs=0.048)
[06/03 23:36:29    887s]       eGRPC done.
[06/03 23:36:29    887s]     Calling post conditioning for eGRPC done.
[06/03 23:36:29    887s]   eGR Post Conditioning loop iteration 0 done.
[06/03 23:36:29    887s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[06/03 23:36:29    887s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:29    887s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/03 23:36:29    887s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3836.1M, EPOCH TIME: 1717428989.580673
[06/03 23:36:29    887s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.031, MEM:3461.1M, EPOCH TIME: 1717428989.611722
[06/03 23:36:29    887s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/03 23:36:29    887s]   Leaving CCOpt scope - ClockRefiner...
[06/03 23:36:29    887s]   Assigned high priority to 0 instances.
[06/03 23:36:29    887s]   Soft fixed 71 clock instances.
[06/03 23:36:29    887s]   Performing Single Pass Refine Place.
[06/03 23:36:29    887s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[06/03 23:36:29    887s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3461.1M, EPOCH TIME: 1717428989.634393
[06/03 23:36:29    887s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3461.1M, EPOCH TIME: 1717428989.634613
[06/03 23:36:29    887s] z: 2, totalTracks: 1
[06/03 23:36:29    887s] z: 4, totalTracks: 1
[06/03 23:36:29    887s] z: 6, totalTracks: 1
[06/03 23:36:29    887s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:29    887s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3461.1M, EPOCH TIME: 1717428989.650868
[06/03 23:36:29    887s] Info: 70 insts are soft-fixed.
[06/03 23:36:29    887s] 
[06/03 23:36:29    887s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:29    887s] OPERPROF:       Starting CMU at level 4, MEM:3557.1M, EPOCH TIME: 1717428989.678650
[06/03 23:36:29    887s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:3589.1M, EPOCH TIME: 1717428989.685286
[06/03 23:36:29    887s] 
[06/03 23:36:29    887s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:29    887s] Info: 70 insts are soft-fixed.
[06/03 23:36:29    887s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:3461.1M, EPOCH TIME: 1717428989.689443
[06/03 23:36:29    887s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3461.1M, EPOCH TIME: 1717428989.689568
[06/03 23:36:29    887s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.004, MEM:3461.1M, EPOCH TIME: 1717428989.693348
[06/03 23:36:29    887s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3461.1MB).
[06/03 23:36:29    887s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.063, MEM:3461.1M, EPOCH TIME: 1717428989.697410
[06/03 23:36:29    887s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.063, MEM:3461.1M, EPOCH TIME: 1717428989.697516
[06/03 23:36:29    887s] TDRefine: refinePlace mode is spiral
[06/03 23:36:29    887s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.8
[06/03 23:36:29    887s] OPERPROF: Starting RefinePlace at level 1, MEM:3461.1M, EPOCH TIME: 1717428989.697675
[06/03 23:36:29    887s] *** Starting refinePlace (0:14:47 mem=3461.1M) ***
[06/03 23:36:29    887s] Total net bbox length = 3.961e+05 (1.882e+05 2.078e+05) (ext = 9.236e+03)
[06/03 23:36:29    887s] 
[06/03 23:36:29    887s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:29    887s] Info: 70 insts are soft-fixed.
[06/03 23:36:29    887s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:36:29    887s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:36:29    887s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:36:29    887s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:29    887s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:29    887s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3461.1M, EPOCH TIME: 1717428989.732517
[06/03 23:36:29    887s] Starting refinePlace ...
[06/03 23:36:29    887s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:29    887s] One DDP V2 for no tweak run.
[06/03 23:36:29    887s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:29    887s] ** Cut row section cpu time 0:00:00.0.
[06/03 23:36:29    887s]    Spread Effort: high, standalone mode, useDDP on.
[06/03 23:36:29    888s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3461.1MB) @(0:14:48 - 0:14:48).
[06/03 23:36:29    888s] Move report: preRPlace moves 187 insts, mean move: 2.87 um, max move: 9.38 um 
[06/03 23:36:29    888s] 	Max move on inst (Top_in/U10274): (549.94, 502.44) --> (554.28, 497.40)
[06/03 23:36:29    888s] 	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: MXL2HS
[06/03 23:36:29    888s] wireLenOptFixPriorityInst 2903 inst fixed
[06/03 23:36:29    888s] 
[06/03 23:36:29    888s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:36:30    888s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:36:30    888s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:36:30    888s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:36:30    888s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3461.1MB) @(0:14:48 - 0:14:49).
[06/03 23:36:30    888s] Move report: Detail placement moves 187 insts, mean move: 2.87 um, max move: 9.38 um 
[06/03 23:36:30    888s] 	Max move on inst (Top_in/U10274): (549.94, 502.44) --> (554.28, 497.40)
[06/03 23:36:30    888s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3461.1MB
[06/03 23:36:30    888s] Statistics of distance of Instance movement in refine placement:
[06/03 23:36:30    888s]   maximum (X+Y) =         9.38 um
[06/03 23:36:30    888s]   inst (Top_in/U10274) with max move: (549.94, 502.44) -> (554.28, 497.4)
[06/03 23:36:30    888s]   mean    (X+Y) =         2.87 um
[06/03 23:36:30    888s] Summary Report:
[06/03 23:36:30    888s] Instances move: 187 (out of 13795 movable)
[06/03 23:36:30    888s] Instances flipped: 0
[06/03 23:36:30    888s] Mean displacement: 2.87 um
[06/03 23:36:30    888s] Max displacement: 9.38 um (Instance: Top_in/U10274) (549.94, 502.44) -> (554.28, 497.4)
[06/03 23:36:30    888s] 	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: MXL2HS
[06/03 23:36:30    888s] Total instances moved : 187
[06/03 23:36:30    888s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.190, REAL:0.461, MEM:3461.1M, EPOCH TIME: 1717428990.193406
[06/03 23:36:30    888s] Total net bbox length = 3.963e+05 (1.884e+05 2.079e+05) (ext = 9.240e+03)
[06/03 23:36:30    888s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3461.1MB
[06/03 23:36:30    888s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=3461.1MB) @(0:14:47 - 0:14:49).
[06/03 23:36:30    888s] *** Finished refinePlace (0:14:49 mem=3461.1M) ***
[06/03 23:36:30    888s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.8
[06/03 23:36:30    888s] OPERPROF: Finished RefinePlace at level 1, CPU:1.230, REAL:0.503, MEM:3461.1M, EPOCH TIME: 1717428990.200459
[06/03 23:36:30    888s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3461.1M, EPOCH TIME: 1717428990.200584
[06/03 23:36:30    888s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.024, MEM:3461.1M, EPOCH TIME: 1717428990.224159
[06/03 23:36:30    888s]   ClockRefiner summary
[06/03 23:36:30    888s]   All clock instances: Moved 33, flipped 0 and cell swapped 0 (out of a total of 2974).
[06/03 23:36:30    888s]   The largest move was 3.72 um for Top_in/Buffer/data_buffer_reg[489].
[06/03 23:36:30    888s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 71).
[06/03 23:36:30    888s]   Clock sinks: Moved 33, flipped 0 and cell swapped 0 (out of a total of 2903).
[06/03 23:36:30    888s]   The largest move was 3.72 um for Top_in/Buffer/data_buffer_reg[489].
[06/03 23:36:30    888s]   Restoring pStatusCts on 71 clock instances.
[06/03 23:36:30    888s]   Revert refine place priority changes on 0 instances.
[06/03 23:36:30    888s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:00.6)
[06/03 23:36:30    888s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.7 real=0:00:02.4)
[06/03 23:36:30    888s]   CCOpt::Phase::Routing...
[06/03 23:36:30    888s]   Clock implementation routing...
[06/03 23:36:30    888s]     Leaving CCOpt scope - Routing Tools...
[06/03 23:36:30    888s] Net route status summary:
[06/03 23:36:30    888s]   Clock:        72 (unrouted=0, trialRouted=0, noStatus=0, routed=71, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:30    888s]   Non-clock: 14125 (unrouted=185, trialRouted=13940, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:30    888s]     Routing using eGR in eGR->NR Step...
[06/03 23:36:30    888s]       Early Global Route - eGR->Nr High Frequency step...
[06/03 23:36:30    888s] (ccopt eGR): There are 72 nets for routing of which 71 have one or more fixed wires.
[06/03 23:36:30    888s] (ccopt eGR): Start to route 72 all nets
[06/03 23:36:30    888s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3461.11 MB )
[06/03 23:36:30    888s] (I)      ==================== Layers =====================
[06/03 23:36:30    888s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:30    888s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:36:30    888s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:30    888s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:36:30    888s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:36:30    888s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:36:30    888s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:36:30    888s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:36:30    888s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:36:30    888s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:36:30    888s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:36:30    888s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:36:30    888s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:36:30    888s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:36:30    888s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:30    888s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:36:30    888s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:30    888s] (I)      Started Import and model ( Curr Mem: 3461.11 MB )
[06/03 23:36:30    888s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:30    889s] (I)      == Non-default Options ==
[06/03 23:36:30    889s] (I)      Clean congestion better                            : true
[06/03 23:36:30    889s] (I)      Estimate vias on DPT layer                         : true
[06/03 23:36:30    889s] (I)      Clean congestion layer assignment rounds           : 3
[06/03 23:36:30    889s] (I)      Layer constraints as soft constraints              : true
[06/03 23:36:30    889s] (I)      Soft top layer                                     : true
[06/03 23:36:30    889s] (I)      Skip prospective layer relax nets                  : true
[06/03 23:36:30    889s] (I)      Better NDR handling                                : true
[06/03 23:36:30    889s] (I)      Improved NDR modeling in LA                        : true
[06/03 23:36:30    889s] (I)      Routing cost fix for NDR handling                  : true
[06/03 23:36:30    889s] (I)      Block tracks for preroutes                         : true
[06/03 23:36:30    889s] (I)      Assign IRoute by net group key                     : true
[06/03 23:36:30    889s] (I)      Block unroutable channels                          : true
[06/03 23:36:30    889s] (I)      Block unroutable channels 3D                       : true
[06/03 23:36:30    889s] (I)      Bound layer relaxed segment wl                     : true
[06/03 23:36:30    889s] (I)      Blocked pin reach length threshold                 : 2
[06/03 23:36:30    889s] (I)      Check blockage within NDR space in TA              : true
[06/03 23:36:30    889s] (I)      Skip must join for term with via pillar            : true
[06/03 23:36:30    889s] (I)      Model find APA for IO pin                          : true
[06/03 23:36:30    889s] (I)      On pin location for off pin term                   : true
[06/03 23:36:30    889s] (I)      Handle EOL spacing                                 : true
[06/03 23:36:30    889s] (I)      Merge PG vias by gap                               : true
[06/03 23:36:30    889s] (I)      Maximum routing layer                              : 6
[06/03 23:36:30    889s] (I)      Route selected nets only                           : true
[06/03 23:36:30    889s] (I)      Refine MST                                         : true
[06/03 23:36:30    889s] (I)      Honor PRL                                          : true
[06/03 23:36:30    889s] (I)      Strong congestion aware                            : true
[06/03 23:36:30    889s] (I)      Improved initial location for IRoutes              : true
[06/03 23:36:30    889s] (I)      Multi panel TA                                     : true
[06/03 23:36:30    889s] (I)      Penalize wire overlap                              : true
[06/03 23:36:30    889s] (I)      Expand small instance blockage                     : true
[06/03 23:36:30    889s] (I)      Reduce via in TA                                   : true
[06/03 23:36:30    889s] (I)      SS-aware routing                                   : true
[06/03 23:36:30    889s] (I)      Improve tree edge sharing                          : true
[06/03 23:36:30    889s] (I)      Improve 2D via estimation                          : true
[06/03 23:36:30    889s] (I)      Refine Steiner tree                                : true
[06/03 23:36:30    889s] (I)      Build spine tree                                   : true
[06/03 23:36:30    889s] (I)      Model pass through capacity                        : true
[06/03 23:36:30    889s] (I)      Extend blockages by a half GCell                   : true
[06/03 23:36:30    889s] (I)      Consider pin shapes                                : true
[06/03 23:36:30    889s] (I)      Consider pin shapes for all nodes                  : true
[06/03 23:36:30    889s] (I)      Consider NR APA                                    : true
[06/03 23:36:30    889s] (I)      Consider IO pin shape                              : true
[06/03 23:36:30    889s] (I)      Fix pin connection bug                             : true
[06/03 23:36:30    889s] (I)      Consider layer RC for local wires                  : true
[06/03 23:36:30    889s] (I)      Route to clock mesh pin                            : true
[06/03 23:36:30    889s] (I)      LA-aware pin escape length                         : 2
[06/03 23:36:30    889s] (I)      Connect multiple ports                             : true
[06/03 23:36:30    889s] (I)      Split for must join                                : true
[06/03 23:36:30    889s] (I)      Number of threads                                  : 8
[06/03 23:36:30    889s] (I)      Routing effort level                               : 10000
[06/03 23:36:30    889s] (I)      Prefer layer length threshold                      : 8
[06/03 23:36:30    889s] (I)      Overflow penalty cost                              : 10
[06/03 23:36:30    889s] (I)      A-star cost                                        : 0.300000
[06/03 23:36:30    889s] (I)      Misalignment cost                                  : 10.000000
[06/03 23:36:30    889s] (I)      Threshold for short IRoute                         : 6
[06/03 23:36:30    889s] (I)      Via cost during post routing                       : 1.000000
[06/03 23:36:30    889s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/03 23:36:30    889s] (I)      Source-to-sink ratio                               : 0.300000
[06/03 23:36:30    889s] (I)      Scenic ratio bound                                 : 3.000000
[06/03 23:36:30    889s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/03 23:36:30    889s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/03 23:36:30    889s] (I)      PG-aware similar topology routing                  : true
[06/03 23:36:30    889s] (I)      Maze routing via cost fix                          : true
[06/03 23:36:30    889s] (I)      Apply PRL on PG terms                              : true
[06/03 23:36:30    889s] (I)      Apply PRL on obs objects                           : true
[06/03 23:36:30    889s] (I)      Handle range-type spacing rules                    : true
[06/03 23:36:30    889s] (I)      PG gap threshold multiplier                        : 10.000000
[06/03 23:36:30    889s] (I)      Parallel spacing query fix                         : true
[06/03 23:36:30    889s] (I)      Force source to root IR                            : true
[06/03 23:36:30    889s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/03 23:36:30    889s] (I)      Do not relax to DPT layer                          : true
[06/03 23:36:30    889s] (I)      No DPT in post routing                             : true
[06/03 23:36:30    889s] (I)      Modeling PG via merging fix                        : true
[06/03 23:36:30    889s] (I)      Shield aware TA                                    : true
[06/03 23:36:30    889s] (I)      Strong shield aware TA                             : true
[06/03 23:36:30    889s] (I)      Overflow calculation fix in LA                     : true
[06/03 23:36:30    889s] (I)      Post routing fix                                   : true
[06/03 23:36:30    889s] (I)      Strong post routing                                : true
[06/03 23:36:30    889s] (I)      Access via pillar from top                         : true
[06/03 23:36:30    889s] (I)      NDR via pillar fix                                 : true
[06/03 23:36:30    889s] (I)      Violation on path threshold                        : 1
[06/03 23:36:30    889s] (I)      Pass through capacity modeling                     : true
[06/03 23:36:30    889s] (I)      Select the non-relaxed segments in post routing stage : true
[06/03 23:36:30    889s] (I)      Select term pin box for io pin                     : true
[06/03 23:36:30    889s] (I)      Penalize NDR sharing                               : true
[06/03 23:36:30    889s] (I)      Enable special modeling                            : false
[06/03 23:36:30    889s] (I)      Keep fixed segments                                : true
[06/03 23:36:30    889s] (I)      Reorder net groups by key                          : true
[06/03 23:36:30    889s] (I)      Increase net scenic ratio                          : true
[06/03 23:36:30    889s] (I)      Method to set GCell size                           : row
[06/03 23:36:30    889s] (I)      Connect multiple ports and must join fix           : true
[06/03 23:36:30    889s] (I)      Avoid high resistance layers                       : true
[06/03 23:36:30    889s] (I)      Model find APA for IO pin fix                      : true
[06/03 23:36:30    889s] (I)      Avoid connecting non-metal layers                  : true
[06/03 23:36:30    889s] (I)      Use track pitch for NDR                            : true
[06/03 23:36:30    889s] (I)      Enable layer relax to lower layer                  : true
[06/03 23:36:30    889s] (I)      Enable layer relax to upper layer                  : true
[06/03 23:36:30    889s] (I)      Top layer relaxation fix                           : true
[06/03 23:36:30    889s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:36:30    889s] (I)      Use row-based GCell size
[06/03 23:36:30    889s] (I)      Use row-based GCell align
[06/03 23:36:30    889s] (I)      layer 0 area = 176400
[06/03 23:36:30    889s] (I)      layer 1 area = 194000
[06/03 23:36:30    889s] (I)      layer 2 area = 194000
[06/03 23:36:30    889s] (I)      layer 3 area = 194000
[06/03 23:36:30    889s] (I)      layer 4 area = 194000
[06/03 23:36:30    889s] (I)      layer 5 area = 9000000
[06/03 23:36:30    889s] (I)      GCell unit size   : 5040
[06/03 23:36:30    889s] (I)      GCell multiplier  : 1
[06/03 23:36:30    889s] (I)      GCell row height  : 5040
[06/03 23:36:30    889s] (I)      Actual row height : 5040
[06/03 23:36:30    889s] (I)      GCell align ref   : 220100 220200
[06/03 23:36:30    889s] [NR-eGR] Track table information for default rule: 
[06/03 23:36:30    889s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:36:30    889s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:36:30    889s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:36:30    889s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:36:30    889s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:36:30    889s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:36:30    889s] (I)      =================== Default via ====================
[06/03 23:36:30    889s] (I)      +---+------------------+---------------------------+
[06/03 23:36:30    889s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:36:30    889s] (I)      +---+------------------+---------------------------+
[06/03 23:36:30    889s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:36:30    889s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:36:30    889s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:36:30    889s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:36:30    889s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:36:30    889s] (I)      +---+------------------+---------------------------+
[06/03 23:36:30    889s] [NR-eGR] Read 138 PG shapes
[06/03 23:36:30    889s] [NR-eGR] Read 0 clock shapes
[06/03 23:36:30    889s] [NR-eGR] Read 0 other shapes
[06/03 23:36:30    889s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:36:30    889s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:36:30    889s] [NR-eGR] #PG Blockages       : 138
[06/03 23:36:30    889s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:36:30    889s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:36:30    889s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:36:30    889s] [NR-eGR] #Other Blockages    : 0
[06/03 23:36:30    889s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:36:30    889s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:36:30    889s] [NR-eGR] Read 14015 nets ( ignored 13943 )
[06/03 23:36:30    889s] [NR-eGR] Connected 0 must-join pins/ports
[06/03 23:36:30    889s] (I)      early_global_route_priority property id does not exist.
[06/03 23:36:30    889s] (I)      Read Num Blocks=15932  Num Prerouted Wires=0  Num CS=0
[06/03 23:36:30    889s] (I)      Layer 1 (V) : #blockages 6673 : #preroutes 0
[06/03 23:36:30    889s] (I)      Layer 2 (H) : #blockages 1605 : #preroutes 0
[06/03 23:36:30    889s] (I)      Layer 3 (V) : #blockages 6414 : #preroutes 0
[06/03 23:36:30    889s] (I)      Layer 4 (H) : #blockages 773 : #preroutes 0
[06/03 23:36:30    889s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:36:30    889s] (I)      Moved 1 terms for better access 
[06/03 23:36:30    889s] (I)      Number of ignored nets                =      0
[06/03 23:36:30    889s] (I)      Number of connected nets              =      0
[06/03 23:36:30    889s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:36:30    889s] (I)      Number of clock nets                  =     72.  Ignored: No
[06/03 23:36:30    889s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:36:30    889s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:36:30    889s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:36:30    889s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:36:30    889s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:36:30    889s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:36:30    889s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:36:30    889s] [NR-eGR] There are 71 clock nets ( 71 with NDR ).
[06/03 23:36:30    889s] (I)      Ndr track 0 does not exist
[06/03 23:36:30    889s] (I)      Ndr track 0 does not exist
[06/03 23:36:30    889s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:36:30    889s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:36:30    889s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:36:30    889s] (I)      Site width          :   620  (dbu)
[06/03 23:36:30    889s] (I)      Row height          :  5040  (dbu)
[06/03 23:36:30    889s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:36:30    889s] (I)      GCell width         :  5040  (dbu)
[06/03 23:36:30    889s] (I)      GCell height        :  5040  (dbu)
[06/03 23:36:30    889s] (I)      Grid                :   268   268     6
[06/03 23:36:30    889s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:36:30    889s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:36:30    889s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:36:30    889s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:36:30    889s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:36:30    889s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:36:30    889s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:36:30    889s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:36:30    889s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:36:30    889s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:36:30    889s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:36:30    889s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:36:30    889s] (I)      --------------------------------------------------------
[06/03 23:36:30    889s] 
[06/03 23:36:30    889s] [NR-eGR] ============ Routing rule table ============
[06/03 23:36:30    889s] [NR-eGR] Rule id: 0  Nets: 71
[06/03 23:36:30    889s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/03 23:36:30    889s] (I)                    Layer     2     3     4     5     6 
[06/03 23:36:30    889s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/03 23:36:30    889s] (I)             #Used tracks     2     2     2     2     2 
[06/03 23:36:30    889s] (I)       #Fully used tracks     1     1     1     1     1 
[06/03 23:36:30    889s] [NR-eGR] Rule id: 1  Nets: 0
[06/03 23:36:30    889s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:36:30    889s] (I)                    Layer    2    3    4    5     6 
[06/03 23:36:30    889s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:36:30    889s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:36:30    889s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:36:30    889s] [NR-eGR] ========================================
[06/03 23:36:30    889s] [NR-eGR] 
[06/03 23:36:30    889s] (I)      =============== Blocked Tracks ===============
[06/03 23:36:30    889s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:30    889s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:36:30    889s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:30    889s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:36:30    889s] (I)      |     2 |  583436 |   260858 |        44.71% |
[06/03 23:36:30    889s] (I)      |     3 |  646148 |   254420 |        39.37% |
[06/03 23:36:30    889s] (I)      |     4 |  583436 |   272597 |        46.72% |
[06/03 23:36:30    889s] (I)      |     5 |  646148 |   294783 |        45.62% |
[06/03 23:36:30    889s] (I)      |     6 |  145792 |    55087 |        37.78% |
[06/03 23:36:30    889s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:30    889s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 3468.12 MB )
[06/03 23:36:30    889s] (I)      Reset routing kernel
[06/03 23:36:30    889s] (I)      Started Global Routing ( Curr Mem: 3468.12 MB )
[06/03 23:36:30    889s] (I)      totalPins=3044  totalGlobalPin=3040 (99.87%)
[06/03 23:36:30    889s] (I)      total 2D Cap : 708381 = (395027 H, 313354 V)
[06/03 23:36:30    889s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [3, 4]
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1a Route ============
[06/03 23:36:30    889s] (I)      Usage: 6908 = (3364 H, 3544 V) = (0.85% H, 1.13% V) = (1.695e+04um H, 1.786e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1b Route ============
[06/03 23:36:30    889s] (I)      Usage: 6908 = (3364 H, 3544 V) = (0.85% H, 1.13% V) = (1.695e+04um H, 1.786e+04um V)
[06/03 23:36:30    889s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.481632e+04um
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1c Route ============
[06/03 23:36:30    889s] (I)      Usage: 6908 = (3364 H, 3544 V) = (0.85% H, 1.13% V) = (1.695e+04um H, 1.786e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1d Route ============
[06/03 23:36:30    889s] (I)      Usage: 6908 = (3364 H, 3544 V) = (0.85% H, 1.13% V) = (1.695e+04um H, 1.786e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1e Route ============
[06/03 23:36:30    889s] (I)      Usage: 6908 = (3364 H, 3544 V) = (0.85% H, 1.13% V) = (1.695e+04um H, 1.786e+04um V)
[06/03 23:36:30    889s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.481632e+04um
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1f Route ============
[06/03 23:36:30    889s] (I)      Usage: 6908 = (3364 H, 3544 V) = (0.85% H, 1.13% V) = (1.695e+04um H, 1.786e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1g Route ============
[06/03 23:36:30    889s] (I)      Usage: 6868 = (3361 H, 3507 V) = (0.85% H, 1.12% V) = (1.694e+04um H, 1.768e+04um V)
[06/03 23:36:30    889s] (I)      #Nets         : 71
[06/03 23:36:30    889s] (I)      #Relaxed nets : 6
[06/03 23:36:30    889s] (I)      Wire length   : 6087
[06/03 23:36:30    889s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1h Route ============
[06/03 23:36:30    889s] (I)      Usage: 6869 = (3361 H, 3508 V) = (0.85% H, 1.12% V) = (1.694e+04um H, 1.768e+04um V)
[06/03 23:36:30    889s] (I)      total 2D Cap : 1154727 = (750095 H, 404632 V)
[06/03 23:36:30    889s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1a Route ============
[06/03 23:36:30    889s] (I)      Usage: 7683 = (3750 H, 3933 V) = (0.50% H, 0.97% V) = (1.890e+04um H, 1.982e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1b Route ============
[06/03 23:36:30    889s] (I)      Usage: 7683 = (3750 H, 3933 V) = (0.50% H, 0.97% V) = (1.890e+04um H, 1.982e+04um V)
[06/03 23:36:30    889s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.872232e+04um
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1c Route ============
[06/03 23:36:30    889s] (I)      Usage: 7683 = (3750 H, 3933 V) = (0.50% H, 0.97% V) = (1.890e+04um H, 1.982e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1d Route ============
[06/03 23:36:30    889s] (I)      Usage: 7683 = (3750 H, 3933 V) = (0.50% H, 0.97% V) = (1.890e+04um H, 1.982e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1e Route ============
[06/03 23:36:30    889s] (I)      Usage: 7683 = (3750 H, 3933 V) = (0.50% H, 0.97% V) = (1.890e+04um H, 1.982e+04um V)
[06/03 23:36:30    889s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.872232e+04um
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1f Route ============
[06/03 23:36:30    889s] (I)      Usage: 7683 = (3750 H, 3933 V) = (0.50% H, 0.97% V) = (1.890e+04um H, 1.982e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1g Route ============
[06/03 23:36:30    889s] (I)      Usage: 7650 = (3735 H, 3915 V) = (0.50% H, 0.97% V) = (1.882e+04um H, 1.973e+04um V)
[06/03 23:36:30    889s] (I)      #Nets         : 6
[06/03 23:36:30    889s] (I)      #Relaxed nets : 6
[06/03 23:36:30    889s] (I)      Wire length   : 0
[06/03 23:36:30    889s] [NR-eGR] Create a new net group with 6 nets and layer range [2, 6]
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1h Route ============
[06/03 23:36:30    889s] (I)      Usage: 7650 = (3735 H, 3915 V) = (0.50% H, 0.97% V) = (1.882e+04um H, 1.973e+04um V)
[06/03 23:36:30    889s] (I)      total 2D Cap : 1505010 = (750095 H, 754915 V)
[06/03 23:36:30    889s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [2, 6]
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1a Route ============
[06/03 23:36:30    889s] (I)      Usage: 9263 = (4515 H, 4748 V) = (0.60% H, 0.63% V) = (2.276e+04um H, 2.393e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1b Route ============
[06/03 23:36:30    889s] (I)      Usage: 9263 = (4515 H, 4748 V) = (0.60% H, 0.63% V) = (2.276e+04um H, 2.393e+04um V)
[06/03 23:36:30    889s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.668552e+04um
[06/03 23:36:30    889s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/03 23:36:30    889s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1c Route ============
[06/03 23:36:30    889s] (I)      Usage: 9263 = (4515 H, 4748 V) = (0.60% H, 0.63% V) = (2.276e+04um H, 2.393e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1d Route ============
[06/03 23:36:30    889s] (I)      Usage: 9263 = (4515 H, 4748 V) = (0.60% H, 0.63% V) = (2.276e+04um H, 2.393e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1e Route ============
[06/03 23:36:30    889s] (I)      Usage: 9263 = (4515 H, 4748 V) = (0.60% H, 0.63% V) = (2.276e+04um H, 2.393e+04um V)
[06/03 23:36:30    889s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.668552e+04um
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1f Route ============
[06/03 23:36:30    889s] (I)      Usage: 9263 = (4515 H, 4748 V) = (0.60% H, 0.63% V) = (2.276e+04um H, 2.393e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1g Route ============
[06/03 23:36:30    889s] (I)      Usage: 9261 = (4514 H, 4747 V) = (0.60% H, 0.63% V) = (2.275e+04um H, 2.392e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] (I)      ============  Phase 1h Route ============
[06/03 23:36:30    889s] (I)      Usage: 9261 = (4517 H, 4744 V) = (0.60% H, 0.63% V) = (2.277e+04um H, 2.391e+04um V)
[06/03 23:36:30    889s] (I)      
[06/03 23:36:30    889s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:36:30    889s] [NR-eGR]                        OverCon            
[06/03 23:36:30    889s] [NR-eGR]                         #Gcell     %Gcell
[06/03 23:36:30    889s] [NR-eGR]        Layer             (1-0)    OverCon
[06/03 23:36:30    889s] [NR-eGR] ----------------------------------------------
[06/03 23:36:30    889s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:30    889s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:30    889s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:30    889s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:30    889s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:30    889s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:30    889s] [NR-eGR] ----------------------------------------------
[06/03 23:36:30    889s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/03 23:36:30    889s] [NR-eGR] 
[06/03 23:36:30    889s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.17 sec, Curr Mem: 3476.12 MB )
[06/03 23:36:30    889s] (I)      total 2D Cap : 1509090 = (751813 H, 757277 V)
[06/03 23:36:30    889s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:36:30    889s] (I)      ============= Track Assignment ============
[06/03 23:36:30    889s] (I)      Started Track Assignment (8T) ( Curr Mem: 3476.12 MB )
[06/03 23:36:30    889s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:36:30    889s] (I)      Run Multi-thread track assignment
[06/03 23:36:30    889s] (I)      Finished Track Assignment (8T) ( CPU: 0.09 sec, Real: 0.02 sec, Curr Mem: 3476.12 MB )
[06/03 23:36:30    889s] (I)      Started Export ( Curr Mem: 3476.12 MB )
[06/03 23:36:30    889s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:36:30    889s] [NR-eGR] ------------------------------------
[06/03 23:36:30    889s] [NR-eGR]  metal1  (1H)             0   44568 
[06/03 23:36:30    889s] [NR-eGR]  metal2  (2V)        187381   58016 
[06/03 23:36:30    889s] [NR-eGR]  metal3  (3H)        201662    3269 
[06/03 23:36:30    889s] [NR-eGR]  metal4  (4V)         49982     150 
[06/03 23:36:30    889s] [NR-eGR]  metal5  (5H)          7883      13 
[06/03 23:36:30    889s] [NR-eGR]  metal6  (6V)           656       0 
[06/03 23:36:30    889s] [NR-eGR] ------------------------------------
[06/03 23:36:30    889s] [NR-eGR]          Total       447563  106016 
[06/03 23:36:30    889s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:30    889s] [NR-eGR] Total half perimeter of net bounding box: 396335um
[06/03 23:36:30    889s] [NR-eGR] Total length: 447563um, number of vias: 106016
[06/03 23:36:30    889s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:30    889s] [NR-eGR] Total eGR-routed clock nets wire length: 36021um, number of vias: 7909
[06/03 23:36:30    889s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:30    889s] [NR-eGR] Report for selected net(s) only.
[06/03 23:36:30    889s] [NR-eGR]                 Length (um)  Vias 
[06/03 23:36:30    889s] [NR-eGR] ----------------------------------
[06/03 23:36:30    889s] [NR-eGR]  metal1  (1H)             0  3043 
[06/03 23:36:30    889s] [NR-eGR]  metal2  (2V)          7864  3410 
[06/03 23:36:30    889s] [NR-eGR]  metal3  (3H)         17985  1446 
[06/03 23:36:30    889s] [NR-eGR]  metal4  (4V)         10102    10 
[06/03 23:36:30    889s] [NR-eGR]  metal5  (5H)            69     0 
[06/03 23:36:30    889s] [NR-eGR]  metal6  (6V)             0     0 
[06/03 23:36:30    889s] [NR-eGR] ----------------------------------
[06/03 23:36:30    889s] [NR-eGR]          Total        36021  7909 
[06/03 23:36:30    889s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:30    889s] [NR-eGR] Total half perimeter of net bounding box: 15202um
[06/03 23:36:30    889s] [NR-eGR] Total length: 36021um, number of vias: 7909
[06/03 23:36:30    889s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:30    889s] [NR-eGR] Total routed clock nets wire length: 36021um, number of vias: 7909
[06/03 23:36:30    889s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:30    889s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 3468.12 MB )
[06/03 23:36:30    889s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.45 sec, Curr Mem: 3462.12 MB )
[06/03 23:36:30    889s] (I)      ====================================== Runtime Summary ======================================
[06/03 23:36:30    889s] (I)       Step                                          %       Start      Finish      Real       CPU 
[06/03 23:36:30    889s] (I)      ---------------------------------------------------------------------------------------------
[06/03 23:36:30    889s] (I)       Early Global Route kernel               100.00%  322.20 sec  322.65 sec  0.45 sec  0.72 sec 
[06/03 23:36:30    889s] (I)       +-Import and model                       39.65%  322.21 sec  322.38 sec  0.18 sec  0.19 sec 
[06/03 23:36:30    889s] (I)       | +-Create place DB                      13.83%  322.21 sec  322.27 sec  0.06 sec  0.07 sec 
[06/03 23:36:30    889s] (I)       | | +-Import place data                  13.78%  322.21 sec  322.27 sec  0.06 sec  0.07 sec 
[06/03 23:36:30    889s] (I)       | | | +-Read instances and placement      4.15%  322.21 sec  322.22 sec  0.02 sec  0.03 sec 
[06/03 23:36:30    889s] (I)       | | | +-Read nets                         9.51%  322.22 sec  322.27 sec  0.04 sec  0.04 sec 
[06/03 23:36:30    889s] (I)       | +-Create route DB                      22.18%  322.27 sec  322.37 sec  0.10 sec  0.09 sec 
[06/03 23:36:30    889s] (I)       | | +-Import route data (8T)             21.58%  322.27 sec  322.37 sec  0.10 sec  0.09 sec 
[06/03 23:36:30    889s] (I)       | | | +-Read blockages ( Layer 2-6 )      3.69%  322.28 sec  322.29 sec  0.02 sec  0.03 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Read routing blockages          0.00%  322.28 sec  322.28 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Read instance blockages         1.11%  322.28 sec  322.28 sec  0.00 sec  0.02 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Read PG blockages               2.12%  322.28 sec  322.29 sec  0.01 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Read clock blockages            0.01%  322.29 sec  322.29 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Read other blockages            0.01%  322.29 sec  322.29 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Read halo blockages             0.05%  322.29 sec  322.29 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Read boundary cut boxes         0.00%  322.29 sec  322.29 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Read blackboxes                   0.01%  322.29 sec  322.29 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Read prerouted                    1.53%  322.29 sec  322.30 sec  0.01 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Read unlegalized nets             0.57%  322.30 sec  322.30 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Read nets                         0.10%  322.30 sec  322.30 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Set up via pillars                0.00%  322.30 sec  322.30 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Initialize 3D grid graph          0.96%  322.30 sec  322.31 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Model blockage capacity          12.13%  322.31 sec  322.36 sec  0.05 sec  0.05 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Initialize 3D capacity         11.24%  322.31 sec  322.36 sec  0.05 sec  0.05 sec 
[06/03 23:36:30    889s] (I)       | | | +-Move terms for access (8T)        0.84%  322.36 sec  322.37 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | +-Read aux data                         0.00%  322.37 sec  322.37 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | +-Others data preparation               0.11%  322.37 sec  322.37 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | +-Create route kernel                   2.63%  322.37 sec  322.38 sec  0.01 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       +-Global Routing                         36.72%  322.38 sec  322.55 sec  0.17 sec  0.32 sec 
[06/03 23:36:30    889s] (I)       | +-Initialization                        0.20%  322.38 sec  322.39 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | +-Net group 1                          19.83%  322.39 sec  322.48 sec  0.09 sec  0.24 sec 
[06/03 23:36:30    889s] (I)       | | +-Generate topology (8T)              1.71%  322.39 sec  322.39 sec  0.01 sec  0.03 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1a                            1.44%  322.40 sec  322.41 sec  0.01 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Pattern routing (8T)              1.05%  322.41 sec  322.41 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1b                            0.40%  322.41 sec  322.41 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1c                            0.01%  322.41 sec  322.41 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1d                            0.01%  322.41 sec  322.41 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1e                            0.27%  322.41 sec  322.41 sec  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | | +-Route legalization                0.13%  322.41 sec  322.41 sec  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Legalize Blockage Violations    0.07%  322.41 sec  322.41 sec  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1f                            0.01%  322.41 sec  322.41 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1g                            3.10%  322.41 sec  322.43 sec  0.01 sec  0.02 sec 
[06/03 23:36:30    889s] (I)       | | | +-Post Routing                      3.03%  322.42 sec  322.43 sec  0.01 sec  0.02 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1h                            1.99%  322.43 sec  322.44 sec  0.01 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | | +-Post Routing                      1.91%  322.43 sec  322.44 sec  0.01 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | +-Layer assignment (8T)               7.74%  322.44 sec  322.47 sec  0.03 sec  0.16 sec 
[06/03 23:36:30    889s] (I)       | +-Net group 2                           5.62%  322.48 sec  322.50 sec  0.03 sec  0.03 sec 
[06/03 23:36:30    889s] (I)       | | +-Generate topology (8T)              0.39%  322.48 sec  322.48 sec  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1a                            0.92%  322.49 sec  322.49 sec  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | | +-Pattern routing (8T)              0.82%  322.49 sec  322.49 sec  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1b                            0.12%  322.49 sec  322.49 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1c                            0.01%  322.49 sec  322.49 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1d                            0.01%  322.49 sec  322.49 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1e                            0.19%  322.50 sec  322.50 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Route legalization                0.06%  322.50 sec  322.50 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Legalize Blockage Violations    0.01%  322.50 sec  322.50 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1f                            0.01%  322.50 sec  322.50 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1g                            0.56%  322.50 sec  322.50 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Post Routing                      0.50%  322.50 sec  322.50 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1h                            0.19%  322.50 sec  322.50 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Post Routing                      0.12%  322.50 sec  322.50 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | +-Net group 3                           8.86%  322.50 sec  322.54 sec  0.04 sec  0.04 sec 
[06/03 23:36:30    889s] (I)       | | +-Generate topology (8T)              0.26%  322.50 sec  322.50 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1a                            1.18%  322.52 sec  322.52 sec  0.01 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | | +-Pattern routing (8T)              0.76%  322.52 sec  322.52 sec  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | | +-Add via demand to 2D              0.29%  322.52 sec  322.52 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1b                            0.12%  322.52 sec  322.52 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1c                            0.01%  322.52 sec  322.52 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1d                            0.01%  322.52 sec  322.52 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1e                            0.19%  322.53 sec  322.53 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Route legalization                0.05%  322.53 sec  322.53 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | | +-Legalize Blockage Violations    0.00%  322.53 sec  322.53 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1f                            0.01%  322.53 sec  322.53 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1g                            0.20%  322.53 sec  322.53 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Post Routing                      0.13%  322.53 sec  322.53 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Phase 1h                            0.20%  322.53 sec  322.53 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | | +-Post Routing                      0.13%  322.53 sec  322.53 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | | +-Layer assignment (8T)               1.07%  322.54 sec  322.54 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       +-Export 3D cong map                      3.62%  322.55 sec  322.57 sec  0.02 sec  0.02 sec 
[06/03 23:36:30    889s] (I)       | +-Export 2D cong map                    0.52%  322.56 sec  322.57 sec  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       +-Extract Global 3D Wires                 0.04%  322.57 sec  322.57 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       +-Track Assignment (8T)                   5.21%  322.57 sec  322.59 sec  0.02 sec  0.09 sec 
[06/03 23:36:30    889s] (I)       | +-Initialization                        0.01%  322.57 sec  322.57 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | +-Track Assignment Kernel               5.02%  322.57 sec  322.59 sec  0.02 sec  0.08 sec 
[06/03 23:36:30    889s] (I)       | +-Free Memory                           0.00%  322.59 sec  322.59 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       +-Export                                 11.82%  322.59 sec  322.64 sec  0.05 sec  0.09 sec 
[06/03 23:36:30    889s] (I)       | +-Export DB wires                       1.56%  322.59 sec  322.60 sec  0.01 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | +-Export all nets (8T)                0.92%  322.59 sec  322.60 sec  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)       | | +-Set wire vias (8T)                  0.48%  322.60 sec  322.60 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       | +-Report wirelength                     7.65%  322.60 sec  322.63 sec  0.03 sec  0.04 sec 
[06/03 23:36:30    889s] (I)       | +-Update net boxes                      2.33%  322.63 sec  322.64 sec  0.01 sec  0.04 sec 
[06/03 23:36:30    889s] (I)       | +-Update timing                         0.00%  322.64 sec  322.64 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)       +-Postprocess design                      0.92%  322.64 sec  322.65 sec  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)      ==================== Summary by functions =====================
[06/03 23:36:30    889s] (I)       Lv  Step                                %      Real       CPU 
[06/03 23:36:30    889s] (I)      ---------------------------------------------------------------
[06/03 23:36:30    889s] (I)        0  Early Global Route kernel     100.00%  0.45 sec  0.72 sec 
[06/03 23:36:30    889s] (I)        1  Import and model               39.65%  0.18 sec  0.19 sec 
[06/03 23:36:30    889s] (I)        1  Global Routing                 36.72%  0.17 sec  0.32 sec 
[06/03 23:36:30    889s] (I)        1  Export                         11.82%  0.05 sec  0.09 sec 
[06/03 23:36:30    889s] (I)        1  Track Assignment (8T)           5.21%  0.02 sec  0.09 sec 
[06/03 23:36:30    889s] (I)        1  Export 3D cong map              3.62%  0.02 sec  0.02 sec 
[06/03 23:36:30    889s] (I)        1  Postprocess design              0.92%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        2  Create route DB                22.18%  0.10 sec  0.09 sec 
[06/03 23:36:30    889s] (I)        2  Net group 1                    19.83%  0.09 sec  0.24 sec 
[06/03 23:36:30    889s] (I)        2  Create place DB                13.83%  0.06 sec  0.07 sec 
[06/03 23:36:30    889s] (I)        2  Net group 3                     8.86%  0.04 sec  0.04 sec 
[06/03 23:36:30    889s] (I)        2  Report wirelength               7.65%  0.03 sec  0.04 sec 
[06/03 23:36:30    889s] (I)        2  Net group 2                     5.62%  0.03 sec  0.03 sec 
[06/03 23:36:30    889s] (I)        2  Track Assignment Kernel         5.02%  0.02 sec  0.08 sec 
[06/03 23:36:30    889s] (I)        2  Create route kernel             2.63%  0.01 sec  0.01 sec 
[06/03 23:36:30    889s] (I)        2  Update net boxes                2.33%  0.01 sec  0.04 sec 
[06/03 23:36:30    889s] (I)        2  Export DB wires                 1.56%  0.01 sec  0.01 sec 
[06/03 23:36:30    889s] (I)        2  Export 2D cong map              0.52%  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)        2  Initialization                  0.21%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        2  Others data preparation         0.11%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        3  Import route data (8T)         21.58%  0.10 sec  0.09 sec 
[06/03 23:36:30    889s] (I)        3  Import place data              13.78%  0.06 sec  0.07 sec 
[06/03 23:36:30    889s] (I)        3  Layer assignment (8T)           8.81%  0.04 sec  0.16 sec 
[06/03 23:36:30    889s] (I)        3  Phase 1g                        3.86%  0.02 sec  0.02 sec 
[06/03 23:36:30    889s] (I)        3  Phase 1a                        3.54%  0.02 sec  0.02 sec 
[06/03 23:36:30    889s] (I)        3  Phase 1h                        2.37%  0.01 sec  0.01 sec 
[06/03 23:36:30    889s] (I)        3  Generate topology (8T)          2.36%  0.01 sec  0.04 sec 
[06/03 23:36:30    889s] (I)        3  Export all nets (8T)            0.92%  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)        3  Phase 1e                        0.66%  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)        3  Phase 1b                        0.64%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        3  Set wire vias (8T)              0.48%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        4  Model blockage capacity        12.13%  0.05 sec  0.05 sec 
[06/03 23:36:30    889s] (I)        4  Read nets                       9.61%  0.04 sec  0.04 sec 
[06/03 23:36:30    889s] (I)        4  Post Routing                    5.84%  0.03 sec  0.03 sec 
[06/03 23:36:30    889s] (I)        4  Read instances and placement    4.15%  0.02 sec  0.03 sec 
[06/03 23:36:30    889s] (I)        4  Read blockages ( Layer 2-6 )    3.69%  0.02 sec  0.03 sec 
[06/03 23:36:30    889s] (I)        4  Pattern routing (8T)            2.62%  0.01 sec  0.02 sec 
[06/03 23:36:30    889s] (I)        4  Read prerouted                  1.53%  0.01 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        4  Initialize 3D grid graph        0.96%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        4  Move terms for access (8T)      0.84%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        4  Read unlegalized nets           0.57%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        4  Add via demand to 2D            0.29%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        4  Route legalization              0.23%  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        5  Initialize 3D capacity         11.24%  0.05 sec  0.05 sec 
[06/03 23:36:30    889s] (I)        5  Read PG blockages               2.12%  0.01 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        5  Read instance blockages         1.11%  0.00 sec  0.02 sec 
[06/03 23:36:30    889s] (I)        5  Legalize Blockage Violations    0.08%  0.00 sec  0.01 sec 
[06/03 23:36:30    889s] (I)        5  Read halo blockages             0.05%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[06/03 23:36:30    889s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.8 real=0:00:00.6)
[06/03 23:36:30    889s]     Routing using eGR in eGR->NR Step done.
[06/03 23:36:30    889s]     Routing using NR in eGR->NR Step...
[06/03 23:36:30    889s] 
[06/03 23:36:30    889s] CCOPT: Preparing to route 72 clock nets with NanoRoute.
[06/03 23:36:30    889s]   All net are default rule.
[06/03 23:36:30    889s]   Preferred NanoRoute mode settings: Current
[06/03 23:36:30    889s] -droutePostRouteSpreadWire auto
[06/03 23:36:30    889s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/03 23:36:30    889s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[06/03 23:36:30    889s] To increase the message display limit, refer to the product command reference manual.
[06/03 23:36:30    889s]       Clock detailed routing...
[06/03 23:36:30    889s]         NanoRoute...
[06/03 23:36:31    889s] % Begin globalDetailRoute (date=06/03 23:36:30, mem=2064.0M)
[06/03 23:36:31    889s] 
[06/03 23:36:31    889s] globalDetailRoute
[06/03 23:36:31    889s] 
[06/03 23:36:31    889s] #Start globalDetailRoute on Mon Jun  3 23:36:31 2024
[06/03 23:36:31    889s] #
[06/03 23:36:31    889s] ### Time Record (globalDetailRoute) is installed.
[06/03 23:36:31    889s] ### Time Record (Pre Callback) is installed.
[06/03 23:36:31    889s] ### Time Record (Pre Callback) is uninstalled.
[06/03 23:36:31    889s] ### Time Record (DB Import) is installed.
[06/03 23:36:31    889s] ### Time Record (Timing Data Generation) is installed.
[06/03 23:36:31    889s] ### Time Record (Timing Data Generation) is uninstalled.
[06/03 23:36:31    889s] ### Net info: total nets: 14197
[06/03 23:36:31    889s] ### Net info: dirty nets: 0
[06/03 23:36:31    889s] ### Net info: marked as disconnected nets: 0
[06/03 23:36:31    889s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=72)
[06/03 23:36:31    890s] #num needed restored net=0
[06/03 23:36:31    890s] #need_extraction net=0 (total=14197)
[06/03 23:36:31    890s] ### Net info: fully routed nets: 71
[06/03 23:36:31    890s] ### Net info: trivial (< 2 pins) nets: 182
[06/03 23:36:31    890s] ### Net info: unrouted nets: 13944
[06/03 23:36:31    890s] ### Net info: re-extraction nets: 0
[06/03 23:36:31    890s] ### Net info: selected nets: 72
[06/03 23:36:31    890s] ### Net info: ignored nets: 0
[06/03 23:36:31    890s] ### Net info: skip routing nets: 0
[06/03 23:36:31    890s] ### import design signature (5): route=962235102 fixed_route=33426298 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1326186219 dirty_area=0 del_dirty_area=0 cell=1810403289 placement=522397603 pin_access=1 inst_pattern=1
[06/03 23:36:31    890s] ### Time Record (DB Import) is uninstalled.
[06/03 23:36:31    890s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[06/03 23:36:31    890s] #Wire/Via statistics before line assignment ...
[06/03 23:36:31    890s] #Total number of nets with non-default rule or having extra spacing = 72
[06/03 23:36:31    890s] #Total wire length = 36021 um.
[06/03 23:36:31    890s] #Total half perimeter of net bounding box = 15396 um.
[06/03 23:36:31    890s] #Total wire length on LAYER metal1 = 0 um.
[06/03 23:36:31    890s] #Total wire length on LAYER metal2 = 7864 um.
[06/03 23:36:31    890s] #Total wire length on LAYER metal3 = 17985 um.
[06/03 23:36:31    890s] #Total wire length on LAYER metal4 = 10102 um.
[06/03 23:36:31    890s] #Total wire length on LAYER metal5 = 69 um.
[06/03 23:36:31    890s] #Total wire length on LAYER metal6 = 0 um.
[06/03 23:36:31    890s] #Total number of vias = 7909
[06/03 23:36:31    890s] #Up-Via Summary (total 7909):
[06/03 23:36:31    890s] #           
[06/03 23:36:31    890s] #-----------------------
[06/03 23:36:31    890s] # metal1           3043
[06/03 23:36:31    890s] # metal2           3410
[06/03 23:36:31    890s] # metal3           1446
[06/03 23:36:31    890s] # metal4             10
[06/03 23:36:31    890s] #-----------------------
[06/03 23:36:31    890s] #                  7909 
[06/03 23:36:31    890s] #
[06/03 23:36:31    890s] ### Time Record (Data Preparation) is installed.
[06/03 23:36:31    890s] #Start routing data preparation on Mon Jun  3 23:36:31 2024
[06/03 23:36:31    890s] #
[06/03 23:36:31    890s] #Minimum voltage of a net in the design = 0.000.
[06/03 23:36:31    890s] #Maximum voltage of a net in the design = 1.980.
[06/03 23:36:31    890s] #Voltage range [0.000 - 1.980] has 14195 nets.
[06/03 23:36:31    890s] #Voltage range [0.000 - 0.000] has 1 net.
[06/03 23:36:31    890s] #Voltage range [1.620 - 1.980] has 1 net.
[06/03 23:36:31    890s] #Build and mark too close pins for the same net.
[06/03 23:36:31    890s] ### Time Record (Cell Pin Access) is installed.
[06/03 23:36:31    890s] #Initial pin access analysis.
[06/03 23:36:31    893s] #Detail pin access analysis.
[06/03 23:36:31    893s] ### Time Record (Cell Pin Access) is uninstalled.
[06/03 23:36:32    894s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/03 23:36:32    894s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/03 23:36:32    894s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/03 23:36:32    894s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/03 23:36:32    894s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/03 23:36:32    894s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/03 23:36:32    894s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2080.41 (MB), peak = 2429.81 (MB)
[06/03 23:36:32    894s] #Regenerating Ggrids automatically.
[06/03 23:36:32    894s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[06/03 23:36:32    894s] #Using automatically generated G-grids.
[06/03 23:36:32    894s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[06/03 23:36:33    895s] #Done routing data preparation.
[06/03 23:36:33    895s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2083.61 (MB), peak = 2429.81 (MB)
[06/03 23:36:33    895s] ### Time Record (Data Preparation) is uninstalled.
[06/03 23:36:33    895s] #Data initialization: cpu:00:00:05, real:00:00:02, mem:2.0 GB, peak:2.4 GB --2.46 [8]--
[06/03 23:36:33    895s] 
[06/03 23:36:33    895s] Trim Metal Layers:
[06/03 23:36:33    895s] LayerId::1 widthSet size::4
[06/03 23:36:33    895s] LayerId::2 widthSet size::4
[06/03 23:36:33    895s] LayerId::3 widthSet size::4
[06/03 23:36:33    895s] LayerId::4 widthSet size::4
[06/03 23:36:33    895s] LayerId::5 widthSet size::4
[06/03 23:36:33    895s] LayerId::6 widthSet size::2
[06/03 23:36:33    895s] Updating RC grid for preRoute extraction ...
[06/03 23:36:33    895s] eee: pegSigSF::1.070000
[06/03 23:36:33    895s] Initializing multi-corner capacitance tables ... 
[06/03 23:36:33    895s] Initializing multi-corner resistance tables ...
[06/03 23:36:33    895s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:36:33    895s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:36:33    895s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:36:33    895s] eee: l::4 avDens::0.118736 usedTrk::1425.906349 availTrk::12009.088421 sigTrk::1425.906349
[06/03 23:36:33    895s] eee: l::5 avDens::0.162786 usedTrk::1319.531547 availTrk::8105.920810 sigTrk::1319.531547
[06/03 23:36:33    895s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:36:33    895s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:36:33    895s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249998 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.820500 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:36:33    895s] #Successfully loaded pre-route RC model
[06/03 23:36:33    895s] #Enabled timing driven Line Assignment.
[06/03 23:36:33    895s] ### Time Record (Line Assignment) is installed.
[06/03 23:36:33    895s] #
[06/03 23:36:33    895s] #Begin Line Assignment ...
[06/03 23:36:33    895s] #
[06/03 23:36:33    895s] #Begin build data ...
[06/03 23:36:33    895s] #
[06/03 23:36:33    895s] #Distribution of nets:
[06/03 23:36:33    895s] #     7353 ( 2         pin),   3506 ( 3         pin),   1342 ( 4         pin),
[06/03 23:36:33    895s] #      441 ( 5         pin),    415 ( 6         pin),    908 ( 7         pin),
[06/03 23:36:33    895s] #        2 (40-49      pin),      2 (50-59      pin),     40 (60-69      pin),
[06/03 23:36:33    895s] #        2 (70-79      pin),      0 (>=2000     pin).
[06/03 23:36:33    895s] #Total: 14197 nets, 14011 non-trivial nets, 71 fully global routed, 71 clocks,
[06/03 23:36:33    895s] #       71 nets have extra space, 71 nets have layer range, 71 nets have weight,
[06/03 23:36:33    895s] #       71 nets have avoid detour, 71 nets have priority.
[06/03 23:36:33    895s] #
[06/03 23:36:33    895s] #Nets in 1 layer range:
[06/03 23:36:33    895s] #   (metal3, metal4) :       71 ( 0.5%)
[06/03 23:36:33    895s] #
[06/03 23:36:33    895s] #71 nets selected.
[06/03 23:36:33    895s] #
[06/03 23:36:33    895s] #End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB --3.42 [8]--
[06/03 23:36:33    895s] #
[06/03 23:36:33    895s] #Net length summary:
[06/03 23:36:33    895s] #Layer    H-Len   V-Len         Total       #Up-Via
[06/03 23:36:33    895s] #--------------------------------------------------
[06/03 23:36:33    895s] #metal1       0       0       0(  0%)    3043( 38%)
[06/03 23:36:33    895s] #metal2       0    7863    7863( 22%)    3410( 43%)
[06/03 23:36:33    895s] #metal3   17985       0   17985( 50%)    1448( 18%)
[06/03 23:36:33    895s] #metal4       0   10102   10102( 28%)      10(  0%)
[06/03 23:36:33    895s] #metal5      69       0      69(  0%)       0(  0%)
[06/03 23:36:33    895s] #metal6       0       0       0(  0%)       0(  0%)
[06/03 23:36:33    895s] #--------------------------------------------------
[06/03 23:36:33    895s] #         18054   17966   36020          7911      
[06/03 23:36:34    897s] ### Top 1 overlap violations ...
[06/03 23:36:34    897s] ###   Net: i_clk_p_i
[06/03 23:36:34    897s] ###     metal4: (212.8300, 1210.0010, 213.1100, 1210.7990), length: 0.7980, total: 0.7980
[06/03 23:36:34    897s] ###       fixed object
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #Net length and overlap summary:
[06/03 23:36:34    897s] #Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[06/03 23:36:34    897s] #----------------------------------------------------------------------------------------------
[06/03 23:36:34    897s] #metal1      65       0      65(  0%)    3042( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/03 23:36:34    897s] #metal2       0    8885    8885( 24%)    3152( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/03 23:36:34    897s] #metal3   17769       0   17769( 49%)    1151( 16%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/03 23:36:34    897s] #metal4       0    9628    9628( 26%)       6(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/03 23:36:34    897s] #metal5      58       0      58(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/03 23:36:34    897s] #metal6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/03 23:36:34    897s] #----------------------------------------------------------------------------------------------
[06/03 23:36:34    897s] #         17894   18513   36408          7351             0            0              0        
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #Line Assignment statistics:
[06/03 23:36:34    897s] #Cpu time = 00:00:02
[06/03 23:36:34    897s] #Elapsed time = 00:00:01
[06/03 23:36:34    897s] #Increased memory = 4.46 (MB)
[06/03 23:36:34    897s] #Total memory = 2101.54 (MB)
[06/03 23:36:34    897s] #Peak memory = 2429.81 (MB)
[06/03 23:36:34    897s] #End Line Assignment: cpu:00:00:02, real:00:00:01, mem:2.1 GB, peak:2.4 GB --2.79 [8]--
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #Begin assignment summary ...
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #  Total number of segments             = 4388
[06/03 23:36:34    897s] #  Total number of overlap segments     =    1 (  0.0%)
[06/03 23:36:34    897s] #  Total number of assigned segments    = 1710 ( 39.0%)
[06/03 23:36:34    897s] #  Total number of shifted segments     =    8 (  0.2%)
[06/03 23:36:34    897s] #  Average movement of shifted segments =    5.75 tracks
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #  Total number of overlaps             =    0
[06/03 23:36:34    897s] #  Total length of overlaps             =    0 um
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #End assignment summary.
[06/03 23:36:34    897s] ### Time Record (Line Assignment) is uninstalled.
[06/03 23:36:34    897s] #Wire/Via statistics after line assignment ...
[06/03 23:36:34    897s] #Total number of nets with non-default rule or having extra spacing = 72
[06/03 23:36:34    897s] #Total wire length = 34351 um.
[06/03 23:36:34    897s] #Total half perimeter of net bounding box = 15456 um.
[06/03 23:36:34    897s] #Total wire length on LAYER metal1 = 17 um.
[06/03 23:36:34    897s] #Total wire length on LAYER metal2 = 6878 um.
[06/03 23:36:34    897s] #Total wire length on LAYER metal3 = 17770 um.
[06/03 23:36:34    897s] #Total wire length on LAYER metal4 = 9628 um.
[06/03 23:36:34    897s] #Total wire length on LAYER metal5 = 59 um.
[06/03 23:36:34    897s] #Total wire length on LAYER metal6 = 0 um.
[06/03 23:36:34    897s] #Total number of vias = 7351
[06/03 23:36:34    897s] #Up-Via Summary (total 7351):
[06/03 23:36:34    897s] #           
[06/03 23:36:34    897s] #-----------------------
[06/03 23:36:34    897s] # metal1           3042
[06/03 23:36:34    897s] # metal2           3152
[06/03 23:36:34    897s] # metal3           1151
[06/03 23:36:34    897s] # metal4              6
[06/03 23:36:34    897s] #-----------------------
[06/03 23:36:34    897s] #                  7351 
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #Routing data preparation, pin analysis, line assignment statistics:
[06/03 23:36:34    897s] #Cpu time = 00:00:07
[06/03 23:36:34    897s] #Elapsed time = 00:00:03
[06/03 23:36:34    897s] #Increased memory = 14.88 (MB)
[06/03 23:36:34    897s] #Total memory = 2085.43 (MB)
[06/03 23:36:34    897s] #Peak memory = 2429.81 (MB)
[06/03 23:36:34    897s] #RTESIG:78da9593514fc32010c77df6535cd81e6ae22607b4a50fbe98f8aa66515f175c59d3d882
[06/03 23:36:34    897s] #       01aad9b797a98999a97423bc00bfdcddff7fc76cfe7cbb02c270897ce191d235c2dd8a31
[06/03 23:36:34    897s] #       1af782a2a0570cd7f1e9e9869ccfe6f70f8f0c0828efdbc6ac7b5bebeb4d6737af10dabe
[06/03 23:36:34    897s] #       35cdf70d12c87c70f17c0983d70ebc0e219e2e7e029410dca0217bb1b61b259057b0559d
[06/03 23:36:34    897s] #       4f318c0b6014b2d604dd6837ce54ec304ebd33aa6f3750ebad1abaf007e79c4e55961715
[06/03 23:36:34    897s] #       9060df6c679b1d74364afe689d4e0b2e640164c29492211035041bb1a09d516e37ca5552
[06/03 23:36:34    897s] #       4c5a83711d0849cb4664e234bc3a092ff26859e4a3326d867ebc64c6f8e454e43942ce97
[06/03 23:36:34    897s] #       15dd2fc8b69d55619c2c7309e4cba664d2b22800f3f40ca1e4b17bef3cdd3e948500e283
[06/03 23:36:34    897s] #       32b5727532a9dcfb61ac4996c6a894537e30a4e25765eac3a138e23f61ce8e800a3c0612
[06/03 23:36:34    897s] #       4740556cd1bf759f7d0203d26b6a
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #Skip comparing routing design signature in db-snapshot flow
[06/03 23:36:34    897s] #Using superthreading with total 8 threads.
[06/03 23:36:34    897s] ### Time Record (Detail Routing) is installed.
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #Server cad16.ee.ntu.edu.tw is up on port 60357 ...
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] ### Launching client 1 using command:
[06/03 23:36:34    897s] ### nanoroute -batch -log client_log/cad16.ee.ntu.edu.tw_32177.client_1.log -server cad16.ee.ntu.edu.tw 60357 8 1717429250 droute 
[06/03 23:36:34    897s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[06/03 23:36:34    897s] #
[06/03 23:36:34    897s] #Start Detail Routing..
[06/03 23:36:34    897s] #start initial detail routing ...
[06/03 23:36:34    897s] ### Design has 73 dirty nets
[06/03 23:36:34    897s] ### starting 8 local threads.
[06/03 23:36:35    902s] #    Client 1 from cad16.ee.ntu.edu.tw is connected
[06/03 23:36:35    902s] #    Sending design data to client 1 on host cad16.
[06/03 23:36:35    908s] ### local thread 5 exited.
[06/03 23:36:35    908s] ### local thread 3 exited.
[06/03 23:36:35    909s] ### local thread 7 exited.
[06/03 23:36:35    909s] ### local thread 6 exited.
[06/03 23:36:39    927s] ### Routing stats: routing = 33.98% drc-check-only = 4.07%
[06/03 23:36:39    927s] #   number of violations = 0
[06/03 23:36:39    927s] #    client cpu time = 00:00:11, memory = 72.25 (MB)
[06/03 23:36:39    927s] #cpu time = 00:00:30, elapsed time = 00:00:05, memory = 2092.91 (MB), peak = 2429.81 (MB)
[06/03 23:36:39    927s] #Complete Detail Routing.
[06/03 23:36:39    927s] #Total number of nets with non-default rule or having extra spacing = 72
[06/03 23:36:39    927s] #Total wire length = 39094 um.
[06/03 23:36:39    927s] #Total half perimeter of net bounding box = 15456 um.
[06/03 23:36:39    927s] #Total wire length on LAYER metal1 = 103 um.
[06/03 23:36:39    927s] #Total wire length on LAYER metal2 = 4365 um.
[06/03 23:36:39    927s] #Total wire length on LAYER metal3 = 21831 um.
[06/03 23:36:39    927s] #Total wire length on LAYER metal4 = 12740 um.
[06/03 23:36:39    927s] #Total wire length on LAYER metal5 = 56 um.
[06/03 23:36:39    927s] #Total wire length on LAYER metal6 = 0 um.
[06/03 23:36:39    927s] #Total number of vias = 7720
[06/03 23:36:39    927s] #Up-Via Summary (total 7720):
[06/03 23:36:39    927s] #           
[06/03 23:36:39    927s] #-----------------------
[06/03 23:36:39    927s] # metal1           3045
[06/03 23:36:39    927s] # metal2           2734
[06/03 23:36:39    927s] # metal3           1935
[06/03 23:36:39    927s] # metal4              6
[06/03 23:36:39    927s] #-----------------------
[06/03 23:36:39    927s] #                  7720 
[06/03 23:36:39    927s] #
[06/03 23:36:39    927s] #Total number of DRC violations = 0
[06/03 23:36:39    927s] ### Time Record (Detail Routing) is uninstalled.
[06/03 23:36:39    927s] #Cpu time = 00:00:30
[06/03 23:36:39    927s] #Elapsed time = 00:00:05
[06/03 23:36:39    927s] #Increased memory = 7.48 (MB)
[06/03 23:36:39    927s] #Total memory = 2092.93 (MB)
[06/03 23:36:39    927s] #Peak memory = 2429.81 (MB)
[06/03 23:36:39    927s] #Skip updating routing design signature in db-snapshot flow
[06/03 23:36:39    927s] #detailRoute Statistics:
[06/03 23:36:39    927s] #Cpu time = 00:00:30
[06/03 23:36:39    927s] #Elapsed time = 00:00:05
[06/03 23:36:39    927s] #Increased memory = 7.51 (MB)
[06/03 23:36:39    927s] #Total memory = 2092.94 (MB)
[06/03 23:36:39    927s] #Peak memory = 2429.81 (MB)
[06/03 23:36:39    927s] ### Time Record (DB Export) is installed.
[06/03 23:36:39    927s] ### export design design signature (10): route=569329162 fixed_route=33426298 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=812018868 dirty_area=0 del_dirty_area=0 cell=1810403289 placement=522397603 pin_access=1148104096 inst_pattern=1
[06/03 23:36:39    928s] #	no debugging net set
[06/03 23:36:39    928s] ### Time Record (DB Export) is uninstalled.
[06/03 23:36:39    928s] ### Time Record (Post Callback) is installed.
[06/03 23:36:39    928s] ### Time Record (Post Callback) is uninstalled.
[06/03 23:36:39    928s] #Client cpu time = 00:00:11
[06/03 23:36:39    928s] #Client peak memory = 230.09 (MB)
[06/03 23:36:39    928s] #
[06/03 23:36:39    928s] #globalDetailRoute statistics:
[06/03 23:36:39    928s] #Cpu time = 00:00:38
[06/03 23:36:39    928s] #Elapsed time = 00:00:08
[06/03 23:36:39    928s] #Increased memory = 37.09 (MB)
[06/03 23:36:39    928s] #Total memory = 2101.21 (MB)
[06/03 23:36:39    928s] #Peak memory = 2429.81 (MB)
[06/03 23:36:39    928s] #Number of warnings = 0
[06/03 23:36:39    928s] #Total number of warnings = 0
[06/03 23:36:39    928s] #Number of fails = 0
[06/03 23:36:39    928s] #Total number of fails = 0
[06/03 23:36:39    928s] #Complete globalDetailRoute on Mon Jun  3 23:36:39 2024
[06/03 23:36:39    928s] #
[06/03 23:36:40    928s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1148104096 inst_pattern=1
[06/03 23:36:40    928s] ### Time Record (globalDetailRoute) is uninstalled.
[06/03 23:36:40    928s] ### 
[06/03 23:36:40    928s] ###   Scalability Statistics
[06/03 23:36:40    928s] ### 
[06/03 23:36:40    928s] ### --------------------------------+----------------+----------------+----------------+
[06/03 23:36:40    928s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/03 23:36:40    928s] ### --------------------------------+----------------+----------------+----------------+
[06/03 23:36:40    928s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/03 23:36:40    928s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/03 23:36:40    928s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/03 23:36:40    928s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/03 23:36:40    928s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/03 23:36:40    928s] ###   Cell Pin Access               |        00:00:04|        00:00:01|             1.0|
[06/03 23:36:40    928s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[06/03 23:36:40    928s] ###   Detail Routing                |        00:00:30|        00:00:05|             6.1|
[06/03 23:36:40    928s] ###   Line Assignment               |        00:00:02|        00:00:01|             1.0|
[06/03 23:36:40    928s] ###   Entire Command                |        00:00:39|        00:00:10|             4.0|
[06/03 23:36:40    928s] ### --------------------------------+----------------+----------------+----------------+
[06/03 23:36:40    928s] ### 
[06/03 23:36:40    928s] % End globalDetailRoute (date=06/03 23:36:40, total cpu=0:00:38.4, real=0:00:09.0, peak res=2286.0M, current mem=2095.2M)
[06/03 23:36:40    928s]         NanoRoute done. (took cpu=0:00:27.8 real=0:00:09.7)
[06/03 23:36:40    928s]       Clock detailed routing done.
[06/03 23:36:40    928s] Skipping check of guided vs. routed net lengths.
[06/03 23:36:40    928s] Set FIXED routing status on 71 net(s)
[06/03 23:36:40    928s] Set FIXED placed status on 70 instance(s)
[06/03 23:36:40    928s]       Route Remaining Unrouted Nets...
[06/03 23:36:40    928s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[06/03 23:36:40    928s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3500.8M, EPOCH TIME: 1717429000.713197
[06/03 23:36:40    928s] All LLGs are deleted
[06/03 23:36:40    928s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3500.8M, EPOCH TIME: 1717429000.713423
[06/03 23:36:40    928s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.009, MEM:3500.8M, EPOCH TIME: 1717429000.722013
[06/03 23:36:40    928s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.009, MEM:3500.8M, EPOCH TIME: 1717429000.722395
[06/03 23:36:40    928s] ### Creating LA Mngr. totSessionCpu=0:15:28 mem=3500.8M
[06/03 23:36:40    928s] ### Creating LA Mngr, finished. totSessionCpu=0:15:28 mem=3500.8M
[06/03 23:36:40    928s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3500.77 MB )
[06/03 23:36:40    928s] (I)      ==================== Layers =====================
[06/03 23:36:40    928s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:40    928s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:36:40    928s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:40    928s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:36:40    928s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:36:40    928s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:36:40    928s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:36:40    928s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:36:40    928s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:36:40    928s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:36:40    928s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:36:40    928s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:36:40    928s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:36:40    928s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:36:40    928s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:40    928s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:36:40    928s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:36:40    928s] (I)      Started Import and model ( Curr Mem: 3500.77 MB )
[06/03 23:36:40    928s] (I)      Default pattern map key = CHIP_default.
[06/03 23:36:40    928s] (I)      == Non-default Options ==
[06/03 23:36:40    928s] (I)      Maximum routing layer                              : 6
[06/03 23:36:40    928s] (I)      Number of threads                                  : 8
[06/03 23:36:40    928s] (I)      Method to set GCell size                           : row
[06/03 23:36:40    928s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:36:40    928s] (I)      Use row-based GCell size
[06/03 23:36:40    928s] (I)      Use row-based GCell align
[06/03 23:36:40    928s] (I)      layer 0 area = 176400
[06/03 23:36:40    928s] (I)      layer 1 area = 194000
[06/03 23:36:40    928s] (I)      layer 2 area = 194000
[06/03 23:36:40    928s] (I)      layer 3 area = 194000
[06/03 23:36:40    928s] (I)      layer 4 area = 194000
[06/03 23:36:40    928s] (I)      layer 5 area = 9000000
[06/03 23:36:40    928s] (I)      GCell unit size   : 5040
[06/03 23:36:40    928s] (I)      GCell multiplier  : 1
[06/03 23:36:40    928s] (I)      GCell row height  : 5040
[06/03 23:36:40    928s] (I)      Actual row height : 5040
[06/03 23:36:40    928s] (I)      GCell align ref   : 220100 220200
[06/03 23:36:40    928s] [NR-eGR] Track table information for default rule: 
[06/03 23:36:40    928s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:36:40    928s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:36:40    928s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:36:40    928s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:36:40    928s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:36:40    928s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:36:40    928s] (I)      ================= Default via ==================
[06/03 23:36:40    928s] (I)      +---+------------------+-----------------------+
[06/03 23:36:40    928s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut       |
[06/03 23:36:40    928s] (I)      +---+------------------+-----------------------+
[06/03 23:36:40    928s] (I)      | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[06/03 23:36:40    928s] (I)      | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[06/03 23:36:40    928s] (I)      | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[06/03 23:36:40    928s] (I)      | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[06/03 23:36:40    928s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[06/03 23:36:40    928s] (I)      +---+------------------+-----------------------+
[06/03 23:36:40    928s] [NR-eGR] Read 32964 PG shapes
[06/03 23:36:40    928s] [NR-eGR] Read 0 clock shapes
[06/03 23:36:40    928s] [NR-eGR] Read 0 other shapes
[06/03 23:36:40    928s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:36:40    928s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:36:40    928s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:36:40    928s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:36:40    928s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:36:40    928s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:36:40    928s] [NR-eGR] #Other Blockages    : 0
[06/03 23:36:40    928s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:36:40    928s] [NR-eGR] Num Prerouted Nets = 71  Num Prerouted Wires = 7544
[06/03 23:36:40    928s] [NR-eGR] Read 14015 nets ( ignored 71 )
[06/03 23:36:40    928s] (I)      early_global_route_priority property id does not exist.
[06/03 23:36:40    928s] (I)      Read Num Blocks=36127  Num Prerouted Wires=7544  Num CS=0
[06/03 23:36:40    928s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 3525
[06/03 23:36:40    928s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 3530
[06/03 23:36:40    928s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 486
[06/03 23:36:40    928s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 3
[06/03 23:36:40    928s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:36:40    928s] (I)      Number of ignored nets                =     71
[06/03 23:36:40    928s] (I)      Number of connected nets              =      0
[06/03 23:36:40    928s] (I)      Number of fixed nets                  =     71.  Ignored: Yes
[06/03 23:36:40    928s] (I)      Number of clock nets                  =     72.  Ignored: No
[06/03 23:36:40    928s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:36:40    928s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:36:40    928s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:36:40    928s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:36:40    928s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:36:40    928s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:36:40    928s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:36:40    928s] (I)      Ndr track 0 does not exist
[06/03 23:36:40    928s] (I)      Ndr track 0 does not exist
[06/03 23:36:40    928s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:36:40    928s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:36:40    928s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:36:40    928s] (I)      Site width          :   620  (dbu)
[06/03 23:36:40    928s] (I)      Row height          :  5040  (dbu)
[06/03 23:36:40    928s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:36:40    928s] (I)      GCell width         :  5040  (dbu)
[06/03 23:36:40    928s] (I)      GCell height        :  5040  (dbu)
[06/03 23:36:40    928s] (I)      Grid                :   268   268     6
[06/03 23:36:40    928s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:36:40    928s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:36:40    928s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:36:40    928s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:36:40    928s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:36:40    928s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:36:40    928s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:36:40    928s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:36:40    928s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:36:40    928s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:36:40    928s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:36:40    928s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:36:40    928s] (I)      --------------------------------------------------------
[06/03 23:36:40    928s] 
[06/03 23:36:40    928s] [NR-eGR] ============ Routing rule table ============
[06/03 23:36:40    928s] [NR-eGR] Rule id: 0  Nets: 0
[06/03 23:36:40    928s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/03 23:36:40    928s] (I)                    Layer     2     3     4     5     6 
[06/03 23:36:40    928s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/03 23:36:40    928s] (I)             #Used tracks     2     2     2     2     2 
[06/03 23:36:40    928s] (I)       #Fully used tracks     1     1     1     1     1 
[06/03 23:36:40    928s] [NR-eGR] Rule id: 1  Nets: 13940
[06/03 23:36:40    928s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:36:40    928s] (I)                    Layer    2    3    4    5     6 
[06/03 23:36:40    928s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:36:40    928s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:36:40    928s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:36:40    928s] [NR-eGR] ========================================
[06/03 23:36:40    928s] [NR-eGR] 
[06/03 23:36:40    928s] (I)      =============== Blocked Tracks ===============
[06/03 23:36:40    928s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:40    928s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:36:40    928s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:40    928s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:36:40    928s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:36:40    928s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:36:40    928s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:36:40    928s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:36:40    928s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:36:40    928s] (I)      +-------+---------+----------+---------------+
[06/03 23:36:40    928s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3511.08 MB )
[06/03 23:36:40    928s] (I)      Reset routing kernel
[06/03 23:36:40    928s] (I)      Started Global Routing ( Curr Mem: 3511.08 MB )
[06/03 23:36:40    928s] (I)      totalPins=41548  totalGlobalPin=39361 (94.74%)
[06/03 23:36:40    928s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:36:40    928s] [NR-eGR] Layer group 1: route 13940 net(s) in layer range [2, 6]
[06/03 23:36:40    928s] (I)      
[06/03 23:36:40    928s] (I)      ============  Phase 1a Route ============
[06/03 23:36:40    928s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 19
[06/03 23:36:40    928s] (I)      Usage: 78763 = (37266 H, 41497 V) = (4.99% H, 5.54% V) = (1.878e+05um H, 2.091e+05um V)
[06/03 23:36:40    928s] (I)      
[06/03 23:36:40    928s] (I)      ============  Phase 1b Route ============
[06/03 23:36:41    928s] (I)      Usage: 78763 = (37266 H, 41497 V) = (4.99% H, 5.54% V) = (1.878e+05um H, 2.091e+05um V)
[06/03 23:36:41    928s] (I)      Overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 3.969655e+05um
[06/03 23:36:41    928s] (I)      Congestion metric : 0.03%H 0.04%V, 0.07%HV
[06/03 23:36:41    928s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:36:41    928s] (I)      
[06/03 23:36:41    928s] (I)      ============  Phase 1c Route ============
[06/03 23:36:41    928s] (I)      Level2 Grid: 54 x 54
[06/03 23:36:41    928s] (I)      Usage: 78763 = (37266 H, 41497 V) = (4.99% H, 5.54% V) = (1.878e+05um H, 2.091e+05um V)
[06/03 23:36:41    928s] (I)      
[06/03 23:36:41    928s] (I)      ============  Phase 1d Route ============
[06/03 23:36:41    928s] (I)      Usage: 78764 = (37267 H, 41497 V) = (4.99% H, 5.54% V) = (1.878e+05um H, 2.091e+05um V)
[06/03 23:36:41    928s] (I)      
[06/03 23:36:41    928s] (I)      ============  Phase 1e Route ============
[06/03 23:36:41    928s] (I)      Usage: 78764 = (37267 H, 41497 V) = (4.99% H, 5.54% V) = (1.878e+05um H, 2.091e+05um V)
[06/03 23:36:41    928s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 3.969706e+05um
[06/03 23:36:41    928s] (I)      
[06/03 23:36:41    928s] (I)      ============  Phase 1l Route ============
[06/03 23:36:41    929s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:36:41    929s] (I)      Layer  2:     348453     53686         2      214167      367514    (36.82%) 
[06/03 23:36:41    929s] (I)      Layer  3:     393045     49053         0      237114      406890    (36.82%) 
[06/03 23:36:41    929s] (I)      Layer  4:     310785     15220         0      260999      320682    (44.87%) 
[06/03 23:36:41    929s] (I)      Layer  5:     351804      1990         0      284139      359865    (44.12%) 
[06/03 23:36:41    929s] (I)      Layer  6:      90776        49         0       54123       91297    (37.22%) 
[06/03 23:36:41    929s] (I)      Total:       1494863    119998         2     1050541     1546247    (40.46%) 
[06/03 23:36:41    929s] (I)      
[06/03 23:36:41    929s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:36:41    929s] [NR-eGR]                        OverCon           OverCon            
[06/03 23:36:41    929s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/03 23:36:41    929s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/03 23:36:41    929s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:36:41    929s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:41    929s] [NR-eGR]  metal2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:41    929s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:41    929s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:41    929s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:41    929s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:41    929s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:36:41    929s] [NR-eGR]        Total         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:36:41    929s] [NR-eGR] 
[06/03 23:36:41    929s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.21 sec, Curr Mem: 3522.08 MB )
[06/03 23:36:41    929s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:36:41    929s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:36:41    929s] (I)      ============= Track Assignment ============
[06/03 23:36:41    929s] (I)      Started Track Assignment (8T) ( Curr Mem: 3522.08 MB )
[06/03 23:36:41    929s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:36:41    929s] (I)      Run Multi-thread track assignment
[06/03 23:36:41    929s] (I)      Finished Track Assignment (8T) ( CPU: 0.40 sec, Real: 0.07 sec, Curr Mem: 3522.08 MB )
[06/03 23:36:41    929s] (I)      Started Export ( Curr Mem: 3522.08 MB )
[06/03 23:36:41    929s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:36:41    929s] [NR-eGR] ------------------------------------
[06/03 23:36:41    929s] [NR-eGR]  metal1  (1H)           103   44570 
[06/03 23:36:41    929s] [NR-eGR]  metal2  (2V)        186153   57410 
[06/03 23:36:41    929s] [NR-eGR]  metal3  (3H)        203589    3663 
[06/03 23:36:41    929s] [NR-eGR]  metal4  (4V)         50884     164 
[06/03 23:36:41    929s] [NR-eGR]  metal5  (5H)          9899       4 
[06/03 23:36:41    929s] [NR-eGR]  metal6  (6V)           247       0 
[06/03 23:36:41    929s] [NR-eGR] ------------------------------------
[06/03 23:36:41    929s] [NR-eGR]          Total       450874  105811 
[06/03 23:36:41    929s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:41    929s] [NR-eGR] Total half perimeter of net bounding box: 396335um
[06/03 23:36:41    929s] [NR-eGR] Total length: 450874um, number of vias: 105811
[06/03 23:36:41    929s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:41    929s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/03 23:36:41    929s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:36:41    929s] (I)      Finished Export ( CPU: 0.20 sec, Real: 0.08 sec, Curr Mem: 3514.08 MB )
[06/03 23:36:41    929s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.34 sec, Real: 0.57 sec, Curr Mem: 3507.08 MB )
[06/03 23:36:41    929s] (I)      ======================================== Runtime Summary ========================================
[06/03 23:36:41    929s] (I)       Step                                              %       Start      Finish      Real       CPU 
[06/03 23:36:41    929s] (I)      -------------------------------------------------------------------------------------------------
[06/03 23:36:41    929s] (I)       Early Global Route kernel                   100.00%  332.54 sec  333.10 sec  0.57 sec  1.34 sec 
[06/03 23:36:41    929s] (I)       +-Import and model                           28.66%  332.54 sec  332.70 sec  0.16 sec  0.16 sec 
[06/03 23:36:41    929s] (I)       | +-Create place DB                          12.06%  332.54 sec  332.61 sec  0.07 sec  0.07 sec 
[06/03 23:36:41    929s] (I)       | | +-Import place data                      12.02%  332.54 sec  332.61 sec  0.07 sec  0.07 sec 
[06/03 23:36:41    929s] (I)       | | | +-Read instances and placement          3.77%  332.54 sec  332.56 sec  0.02 sec  0.02 sec 
[06/03 23:36:41    929s] (I)       | | | +-Read nets                             8.13%  332.56 sec  332.61 sec  0.05 sec  0.05 sec 
[06/03 23:36:41    929s] (I)       | +-Create route DB                          13.52%  332.61 sec  332.69 sec  0.08 sec  0.07 sec 
[06/03 23:36:41    929s] (I)       | | +-Import route data (8T)                 13.38%  332.61 sec  332.69 sec  0.08 sec  0.07 sec 
[06/03 23:36:41    929s] (I)       | | | +-Read blockages ( Layer 2-6 )          2.25%  332.62 sec  332.63 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Read routing blockages              0.00%  332.62 sec  332.62 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Read instance blockages             0.90%  332.62 sec  332.62 sec  0.01 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Read PG blockages                   0.96%  332.62 sec  332.63 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Read clock blockages                0.01%  332.63 sec  332.63 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Read other blockages                0.01%  332.63 sec  332.63 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Read halo blockages                 0.05%  332.63 sec  332.63 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Read boundary cut boxes             0.00%  332.63 sec  332.63 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | +-Read blackboxes                       0.01%  332.63 sec  332.63 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | +-Read prerouted                        0.70%  332.63 sec  332.63 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | +-Read unlegalized nets                 0.36%  332.63 sec  332.64 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | +-Read nets                             1.23%  332.64 sec  332.64 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | | +-Set up via pillars                    0.02%  332.64 sec  332.64 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | +-Initialize 3D grid graph              0.37%  332.65 sec  332.65 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | +-Model blockage capacity               6.40%  332.65 sec  332.68 sec  0.04 sec  0.04 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Initialize 3D capacity              5.90%  332.65 sec  332.68 sec  0.03 sec  0.04 sec 
[06/03 23:36:41    929s] (I)       | +-Read aux data                             0.00%  332.69 sec  332.69 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | +-Others data preparation                   0.24%  332.69 sec  332.69 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | +-Create route kernel                       2.16%  332.69 sec  332.70 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       +-Global Routing                             37.10%  332.71 sec  332.92 sec  0.21 sec  0.54 sec 
[06/03 23:36:41    929s] (I)       | +-Initialization                            0.89%  332.71 sec  332.71 sec  0.01 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | +-Net group 1                              33.06%  332.71 sec  332.90 sec  0.19 sec  0.51 sec 
[06/03 23:36:41    929s] (I)       | | +-Generate topology (8T)                  1.40%  332.71 sec  332.72 sec  0.01 sec  0.03 sec 
[06/03 23:36:41    929s] (I)       | | +-Phase 1a                                9.25%  332.74 sec  332.79 sec  0.05 sec  0.18 sec 
[06/03 23:36:41    929s] (I)       | | | +-Pattern routing (8T)                  6.45%  332.74 sec  332.77 sec  0.04 sec  0.16 sec 
[06/03 23:36:41    929s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.30%  332.77 sec  332.78 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | | +-Add via demand to 2D                  1.27%  332.78 sec  332.79 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | +-Phase 1b                                2.16%  332.79 sec  332.80 sec  0.01 sec  0.02 sec 
[06/03 23:36:41    929s] (I)       | | | +-Monotonic routing (8T)                2.00%  332.79 sec  332.80 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | +-Phase 1c                                1.45%  332.80 sec  332.81 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | | +-Two level Routing                     1.40%  332.80 sec  332.81 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Two Level Routing (Regular)         0.86%  332.80 sec  332.81 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Two Level Routing (Strong)          0.20%  332.81 sec  332.81 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       | | +-Phase 1d                                3.86%  332.81 sec  332.83 sec  0.02 sec  0.05 sec 
[06/03 23:36:41    929s] (I)       | | | +-Detoured routing (8T)                 3.79%  332.81 sec  332.83 sec  0.02 sec  0.05 sec 
[06/03 23:36:41    929s] (I)       | | +-Phase 1e                                0.80%  332.83 sec  332.84 sec  0.00 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | | +-Route legalization                    0.67%  332.83 sec  332.84 sec  0.00 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | | | +-Legalize Blockage Violations        0.63%  332.83 sec  332.84 sec  0.00 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | | +-Phase 1l                               10.86%  332.84 sec  332.90 sec  0.06 sec  0.20 sec 
[06/03 23:36:41    929s] (I)       | | | +-Layer assignment (8T)                 9.44%  332.85 sec  332.90 sec  0.05 sec  0.20 sec 
[06/03 23:36:41    929s] (I)       | +-Clean cong LA                             0.00%  332.90 sec  332.90 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       +-Export 3D cong map                          3.25%  332.92 sec  332.94 sec  0.02 sec  0.02 sec 
[06/03 23:36:41    929s] (I)       | +-Export 2D cong map                        0.40%  332.93 sec  332.94 sec  0.00 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       +-Extract Global 3D Wires                     0.58%  332.94 sec  332.94 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       +-Track Assignment (8T)                      11.82%  332.94 sec  333.01 sec  0.07 sec  0.40 sec 
[06/03 23:36:41    929s] (I)       | +-Initialization                            0.69%  332.94 sec  332.94 sec  0.00 sec  0.01 sec 
[06/03 23:36:41    929s] (I)       | +-Track Assignment Kernel                  10.98%  332.94 sec  333.01 sec  0.06 sec  0.39 sec 
[06/03 23:36:41    929s] (I)       | +-Free Memory                               0.01%  333.01 sec  333.01 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       +-Export                                     14.66%  333.01 sec  333.09 sec  0.08 sec  0.20 sec 
[06/03 23:36:41    929s] (I)       | +-Export DB wires                           7.25%  333.01 sec  333.05 sec  0.04 sec  0.12 sec 
[06/03 23:36:41    929s] (I)       | | +-Export all nets (8T)                    5.33%  333.01 sec  333.04 sec  0.03 sec  0.09 sec 
[06/03 23:36:41    929s] (I)       | | +-Set wire vias (8T)                      0.98%  333.04 sec  333.05 sec  0.01 sec  0.03 sec 
[06/03 23:36:41    929s] (I)       | +-Report wirelength                         5.72%  333.05 sec  333.08 sec  0.03 sec  0.03 sec 
[06/03 23:36:41    929s] (I)       | +-Update net boxes                          1.45%  333.08 sec  333.09 sec  0.01 sec  0.04 sec 
[06/03 23:36:41    929s] (I)       | +-Update timing                             0.00%  333.09 sec  333.09 sec  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)       +-Postprocess design                          0.98%  333.09 sec  333.10 sec  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)      ======================= Summary by functions ========================
[06/03 23:36:41    929s] (I)       Lv  Step                                      %      Real       CPU 
[06/03 23:36:41    929s] (I)      ---------------------------------------------------------------------
[06/03 23:36:41    929s] (I)        0  Early Global Route kernel           100.00%  0.57 sec  1.34 sec 
[06/03 23:36:41    929s] (I)        1  Global Routing                       37.10%  0.21 sec  0.54 sec 
[06/03 23:36:41    929s] (I)        1  Import and model                     28.66%  0.16 sec  0.16 sec 
[06/03 23:36:41    929s] (I)        1  Export                               14.66%  0.08 sec  0.20 sec 
[06/03 23:36:41    929s] (I)        1  Track Assignment (8T)                11.82%  0.07 sec  0.40 sec 
[06/03 23:36:41    929s] (I)        1  Export 3D cong map                    3.25%  0.02 sec  0.02 sec 
[06/03 23:36:41    929s] (I)        1  Postprocess design                    0.98%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        1  Extract Global 3D Wires               0.58%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        2  Net group 1                          33.06%  0.19 sec  0.51 sec 
[06/03 23:36:41    929s] (I)        2  Create route DB                      13.52%  0.08 sec  0.07 sec 
[06/03 23:36:41    929s] (I)        2  Create place DB                      12.06%  0.07 sec  0.07 sec 
[06/03 23:36:41    929s] (I)        2  Track Assignment Kernel              10.98%  0.06 sec  0.39 sec 
[06/03 23:36:41    929s] (I)        2  Export DB wires                       7.25%  0.04 sec  0.12 sec 
[06/03 23:36:41    929s] (I)        2  Report wirelength                     5.72%  0.03 sec  0.03 sec 
[06/03 23:36:41    929s] (I)        2  Create route kernel                   2.16%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        2  Initialization                        1.58%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        2  Update net boxes                      1.45%  0.01 sec  0.04 sec 
[06/03 23:36:41    929s] (I)        2  Export 2D cong map                    0.40%  0.00 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        2  Others data preparation               0.24%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        3  Import route data (8T)               13.38%  0.08 sec  0.07 sec 
[06/03 23:36:41    929s] (I)        3  Import place data                    12.02%  0.07 sec  0.07 sec 
[06/03 23:36:41    929s] (I)        3  Phase 1l                             10.86%  0.06 sec  0.20 sec 
[06/03 23:36:41    929s] (I)        3  Phase 1a                              9.25%  0.05 sec  0.18 sec 
[06/03 23:36:41    929s] (I)        3  Export all nets (8T)                  5.33%  0.03 sec  0.09 sec 
[06/03 23:36:41    929s] (I)        3  Phase 1d                              3.86%  0.02 sec  0.05 sec 
[06/03 23:36:41    929s] (I)        3  Phase 1b                              2.16%  0.01 sec  0.02 sec 
[06/03 23:36:41    929s] (I)        3  Phase 1c                              1.45%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        3  Generate topology (8T)                1.40%  0.01 sec  0.03 sec 
[06/03 23:36:41    929s] (I)        3  Set wire vias (8T)                    0.98%  0.01 sec  0.03 sec 
[06/03 23:36:41    929s] (I)        3  Phase 1e                              0.80%  0.00 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        4  Layer assignment (8T)                 9.44%  0.05 sec  0.20 sec 
[06/03 23:36:41    929s] (I)        4  Read nets                             9.36%  0.05 sec  0.06 sec 
[06/03 23:36:41    929s] (I)        4  Pattern routing (8T)                  6.45%  0.04 sec  0.16 sec 
[06/03 23:36:41    929s] (I)        4  Model blockage capacity               6.40%  0.04 sec  0.04 sec 
[06/03 23:36:41    929s] (I)        4  Detoured routing (8T)                 3.79%  0.02 sec  0.05 sec 
[06/03 23:36:41    929s] (I)        4  Read instances and placement          3.77%  0.02 sec  0.02 sec 
[06/03 23:36:41    929s] (I)        4  Read blockages ( Layer 2-6 )          2.25%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        4  Monotonic routing (8T)                2.00%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        4  Two level Routing                     1.40%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        4  Pattern Routing Avoiding Blockages    1.30%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        4  Add via demand to 2D                  1.27%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        4  Read prerouted                        0.70%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        4  Route legalization                    0.67%  0.00 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        4  Initialize 3D grid graph              0.37%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        4  Read unlegalized nets                 0.36%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        5  Initialize 3D capacity                5.90%  0.03 sec  0.04 sec 
[06/03 23:36:41    929s] (I)        5  Read PG blockages                     0.96%  0.01 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        5  Read instance blockages               0.90%  0.01 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        5  Two Level Routing (Regular)           0.86%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        5  Legalize Blockage Violations          0.63%  0.00 sec  0.01 sec 
[06/03 23:36:41    929s] (I)        5  Two Level Routing (Strong)            0.20%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/03 23:36:41    929s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.4 real=0:00:00.6)
[06/03 23:36:41    929s]     Routing using NR in eGR->NR Step done.
[06/03 23:36:41    929s] Net route status summary:
[06/03 23:36:41    929s]   Clock:        72 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=71, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:41    929s]   Non-clock: 14125 (unrouted=185, trialRouted=13940, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:41    929s] 
[06/03 23:36:41    929s] CCOPT: Done with clock implementation routing.
[06/03 23:36:41    929s] 
[06/03 23:36:41    929s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:30.2 real=0:00:11.1)
[06/03 23:36:41    929s]   Clock implementation routing done.
[06/03 23:36:41    929s]   Leaving CCOpt scope - extractRC...
[06/03 23:36:41    929s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/03 23:36:41    929s] Extraction called for design 'CHIP' of instances=14125 and nets=14197 using extraction engine 'preRoute' .
[06/03 23:36:41    929s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:36:41    929s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:36:41    929s] PreRoute RC Extraction called for design CHIP.
[06/03 23:36:41    929s] RC Extraction called in multi-corner(2) mode.
[06/03 23:36:41    929s] RCMode: PreRoute
[06/03 23:36:41    929s]       RC Corner Indexes            0       1   
[06/03 23:36:41    929s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:36:41    929s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:36:41    929s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:36:41    929s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:36:41    929s] Shrink Factor                : 1.00000
[06/03 23:36:41    929s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:36:41    929s] Using capacitance table file ...
[06/03 23:36:41    929s] 
[06/03 23:36:41    929s] Trim Metal Layers:
[06/03 23:36:41    929s] LayerId::1 widthSet size::4
[06/03 23:36:41    929s] LayerId::2 widthSet size::4
[06/03 23:36:41    929s] LayerId::3 widthSet size::4
[06/03 23:36:41    929s] LayerId::4 widthSet size::4
[06/03 23:36:41    929s] LayerId::5 widthSet size::4
[06/03 23:36:41    929s] LayerId::6 widthSet size::2
[06/03 23:36:41    929s] Updating RC grid for preRoute extraction ...
[06/03 23:36:41    929s] eee: pegSigSF::1.070000
[06/03 23:36:41    929s] Initializing multi-corner capacitance tables ... 
[06/03 23:36:41    929s] Initializing multi-corner resistance tables ...
[06/03 23:36:41    929s] eee: l::1 avDens::0.104436 usedTrk::3792.079349 availTrk::36310.005502 sigTrk::3792.079349
[06/03 23:36:41    929s] eee: l::2 avDens::0.124200 usedTrk::3694.124307 availTrk::29743.352593 sigTrk::3694.124307
[06/03 23:36:41    929s] eee: l::3 avDens::0.119951 usedTrk::4040.933692 availTrk::33688.199410 sigTrk::4040.933692
[06/03 23:36:41    929s] eee: l::4 avDens::0.078431 usedTrk::2435.507538 availTrk::31053.061012 sigTrk::2435.507538
[06/03 23:36:41    929s] eee: l::5 avDens::0.092396 usedTrk::1515.939682 availTrk::16406.907674 sigTrk::1515.939682
[06/03 23:36:41    929s] eee: l::6 avDens::0.034444 usedTrk::4.900000 availTrk::142.258065 sigTrk::4.900000
[06/03 23:36:41    929s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:36:41    929s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250088 ; uaWl: 1.000000 ; uaWlH: 0.117136 ; aWlH: 0.000000 ; Pmax: 0.820400 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:36:41    930s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3501.078M)
[06/03 23:36:41    930s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/03 23:36:41    930s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/03 23:36:41    930s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/03 23:36:41    930s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/03 23:36:41    930s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/03 23:36:41    930s] End AAE Lib Interpolated Model. (MEM=3501.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:41    930s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
[06/03 23:36:41    930s]   Clock DAG stats after routing clock trees:
[06/03 23:36:41    930s]     cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:41    930s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:41    930s]     misc counts      : r=1, pp=0
[06/03 23:36:41    930s]     cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:41    930s]     cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:41    930s]     sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:41    930s]     wire capacitance : top=0.000pF, trunk=0.634pF, leaf=4.854pF, total=5.488pF
[06/03 23:36:41    930s]     wire lengths     : top=0.000um, trunk=4800.190um, leaf=34293.380um, total=39093.570um
[06/03 23:36:41    930s]     hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10528.670um, total=15255.030um
[06/03 23:36:41    930s]   Clock DAG net violations after routing clock trees:
[06/03 23:36:41    930s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:41    930s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[06/03 23:36:41    930s]     Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.217ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:41    930s]     Leaf  : target=0.222ns count=46 avg=0.202ns sd=0.009ns min=0.178ns max=0.214ns {0 <= 0.133ns, 1 <= 0.178ns, 11 <= 0.200ns, 28 <= 0.211ns, 6 <= 0.222ns}
[06/03 23:36:41    930s]   Clock DAG library cell distribution after routing clock trees {count}:
[06/03 23:36:41    930s]      Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:41    930s]    Logics: XMD: 1 
[06/03 23:36:41    930s]   Clock DAG hash after routing clock trees: 11048582234731614259 7501358920332592221
[06/03 23:36:41    930s]   Clock DAG hash after routing clock trees: 11048582234731614259 7501358920332592221
[06/03 23:36:41    930s]   Primary reporting skew groups after routing clock trees:
[06/03 23:36:41    930s]     skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:41    930s]         min path sink: Top_in/Buffer/data_buffer_reg[232]/CK
[06/03 23:36:41    930s]         max path sink: Top_in/buffer_pmp_reg[782]/CK
[06/03 23:36:41    930s]   Skew group summary after routing clock trees:
[06/03 23:36:41    930s]     skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:41    930s]   CCOpt::Phase::Routing done. (took cpu=0:00:31.0 real=0:00:11.6)
[06/03 23:36:41    930s]   CCOpt::Phase::PostConditioning...
[06/03 23:36:41    930s]   Leaving CCOpt scope - Initializing placement interface...
[06/03 23:36:41    930s] OPERPROF: Starting DPlace-Init at level 1, MEM:4442.7M, EPOCH TIME: 1717429001.879817
[06/03 23:36:41    930s] z: 2, totalTracks: 1
[06/03 23:36:41    930s] z: 4, totalTracks: 1
[06/03 23:36:41    930s] z: 6, totalTracks: 1
[06/03 23:36:41    930s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:36:41    930s] All LLGs are deleted
[06/03 23:36:41    930s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4442.7M, EPOCH TIME: 1717429001.893285
[06/03 23:36:41    930s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:4442.7M, EPOCH TIME: 1717429001.893802
[06/03 23:36:41    930s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4442.7M, EPOCH TIME: 1717429001.898852
[06/03 23:36:41    930s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4570.7M, EPOCH TIME: 1717429001.904111
[06/03 23:36:41    930s] Core basic site is core_5040
[06/03 23:36:41    930s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4570.7M, EPOCH TIME: 1717429001.918306
[06/03 23:36:41    930s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:4570.7M, EPOCH TIME: 1717429001.925194
[06/03 23:36:41    930s] Fast DP-INIT is on for default
[06/03 23:36:41    930s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:36:41    930s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.027, MEM:4570.7M, EPOCH TIME: 1717429001.931401
[06/03 23:36:41    930s] 
[06/03 23:36:41    930s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:36:41    930s] OPERPROF:     Starting CMU at level 3, MEM:4570.7M, EPOCH TIME: 1717429001.944679
[06/03 23:36:41    930s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.007, MEM:4570.7M, EPOCH TIME: 1717429001.951680
[06/03 23:36:41    930s] 
[06/03 23:36:41    930s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:36:41    930s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.057, MEM:4442.7M, EPOCH TIME: 1717429001.955464
[06/03 23:36:41    930s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4442.7M, EPOCH TIME: 1717429001.955592
[06/03 23:36:41    930s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4442.7M, EPOCH TIME: 1717429001.959516
[06/03 23:36:41    930s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4442.7MB).
[06/03 23:36:41    930s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.083, MEM:4442.7M, EPOCH TIME: 1717429001.963251
[06/03 23:36:41    930s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:41    930s]   Removing CTS place status from clock tree and sinks.
[06/03 23:36:41    930s]   Removed CTS place status from 70 clock cells (out of 73 ) and 0 clock sinks (out of 0 ).
[06/03 23:36:41    930s]   Legalizer reserving space for clock trees
[06/03 23:36:41    930s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/03 23:36:41    930s]   PostConditioning...
[06/03 23:36:41    930s]     PostConditioning active optimizations:
[06/03 23:36:41    930s]      - DRV fixing with initial upsizing, sizing and buffering
[06/03 23:36:41    930s]      - Skew fixing with sizing
[06/03 23:36:41    930s]     
[06/03 23:36:41    930s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[06/03 23:36:41    930s]     Currently running CTS, using active skew data
[06/03 23:36:41    930s]     Reset bufferability constraints...
[06/03 23:36:41    930s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[06/03 23:36:41    930s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:41    930s]     PostConditioning Upsizing To Fix DRVs...
[06/03 23:36:41    930s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 11048582234731614259 7501358920332592221
[06/03 23:36:41    930s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[06/03 23:36:42    930s]       CCOpt-PostConditioning: considered: 72, tested: 72, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[06/03 23:36:42    930s]       
[06/03 23:36:42    930s]       PRO Statistics: Fix DRVs (initial upsizing):
[06/03 23:36:42    930s]       ============================================
[06/03 23:36:42    930s]       
[06/03 23:36:42    930s]       Cell changes by Net Type:
[06/03 23:36:42    930s]       
[06/03 23:36:42    930s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    930s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/03 23:36:42    930s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    930s]       top                0            0           0            0                    0                0
[06/03 23:36:42    930s]       trunk              0            0           0            0                    0                0
[06/03 23:36:42    930s]       leaf               0            0           0            0                    0                0
[06/03 23:36:42    930s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    930s]       Total              0            0           0            0                    0                0
[06/03 23:36:42    930s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    930s]       
[06/03 23:36:42    930s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/03 23:36:42    930s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/03 23:36:42    930s]       
[06/03 23:36:42    930s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[06/03 23:36:42    930s]         cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:42    930s]         sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:42    930s]         misc counts      : r=1, pp=0
[06/03 23:36:42    930s]         cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:42    930s]         cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:42    930s]         sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:42    930s]         wire capacitance : top=0.000pF, trunk=0.634pF, leaf=4.854pF, total=5.488pF
[06/03 23:36:42    930s]         wire lengths     : top=0.000um, trunk=4800.190um, leaf=34293.380um, total=39093.570um
[06/03 23:36:42    930s]         hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10528.670um, total=15255.030um
[06/03 23:36:42    930s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[06/03 23:36:42    930s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:42    930s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[06/03 23:36:42    930s]         Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.217ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:42    930s]         Leaf  : target=0.222ns count=46 avg=0.202ns sd=0.009ns min=0.178ns max=0.214ns {0 <= 0.133ns, 1 <= 0.178ns, 11 <= 0.200ns, 28 <= 0.211ns, 6 <= 0.222ns}
[06/03 23:36:42    930s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[06/03 23:36:42    930s]          Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:42    930s]        Logics: XMD: 1 
[06/03 23:36:42    930s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 11048582234731614259 7501358920332592221
[06/03 23:36:42    930s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 11048582234731614259 7501358920332592221
[06/03 23:36:42    930s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[06/03 23:36:42    930s]         skew_group clk/func_mode: insertion delay [min=1.585, max=1.645], skew [0.060 vs 0.134]
[06/03 23:36:42    930s]             min path sink: Top_in/Buffer/data_buffer_reg[232]/CK
[06/03 23:36:42    930s]             max path sink: Top_in/buffer_pmp_reg[782]/CK
[06/03 23:36:42    930s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[06/03 23:36:42    930s]         skew_group clk/func_mode: insertion delay [min=1.585, max=1.645], skew [0.060 vs 0.134]
[06/03 23:36:42    930s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:42    930s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:42    930s]     Recomputing CTS skew targets...
[06/03 23:36:42    930s]     Resolving skew group constraints...
[06/03 23:36:42    930s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[06/03 23:36:42    930s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.568ns to 1.645ns.
[06/03 23:36:42    930s] Type 'man IMPCCOPT-1059' for more detail.
[06/03 23:36:42    930s]       
[06/03 23:36:42    930s]       Slackened skew group targets:
[06/03 23:36:42    930s]       
[06/03 23:36:42    930s]       -------------------------------------------------------------
[06/03 23:36:42    930s]       Skew group       Desired    Slackened    Desired    Slackened
[06/03 23:36:42    930s]                        Target     Target       Target     Target
[06/03 23:36:42    930s]                        Max ID     Max ID       Skew       Skew
[06/03 23:36:42    930s]       -------------------------------------------------------------
[06/03 23:36:42    930s]       clk/func_mode     0.568       1.645         -           -
[06/03 23:36:42    930s]       -------------------------------------------------------------
[06/03 23:36:42    930s]       
[06/03 23:36:42    930s]       
[06/03 23:36:42    930s]     Resolving skew group constraints done.
[06/03 23:36:42    930s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/03 23:36:42    930s]     PostConditioning Fixing DRVs...
[06/03 23:36:42    931s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/03 23:36:42    931s]       CCOpt-PostConditioning: considered: 72, tested: 72, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       PRO Statistics: Fix DRVs (cell sizing):
[06/03 23:36:42    931s]       =======================================
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       Cell changes by Net Type:
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/03 23:36:42    931s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]       top                0            0           0            0                    0                0
[06/03 23:36:42    931s]       trunk              0            0           0            0                    0                0
[06/03 23:36:42    931s]       leaf               0            0           0            0                    0                0
[06/03 23:36:42    931s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]       Total              0            0           0            0                    0                0
[06/03 23:36:42    931s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/03 23:36:42    931s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[06/03 23:36:42    931s]         cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:42    931s]         sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:42    931s]         misc counts      : r=1, pp=0
[06/03 23:36:42    931s]         cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:42    931s]         cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:42    931s]         sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:42    931s]         wire capacitance : top=0.000pF, trunk=0.634pF, leaf=4.854pF, total=5.488pF
[06/03 23:36:42    931s]         wire lengths     : top=0.000um, trunk=4800.190um, leaf=34293.380um, total=39093.570um
[06/03 23:36:42    931s]         hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10528.670um, total=15255.030um
[06/03 23:36:42    931s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[06/03 23:36:42    931s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:42    931s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[06/03 23:36:42    931s]         Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.217ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:42    931s]         Leaf  : target=0.222ns count=46 avg=0.202ns sd=0.009ns min=0.178ns max=0.214ns {0 <= 0.133ns, 1 <= 0.178ns, 11 <= 0.200ns, 28 <= 0.211ns, 6 <= 0.222ns}
[06/03 23:36:42    931s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[06/03 23:36:42    931s]          Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:42    931s]        Logics: XMD: 1 
[06/03 23:36:42    931s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[06/03 23:36:42    931s]         skew_group clk/func_mode: insertion delay [min=1.585, max=1.645], skew [0.060 vs 0.134]
[06/03 23:36:42    931s]             min path sink: Top_in/Buffer/data_buffer_reg[232]/CK
[06/03 23:36:42    931s]             max path sink: Top_in/buffer_pmp_reg[782]/CK
[06/03 23:36:42    931s]       Skew group summary after 'PostConditioning Fixing DRVs':
[06/03 23:36:42    931s]         skew_group clk/func_mode: insertion delay [min=1.585, max=1.645], skew [0.060 vs 0.134]
[06/03 23:36:42    931s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:42    931s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:42    931s]     Buffering to fix DRVs...
[06/03 23:36:42    931s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[06/03 23:36:42    931s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/03 23:36:42    931s]     Inserted 0 buffers and inverters.
[06/03 23:36:42    931s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[06/03 23:36:42    931s]     CCOpt-PostConditioning: nets considered: 72, nets tested: 72, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[06/03 23:36:42    931s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[06/03 23:36:42    931s]       cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:42    931s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:42    931s]       misc counts      : r=1, pp=0
[06/03 23:36:42    931s]       cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:42    931s]       cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:42    931s]       sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:42    931s]       wire capacitance : top=0.000pF, trunk=0.634pF, leaf=4.854pF, total=5.488pF
[06/03 23:36:42    931s]       wire lengths     : top=0.000um, trunk=4800.190um, leaf=34293.380um, total=39093.570um
[06/03 23:36:42    931s]       hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10528.670um, total=15255.030um
[06/03 23:36:42    931s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[06/03 23:36:42    931s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:42    931s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[06/03 23:36:42    931s]       Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.217ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:42    931s]       Leaf  : target=0.222ns count=46 avg=0.202ns sd=0.009ns min=0.178ns max=0.214ns {0 <= 0.133ns, 1 <= 0.178ns, 11 <= 0.200ns, 28 <= 0.211ns, 6 <= 0.222ns}
[06/03 23:36:42    931s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[06/03 23:36:42    931s]        Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:42    931s]      Logics: XMD: 1 
[06/03 23:36:42    931s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[06/03 23:36:42    931s]       skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:42    931s]           min path sink: Top_in/Buffer/data_buffer_reg[232]/CK
[06/03 23:36:42    931s]           max path sink: Top_in/buffer_pmp_reg[782]/CK
[06/03 23:36:42    931s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[06/03 23:36:42    931s]       skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:42    931s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     Slew Diagnostics: After DRV fixing
[06/03 23:36:42    931s]     ==================================
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     Global Causes:
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     -----
[06/03 23:36:42    931s]     Cause
[06/03 23:36:42    931s]     -----
[06/03 23:36:42    931s]       (empty table)
[06/03 23:36:42    931s]     -----
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     Top 5 overslews:
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     ---------------------------------
[06/03 23:36:42    931s]     Overslew    Causes    Driving Pin
[06/03 23:36:42    931s]     ---------------------------------
[06/03 23:36:42    931s]       (empty table)
[06/03 23:36:42    931s]     ---------------------------------
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     -------------------
[06/03 23:36:42    931s]     Cause    Occurences
[06/03 23:36:42    931s]     -------------------
[06/03 23:36:42    931s]       (empty table)
[06/03 23:36:42    931s]     -------------------
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     Violation diagnostics counts from the 1 nodes that have violations:
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     ------------------------------------------------
[06/03 23:36:42    931s]     Cause                                 Occurences
[06/03 23:36:42    931s]     ------------------------------------------------
[06/03 23:36:42    931s]     Sizing not permitted                      1
[06/03 23:36:42    931s]     Cannot buffer as net is dont touch        1
[06/03 23:36:42    931s]     ------------------------------------------------
[06/03 23:36:42    931s]     
[06/03 23:36:42    931s]     PostConditioning Fixing Skew by cell sizing...
[06/03 23:36:42    931s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]       Path optimization required 0 stage delay updates 
[06/03 23:36:42    931s]       Resized 0 clock insts to decrease delay.
[06/03 23:36:42    931s]       Fixing short paths with downsize only
[06/03 23:36:42    931s]       Path optimization required 0 stage delay updates 
[06/03 23:36:42    931s]       Resized 0 clock insts to increase delay.
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       PRO Statistics: Fix Skew (cell sizing):
[06/03 23:36:42    931s]       =======================================
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       Cell changes by Net Type:
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/03 23:36:42    931s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]       top                0            0           0            0                    0                0
[06/03 23:36:42    931s]       trunk              0            0           0            0                    0                0
[06/03 23:36:42    931s]       leaf               0            0           0            0                    0                0
[06/03 23:36:42    931s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]       Total              0            0           0            0                    0                0
[06/03 23:36:42    931s]       -------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/03 23:36:42    931s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/03 23:36:42    931s]       
[06/03 23:36:42    931s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[06/03 23:36:42    931s]         cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:42    931s]         sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:42    931s]         misc counts      : r=1, pp=0
[06/03 23:36:42    931s]         cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:42    931s]         cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:42    931s]         sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:42    931s]         wire capacitance : top=0.000pF, trunk=0.634pF, leaf=4.854pF, total=5.488pF
[06/03 23:36:42    931s]         wire lengths     : top=0.000um, trunk=4800.190um, leaf=34293.380um, total=39093.570um
[06/03 23:36:42    931s]         hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10528.670um, total=15255.030um
[06/03 23:36:42    931s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[06/03 23:36:42    931s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:42    931s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[06/03 23:36:42    931s]         Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.217ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:42    931s]         Leaf  : target=0.222ns count=46 avg=0.202ns sd=0.009ns min=0.178ns max=0.214ns {0 <= 0.133ns, 1 <= 0.178ns, 11 <= 0.200ns, 28 <= 0.211ns, 6 <= 0.222ns}
[06/03 23:36:42    931s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[06/03 23:36:42    931s]          Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:42    931s]        Logics: XMD: 1 
[06/03 23:36:42    931s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[06/03 23:36:42    931s]         skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:42    931s]             min path sink: Top_in/Buffer/data_buffer_reg[232]/CK
[06/03 23:36:42    931s]             max path sink: Top_in/buffer_pmp_reg[782]/CK
[06/03 23:36:42    931s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[06/03 23:36:42    931s]         skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:42    931s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/03 23:36:42    931s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:42    931s]     Reconnecting optimized routes...
[06/03 23:36:42    931s]     Reset timing graph...
[06/03 23:36:42    931s] Ignoring AAE DB Resetting ...
[06/03 23:36:42    931s]     Reset timing graph done.
[06/03 23:36:42    931s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/03 23:36:42    931s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:42    931s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[06/03 23:36:42    931s]     Set dirty flag on 0 instances, 0 nets
[06/03 23:36:42    931s]   PostConditioning done.
[06/03 23:36:42    931s] Net route status summary:
[06/03 23:36:42    931s]   Clock:        72 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=71, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:42    931s]   Non-clock: 14125 (unrouted=185, trialRouted=13940, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/03 23:36:42    931s]   Update timing and DAG stats after post-conditioning...
[06/03 23:36:42    931s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/03 23:36:42    931s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/03 23:36:42    931s] End AAE Lib Interpolated Model. (MEM=3854.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:42    931s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[06/03 23:36:42    931s]   Clock DAG stats after post-conditioning:
[06/03 23:36:42    931s]     cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:42    931s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:42    931s]     misc counts      : r=1, pp=0
[06/03 23:36:42    931s]     cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:42    931s]     cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:42    931s]     sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:42    931s]     wire capacitance : top=0.000pF, trunk=0.634pF, leaf=4.854pF, total=5.488pF
[06/03 23:36:42    931s]     wire lengths     : top=0.000um, trunk=4800.190um, leaf=34293.380um, total=39093.570um
[06/03 23:36:42    931s]     hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10528.670um, total=15255.030um
[06/03 23:36:42    931s]   Clock DAG net violations after post-conditioning:
[06/03 23:36:42    931s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:42    931s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[06/03 23:36:42    931s]     Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.217ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:42    931s]     Leaf  : target=0.222ns count=46 avg=0.202ns sd=0.009ns min=0.178ns max=0.214ns {0 <= 0.133ns, 1 <= 0.178ns, 11 <= 0.200ns, 28 <= 0.211ns, 6 <= 0.222ns}
[06/03 23:36:42    931s]   Clock DAG library cell distribution after post-conditioning {count}:
[06/03 23:36:42    931s]      Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:42    931s]    Logics: XMD: 1 
[06/03 23:36:42    931s]   Clock DAG hash after post-conditioning: 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]   Clock DAG hash after post-conditioning: 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]   Primary reporting skew groups after post-conditioning:
[06/03 23:36:42    931s]     skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:42    931s]         min path sink: Top_in/Buffer/data_buffer_reg[232]/CK
[06/03 23:36:42    931s]         max path sink: Top_in/buffer_pmp_reg[782]/CK
[06/03 23:36:42    931s]   Skew group summary after post-conditioning:
[06/03 23:36:42    931s]     skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:42    931s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.3 real=0:00:01.0)
[06/03 23:36:42    931s]   Setting CTS place status to fixed for clock tree and sinks.
[06/03 23:36:42    931s]   numClockCells = 73, numClockCellsFixed = 73, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/03 23:36:42    931s]   Post-balance tidy up or trial balance steps...
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG stats at end of CTS:
[06/03 23:36:42    931s]   ==============================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   -----------------------------------------------------------
[06/03 23:36:42    931s]   Cell type                 Count    Area         Capacitance
[06/03 23:36:42    931s]   -----------------------------------------------------------
[06/03 23:36:42    931s]   Buffers                     0          0.000       0.000
[06/03 23:36:42    931s]   Inverters                  70       3409.157       3.998
[06/03 23:36:42    931s]   Integrated Clock Gates      0          0.000       0.000
[06/03 23:36:42    931s]   Discrete Clock Gates        0          0.000       0.000
[06/03 23:36:42    931s]   Clock Logic                 1       8774.314       0.004
[06/03 23:36:42    931s]   All                        71      12183.471       4.002
[06/03 23:36:42    931s]   -----------------------------------------------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG sink counts at end of CTS:
[06/03 23:36:42    931s]   ====================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   -------------------------
[06/03 23:36:42    931s]   Sink type           Count
[06/03 23:36:42    931s]   -------------------------
[06/03 23:36:42    931s]   Regular             2903
[06/03 23:36:42    931s]   Enable Latch           0
[06/03 23:36:42    931s]   Load Capacitance       0
[06/03 23:36:42    931s]   Antenna Diode          0
[06/03 23:36:42    931s]   Node Sink              0
[06/03 23:36:42    931s]   Total               2903
[06/03 23:36:42    931s]   -------------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG wire lengths at end of CTS:
[06/03 23:36:42    931s]   =====================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   --------------------
[06/03 23:36:42    931s]   Type     Wire Length
[06/03 23:36:42    931s]   --------------------
[06/03 23:36:42    931s]   Top           0.000
[06/03 23:36:42    931s]   Trunk      4800.190
[06/03 23:36:42    931s]   Leaf      34293.380
[06/03 23:36:42    931s]   Total     39093.570
[06/03 23:36:42    931s]   --------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG hp wire lengths at end of CTS:
[06/03 23:36:42    931s]   ========================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   -----------------------
[06/03 23:36:42    931s]   Type     hp Wire Length
[06/03 23:36:42    931s]   -----------------------
[06/03 23:36:42    931s]   Top            0.000
[06/03 23:36:42    931s]   Trunk       4726.360
[06/03 23:36:42    931s]   Leaf       10528.670
[06/03 23:36:42    931s]   Total      15255.030
[06/03 23:36:42    931s]   -----------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG capacitances at end of CTS:
[06/03 23:36:42    931s]   =====================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   ---------------------------------
[06/03 23:36:42    931s]   Type     Gate     Wire     Total
[06/03 23:36:42    931s]   ---------------------------------
[06/03 23:36:42    931s]   Top      0.000    0.000     0.000
[06/03 23:36:42    931s]   Trunk    4.002    0.634     4.636
[06/03 23:36:42    931s]   Leaf     5.998    4.854    10.851
[06/03 23:36:42    931s]   Total    9.999    5.488    15.487
[06/03 23:36:42    931s]   ---------------------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG sink capacitances at end of CTS:
[06/03 23:36:42    931s]   ==========================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   -----------------------------------------------
[06/03 23:36:42    931s]   Total    Average    Std. Dev.    Min      Max
[06/03 23:36:42    931s]   -----------------------------------------------
[06/03 23:36:42    931s]   5.998     0.002       0.000      0.002    0.002
[06/03 23:36:42    931s]   -----------------------------------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG net violations at end of CTS:
[06/03 23:36:42    931s]   =======================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   -----------------------------------------------------------------------------------
[06/03 23:36:42    931s]   Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[06/03 23:36:42    931s]   -----------------------------------------------------------------------------------
[06/03 23:36:42    931s]   Capacitance    pF         1       0.004       0.000      0.004    [0.004]
[06/03 23:36:42    931s]   -----------------------------------------------------------------------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG primary half-corner transition distribution at end of CTS:
[06/03 23:36:42    931s]   ====================================================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[06/03 23:36:42    931s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]   Trunk       0.222      26       0.178       0.040      0.000    0.217    {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}          -
[06/03 23:36:42    931s]   Leaf        0.222      46       0.202       0.009      0.178    0.214    {0 <= 0.133ns, 1 <= 0.178ns, 11 <= 0.200ns, 28 <= 0.211ns, 6 <= 0.222ns}         -
[06/03 23:36:42    931s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG library cell distribution at end of CTS:
[06/03 23:36:42    931s]   ==================================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   ------------------------------------------
[06/03 23:36:42    931s]   Name       Type        Inst     Inst Area 
[06/03 23:36:42    931s]                          Count    (um^2)
[06/03 23:36:42    931s]   ------------------------------------------
[06/03 23:36:42    931s]   INV12CK    inverter     65       3249.792
[06/03 23:36:42    931s]   INV8CK     inverter      3        103.118
[06/03 23:36:42    931s]   INV6CK     inverter      2         56.246
[06/03 23:36:42    931s]   XMD        logic         1       8774.314
[06/03 23:36:42    931s]   ------------------------------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Clock DAG hash at end of CTS: 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]   Clock DAG hash at end of CTS: 11048582234731614259 7501358920332592221
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Primary reporting skew groups summary at end of CTS:
[06/03 23:36:42    931s]   ====================================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]   Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/03 23:36:42    931s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]   DC_max:setup.late    clk/func_mode    1.585     1.645     0.060       0.134         0.024           0.012           1.615        0.014     100% {1.585, 1.645}
[06/03 23:36:42    931s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Skew group summary at end of CTS:
[06/03 23:36:42    931s]   =================================
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]   Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/03 23:36:42    931s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]   DC_max:setup.late    clk/func_mode    1.585     1.645     0.060       0.134         0.024           0.012           1.615        0.014     100% {1.585, 1.645}
[06/03 23:36:42    931s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Found a total of 0 clock tree pins with a slew violation.
[06/03 23:36:42    931s]   
[06/03 23:36:42    931s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/03 23:36:42    931s] Synthesizing clock trees done.
[06/03 23:36:42    931s] Tidy Up And Update Timing...
[06/03 23:36:42    931s] External - Set all clocks to propagated mode...
[06/03 23:36:42    931s] Innovus updating I/O latencies
[06/03 23:36:43    934s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:36:43    934s] #################################################################################
[06/03 23:36:43    934s] # Design Stage: PreRoute
[06/03 23:36:43    934s] # Design Name: CHIP
[06/03 23:36:43    934s] # Design Mode: 90nm
[06/03 23:36:43    934s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:36:43    934s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:36:43    934s] # Signoff Settings: SI Off 
[06/03 23:36:43    934s] #################################################################################
[06/03 23:36:44    935s] Topological Sorting (REAL = 0:00:00.0, MEM = 4478.2M, InitMEM = 4478.2M)
[06/03 23:36:44    935s] Start delay calculation (fullDC) (8 T). (MEM=4478.19)
[06/03 23:36:44    936s] End AAE Lib Interpolated Model. (MEM=4489.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:36:45    939s] Total number of fetched objects 14131
[06/03 23:36:45    940s] Total number of fetched objects 14131
[06/03 23:36:45    941s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[06/03 23:36:45    941s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[06/03 23:36:45    941s] End delay calculation. (MEM=4863.54 CPU=0:00:02.7 REAL=0:00:00.0)
[06/03 23:36:45    941s] End delay calculation (fullDC). (MEM=4863.54 CPU=0:00:05.8 REAL=0:00:01.0)
[06/03 23:36:45    941s] *** CDM Built up (cpu=0:00:07.5  real=0:00:02.0  mem= 4863.5M) ***
[06/03 23:36:45    942s] Setting all clocks to propagated mode.
[06/03 23:36:45    942s] External - Set all clocks to propagated mode done. (took cpu=0:00:10.4 real=0:00:03.0)
[06/03 23:36:45    942s] Clock DAG stats after update timingGraph:
[06/03 23:36:45    942s]   cell counts      : b=0, i=70, icg=0, dcg=0, l=1, total=71
[06/03 23:36:45    942s]   sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/03 23:36:45    942s]   misc counts      : r=1, pp=0
[06/03 23:36:45    942s]   cell areas       : b=0.000um^2, i=3409.157um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12183.471um^2
[06/03 23:36:45    942s]   cell capacitance : b=0.000pF, i=3.998pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.002pF
[06/03 23:36:45    942s]   sink capacitance : total=5.998pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/03 23:36:45    942s]   wire capacitance : top=0.000pF, trunk=0.634pF, leaf=4.854pF, total=5.488pF
[06/03 23:36:45    942s]   wire lengths     : top=0.000um, trunk=4800.190um, leaf=34293.380um, total=39093.570um
[06/03 23:36:45    942s]   hp wire lengths  : top=0.000um, trunk=4726.360um, leaf=10528.670um, total=15255.030um
[06/03 23:36:45    942s] Clock DAG net violations after update timingGraph:
[06/03 23:36:45    942s]   Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/03 23:36:45    942s] Clock DAG primary half-corner transition distribution after update timingGraph:
[06/03 23:36:45    942s]   Trunk : target=0.222ns count=26 avg=0.178ns sd=0.040ns min=0.000ns max=0.217ns {1 <= 0.133ns, 10 <= 0.178ns, 9 <= 0.200ns, 5 <= 0.211ns, 1 <= 0.222ns}
[06/03 23:36:45    942s]   Leaf  : target=0.222ns count=46 avg=0.202ns sd=0.009ns min=0.178ns max=0.214ns {0 <= 0.133ns, 1 <= 0.178ns, 11 <= 0.200ns, 28 <= 0.211ns, 6 <= 0.222ns}
[06/03 23:36:45    942s] Clock DAG library cell distribution after update timingGraph {count}:
[06/03 23:36:45    942s]    Invs: INV12CK: 65 INV8CK: 3 INV6CK: 2 
[06/03 23:36:45    942s]  Logics: XMD: 1 
[06/03 23:36:45    942s] Clock DAG hash after update timingGraph: 11048582234731614259 7501358920332592221
[06/03 23:36:45    942s] Clock DAG hash after update timingGraph: 11048582234731614259 7501358920332592221
[06/03 23:36:46    942s] Primary reporting skew groups after update timingGraph:
[06/03 23:36:46    942s]   skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:46    942s]       min path sink: Top_in/Buffer/data_buffer_reg[232]/CK
[06/03 23:36:46    942s]       max path sink: Top_in/buffer_pmp_reg[782]/CK
[06/03 23:36:46    942s] Skew group summary after update timingGraph:
[06/03 23:36:46    942s]   skew_group clk/func_mode: insertion delay [min=1.585, max=1.645, avg=1.615, sd=0.014], skew [0.060 vs 0.134], 100% {1.585, 1.645} (wid=0.073 ws=0.024) (gid=1.577 gs=0.043)
[06/03 23:36:46    942s] Logging CTS constraint violations...
[06/03 23:36:46    942s]   Clock tree clk has 1 max_capacitance violation.
[06/03 23:36:46    942s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (222.030,1348.660), in power domain auto-default. Achieved capacitance of 0.004pF.
[06/03 23:36:46    942s] Type 'man IMPCCOPT-1033' for more detail.
[06/03 23:36:46    942s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns (+/- 0.067ns) for skew group clk/func_mode. Achieved longest insertion delay of 1.645ns.
[06/03 23:36:46    942s] Type 'man IMPCCOPT-1026' for more detail.
[06/03 23:36:46    942s] Logging CTS constraint violations done.
[06/03 23:36:46    942s] Tidy Up And Update Timing done. (took cpu=0:00:10.6 real=0:00:03.1)
[06/03 23:36:46    942s] Copying last skew targets (including wire skew targets) from clk/func_mode to clk/scan_mode (the duplicate skew group).
[06/03 23:36:46    942s] Copying last insertion target (including wire insertion delay target) from clk/func_mode to clk/scan_mode (the duplicate skew group).
[06/03 23:36:46    942s] Runtime done. (took cpu=0:01:28 real=0:00:46.3)
[06/03 23:36:46    942s] Runtime Report Coverage % = 99.9
[06/03 23:36:46    942s] Runtime Summary
[06/03 23:36:46    942s] ===============
[06/03 23:36:46    942s] Clock Runtime:  (60%) Core CTS          27.77 (Init 2.60, Construction 13.33, Implementation 8.55, eGRPC 1.00, PostConditioning 1.00, Other 1.28)
[06/03 23:36:46    942s] Clock Runtime:  (29%) CTS services      13.43 (RefinePlace 1.51, EarlyGlobalClock 1.39, NanoRoute 9.68, ExtractRC 0.84, TimingAnalysis 0.00)
[06/03 23:36:46    942s] Clock Runtime:  (10%) Other CTS          5.04 (Init 0.87, CongRepair/EGR-DP 1.22, TimingUpdate 2.95, Other 0.00)
[06/03 23:36:46    942s] Clock Runtime: (100%) Total             46.24
[06/03 23:36:46    942s] 
[06/03 23:36:46    942s] 
[06/03 23:36:46    942s] Runtime Summary:
[06/03 23:36:46    942s] ================
[06/03 23:36:46    942s] 
[06/03 23:36:46    942s] ------------------------------------------------------------------------------------------------------------------
[06/03 23:36:46    942s] wall   % time  children  called  name
[06/03 23:36:46    942s] ------------------------------------------------------------------------------------------------------------------
[06/03 23:36:46    942s] 46.28  100.00   46.28      0       
[06/03 23:36:46    942s] 46.28  100.00   46.24      1     Runtime
[06/03 23:36:46    942s]  0.19    0.42    0.19      1     CCOpt::Phase::Initialization
[06/03 23:36:46    942s]  0.19    0.42    0.19      1       Check Prerequisites
[06/03 23:36:46    942s]  0.19    0.40    0.00      1         Leaving CCOpt scope - CheckPlace
[06/03 23:36:46    942s]  3.14    6.78    3.10      1     CCOpt::Phase::PreparingToBalance
[06/03 23:36:46    942s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/03 23:36:46    942s]  0.68    1.47    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/03 23:36:46    942s]  0.26    0.56    0.19      1       Legalization setup
[06/03 23:36:46    942s]  0.17    0.37    0.00      2         Leaving CCOpt scope - Initializing placement interface
[06/03 23:36:46    942s]  0.02    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[06/03 23:36:46    942s]  2.17    4.68    0.01      1       Validating CTS configuration
[06/03 23:36:46    942s]  0.00    0.00    0.00      1         Checking module port directions
[06/03 23:36:46    942s]  0.01    0.02    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/03 23:36:46    942s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[06/03 23:36:46    942s]  0.14    0.31    0.11      1     Preparing To Balance
[06/03 23:36:46    942s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[06/03 23:36:46    942s]  0.08    0.16    0.00      1       Leaving CCOpt scope - Initializing placement interface
[06/03 23:36:46    942s] 15.79   34.13   15.79      1     CCOpt::Phase::Construction
[06/03 23:36:46    942s]  5.37   11.59    5.35      1       Stage::Clustering
[06/03 23:36:46    942s]  3.42    7.38    3.26      1         Clustering
[06/03 23:36:46    942s]  0.03    0.07    0.00      1           Initialize for clustering
[06/03 23:36:46    942s]  2.22    4.79    0.00      1           Bottom-up phase
[06/03 23:36:46    942s]  1.01    2.19    0.89      1           Legalizing clock trees
[06/03 23:36:46    942s]  0.77    1.66    0.00      1             Leaving CCOpt scope - ClockRefiner
[06/03 23:36:46    942s]  0.02    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[06/03 23:36:46    942s]  0.07    0.15    0.00      1             Leaving CCOpt scope - Initializing placement interface
[06/03 23:36:46    942s]  0.04    0.08    0.00      1             Clock tree timing engine global stage delay update for DC_max:setup.late
[06/03 23:36:46    942s]  1.93    4.17    1.73      1         CongRepair After Initial Clustering
[06/03 23:36:46    942s]  1.42    3.07    1.17      1           Leaving CCOpt scope - Early Global Route
[06/03 23:36:46    942s]  0.58    1.24    0.00      1             Early Global Route - eGR only step
[06/03 23:36:46    942s]  0.60    1.29    0.00      1             Congestion Repair
[06/03 23:36:46    942s]  0.27    0.59    0.00      1           Leaving CCOpt scope - extractRC
[06/03 23:36:46    942s]  0.03    0.08    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[06/03 23:36:46    942s]  0.21    0.45    0.21      1       Stage::DRV Fixing
[06/03 23:36:46    942s]  0.09    0.20    0.00      1         Fixing clock tree slew time and max cap violations
[06/03 23:36:46    942s]  0.11    0.25    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[06/03 23:36:46    942s] 10.22   22.08   10.21      1       Stage::Insertion Delay Reduction
[06/03 23:36:46    942s]  0.06    0.14    0.00      1         Removing unnecessary root buffering
[06/03 23:36:46    942s]  0.06    0.13    0.00      1         Removing unconstrained drivers
[06/03 23:36:46    942s]  0.11    0.25    0.00      1         Reducing insertion delay 1
[06/03 23:36:46    942s]  8.22   17.76    0.00      1         Removing longest path buffering
[06/03 23:36:46    942s]  1.75    3.78    0.00      1         Reducing insertion delay 2
[06/03 23:36:46    942s]  8.70   18.80    8.70      1     CCOpt::Phase::Implementation
[06/03 23:36:46    942s]  0.66    1.42    0.64      1       Stage::Reducing Power
[06/03 23:36:46    942s]  0.12    0.26    0.00      1         Improving clock tree routing
[06/03 23:36:46    942s]  0.43    0.92    0.02      1         Reducing clock tree power 1
[06/03 23:36:46    942s]  0.02    0.03    0.00      2           Legalizing clock trees
[06/03 23:36:46    942s]  0.10    0.21    0.00      1         Reducing clock tree power 2
[06/03 23:36:46    942s]  1.83    3.96    1.73      1       Stage::Balancing
[06/03 23:36:46    942s]  1.16    2.52    1.10      1         Approximately balancing fragments step
[06/03 23:36:46    942s]  0.28    0.61    0.00      1           Resolve constraints - Approximately balancing fragments
[06/03 23:36:46    942s]  0.14    0.30    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[06/03 23:36:46    942s]  0.09    0.19    0.00      1           Moving gates to improve sub-tree skew
[06/03 23:36:46    942s]  0.51    1.10    0.00      1           Approximately balancing fragments bottom up
[06/03 23:36:46    942s]  0.08    0.18    0.00      1           Approximately balancing fragments, wire and cell delays
[06/03 23:36:46    942s]  0.12    0.26    0.00      1         Improving fragments clock skew
[06/03 23:36:46    942s]  0.28    0.61    0.22      1         Approximately balancing step
[06/03 23:36:46    942s]  0.14    0.30    0.00      1           Resolve constraints - Approximately balancing
[06/03 23:36:46    942s]  0.08    0.17    0.00      1           Approximately balancing, wire and cell delays
[06/03 23:36:46    942s]  0.07    0.14    0.00      1         Fixing clock tree overload
[06/03 23:36:46    942s]  0.10    0.22    0.00      1         Approximately balancing paths
[06/03 23:36:46    942s]  5.98   12.92    5.87      1       Stage::Polishing
[06/03 23:36:46    942s]  0.03    0.07    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/03 23:36:46    942s]  0.06    0.14    0.00      1         Merging balancing drivers for power
[06/03 23:36:46    942s]  0.11    0.24    0.00      1         Improving clock skew
[06/03 23:36:46    942s]  2.55    5.50    2.34      1         Moving gates to reduce wire capacitance
[06/03 23:36:46    942s]  0.12    0.26    0.00      2           Artificially removing short and long paths
[06/03 23:36:46    942s]  0.50    1.09    0.03      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[06/03 23:36:46    942s]  0.03    0.07    0.00      1             Legalizing clock trees
[06/03 23:36:46    942s]  0.73    1.57    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[06/03 23:36:46    942s]  0.01    0.02    0.00      1             Legalizing clock trees
[06/03 23:36:46    942s]  0.48    1.03    0.05      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[06/03 23:36:46    942s]  0.05    0.10    0.00      1             Legalizing clock trees
[06/03 23:36:46    942s]  0.51    1.11    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[06/03 23:36:46    942s]  0.01    0.02    0.00      1             Legalizing clock trees
[06/03 23:36:46    942s]  0.35    0.76    0.05      1         Reducing clock tree power 3
[06/03 23:36:46    942s]  0.04    0.08    0.00      1           Artificially removing short and long paths
[06/03 23:36:46    942s]  0.01    0.02    0.00      1           Legalizing clock trees
[06/03 23:36:46    942s]  0.11    0.23    0.00      1         Improving insertion delay
[06/03 23:36:46    942s]  2.66    5.74    2.46      1         Wire Opt OverFix
[06/03 23:36:46    942s]  2.29    4.94    2.16      1           Wire Reduction extra effort
[06/03 23:36:46    942s]  0.04    0.09    0.00      1             Artificially removing short and long paths
[06/03 23:36:46    942s]  0.04    0.08    0.00      1             Global shorten wires A0
[06/03 23:36:46    942s]  1.57    3.39    0.00      2             Move For Wirelength - core
[06/03 23:36:46    942s]  0.03    0.06    0.00      1             Global shorten wires A1
[06/03 23:36:46    942s]  0.34    0.74    0.00      1             Global shorten wires B
[06/03 23:36:46    942s]  0.14    0.31    0.00      1             Move For Wirelength - branch
[06/03 23:36:46    942s]  0.18    0.38    0.18      1           Optimizing orientation
[06/03 23:36:46    942s]  0.18    0.38    0.00      1             FlipOpt
[06/03 23:36:46    942s]  0.23    0.50    0.18      1       Stage::Updating netlist
[06/03 23:36:46    942s]  0.03    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[06/03 23:36:46    942s]  0.15    0.32    0.00      1         Leaving CCOpt scope - ClockRefiner
[06/03 23:36:46    942s]  2.45    5.29    2.12      1     CCOpt::Phase::eGRPC
[06/03 23:36:46    942s]  0.67    1.46    0.57      1       Leaving CCOpt scope - Routing Tools
[06/03 23:36:46    942s]  0.57    1.23    0.00      1         Early Global Route - eGR only step
[06/03 23:36:46    942s]  0.29    0.62    0.00      1       Leaving CCOpt scope - extractRC
[06/03 23:36:46    942s]  0.06    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[06/03 23:36:46    942s]  0.04    0.08    0.04      1       Reset bufferability constraints
[06/03 23:36:46    942s]  0.04    0.08    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/03 23:36:46    942s]  0.09    0.20    0.03      1       eGRPC Moving buffers
[06/03 23:36:46    942s]  0.03    0.07    0.00      1         Violation analysis
[06/03 23:36:46    942s]  0.20    0.44    0.03      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[06/03 23:36:46    942s]  0.02    0.05    0.00      1         Artificially removing long paths
[06/03 23:36:46    942s]  0.01    0.02    0.00      1         Reverting Artificially removing long paths
[06/03 23:36:46    942s]  0.08    0.17    0.00      1       eGRPC Fixing DRVs
[06/03 23:36:46    942s]  0.03    0.06    0.00      1       Reconnecting optimized routes
[06/03 23:36:46    942s]  0.03    0.06    0.00      1       Violation analysis
[06/03 23:36:46    942s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[06/03 23:36:46    942s]  0.59    1.28    0.00      1       Leaving CCOpt scope - ClockRefiner
[06/03 23:36:46    942s] 11.62   25.12   11.44      1     CCOpt::Phase::Routing
[06/03 23:36:46    942s] 11.09   23.96   10.87      1       Leaving CCOpt scope - Routing Tools
[06/03 23:36:46    942s]  0.57    1.22    0.00      1         Early Global Route - eGR->Nr High Frequency step
[06/03 23:36:46    942s]  9.68   20.92    0.00      1         NanoRoute
[06/03 23:36:46    942s]  0.62    1.35    0.00      1         Route Remaining Unrouted Nets
[06/03 23:36:46    942s]  0.28    0.62    0.00      1       Leaving CCOpt scope - extractRC
[06/03 23:36:46    942s]  0.06    0.14    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[06/03 23:36:46    942s]  1.00    2.16    0.78      1     CCOpt::Phase::PostConditioning
[06/03 23:36:46    942s]  0.08    0.18    0.00      1       Leaving CCOpt scope - Initializing placement interface
[06/03 23:36:46    942s]  0.00    0.00    0.00      1       Reset bufferability constraints
[06/03 23:36:46    942s]  0.13    0.27    0.00      1       PostConditioning Upsizing To Fix DRVs
[06/03 23:36:46    942s]  0.17    0.36    0.00      1       Recomputing CTS skew targets
[06/03 23:36:46    942s]  0.07    0.16    0.00      1       PostConditioning Fixing DRVs
[06/03 23:36:46    942s]  0.11    0.24    0.00      1       Buffering to fix DRVs
[06/03 23:36:46    942s]  0.13    0.28    0.00      1       PostConditioning Fixing Skew by cell sizing
[06/03 23:36:46    942s]  0.04    0.08    0.00      1       Reconnecting optimized routes
[06/03 23:36:46    942s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[06/03 23:36:46    942s]  0.06    0.12    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[06/03 23:36:46    942s]  0.12    0.27    0.00      1     Post-balance tidy up or trial balance steps
[06/03 23:36:46    942s]  3.08    6.65    2.95      1     Tidy Up And Update Timing
[06/03 23:36:46    942s]  2.95    6.38    0.00      1       External - Set all clocks to propagated mode
[06/03 23:36:46    942s] ------------------------------------------------------------------------------------------------------------------
[06/03 23:36:46    942s] 
[06/03 23:36:46    942s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/03 23:36:46    942s] Leaving CCOpt scope - Cleaning up placement interface...
[06/03 23:36:46    942s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4777.4M, EPOCH TIME: 1717429006.089406
[06/03 23:36:46    942s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.041, MEM:4097.4M, EPOCH TIME: 1717429006.130466
[06/03 23:36:46    942s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/03 23:36:46    942s] Synthesizing clock trees with CCOpt done.
[06/03 23:36:46    942s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/03 23:36:46    942s] Type 'man IMPSP-9025' for more detail.
[06/03 23:36:46    942s] Set place::cacheFPlanSiteMark to 0
[06/03 23:36:46    942s] All LLGs are deleted
[06/03 23:36:46    942s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3585.4M, EPOCH TIME: 1717429006.167901
[06/03 23:36:46    942s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:3585.4M, EPOCH TIME: 1717429006.170650
[06/03 23:36:46    942s] Info: pop threads available for lower-level modules during optimization.
[06/03 23:36:46    942s] 
[06/03 23:36:46    942s] *** Summary of all messages that are not suppressed in this session:
[06/03 23:36:46    942s] Severity  ID               Count  Summary                                  
[06/03 23:36:46    942s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[06/03 23:36:46    942s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/03 23:36:46    942s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[06/03 23:36:46    942s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[06/03 23:36:46    942s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[06/03 23:36:46    942s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[06/03 23:36:46    942s] WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. Cl...
[06/03 23:36:46    942s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[06/03 23:36:46    942s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[06/03 23:36:46    942s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[06/03 23:36:46    942s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[06/03 23:36:46    942s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[06/03 23:36:46    942s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[06/03 23:36:46    942s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[06/03 23:36:46    942s] *** Message Summary: 41 warning(s), 0 error(s)
[06/03 23:36:46    942s] 
[06/03 23:36:46    942s] *** ccopt_design #1 [finish] : cpu/real = 0:01:39.2/0:00:46.4 (2.1), totSession cpu/real = 0:15:42.6/0:13:32.5 (1.2), mem = 3585.4M
[06/03 23:36:46    942s] 
[06/03 23:36:46    942s] =============================================================================================
[06/03 23:36:46    942s]  Final TAT Report for ccopt_design #1                                           21.13-s100_1
[06/03 23:36:46    942s] =============================================================================================
[06/03 23:36:46    942s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:36:46    942s] ---------------------------------------------------------------------------------------------
[06/03 23:36:46    942s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:36:46    942s] [ IncrReplace            ]      1   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:01.3    2.3
[06/03 23:36:46    942s] [ EarlyGlobalRoute       ]      5   0:00:02.6  (   5.7 % )     0:00:02.6 /  0:00:05.1    1.9
[06/03 23:36:46    942s] [ DetailRoute            ]      1   0:00:05.0  (  10.7 % )     0:00:05.0 /  0:00:30.2    6.1
[06/03 23:36:46    942s] [ ExtractRC              ]      3   0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:00.8    1.0
[06/03 23:36:46    942s] [ FullDelayCalc          ]      1   0:00:01.1  (   2.3 % )     0:00:01.1 /  0:00:05.8    5.5
[06/03 23:36:46    942s] [ MISC                   ]          0:00:36.3  (  78.2 % )     0:00:36.3 /  0:00:55.9    1.5
[06/03 23:36:46    942s] ---------------------------------------------------------------------------------------------
[06/03 23:36:46    942s]  ccopt_design #1 TOTAL              0:00:46.4  ( 100.0 % )     0:00:46.4 /  0:01:39.2    2.1
[06/03 23:36:46    942s] ---------------------------------------------------------------------------------------------
[06/03 23:36:46    942s] 
[06/03 23:36:46    942s] #% End ccopt_design (date=06/03 23:36:46, total cpu=0:01:39, real=0:00:47.0, peak res=2286.0M, current mem=2093.7M)
[06/03 23:37:13    944s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/03 23:37:13    944s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[06/03 23:37:13    944s] *** timeDesign #2 [begin] : totSession cpu/real = 0:15:44.7/0:13:59.5 (1.1), mem = 3589.5M
[06/03 23:37:13    944s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3583.5M, EPOCH TIME: 1717429033.249948
[06/03 23:37:13    944s] All LLGs are deleted
[06/03 23:37:13    944s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3583.5M, EPOCH TIME: 1717429033.250129
[06/03 23:37:13    944s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3583.5M, EPOCH TIME: 1717429033.250246
[06/03 23:37:13    944s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3583.5M, EPOCH TIME: 1717429033.250465
[06/03 23:37:13    944s] Start to check current routing status for nets...
[06/03 23:37:13    944s] All nets are already routed correctly.
[06/03 23:37:13    944s] End to check current routing status for nets (mem=3583.5M)
[06/03 23:37:13    944s] Effort level <high> specified for reg2reg path_group
[06/03 23:37:13    946s] All LLGs are deleted
[06/03 23:37:13    946s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3639.0M, EPOCH TIME: 1717429033.856743
[06/03 23:37:13    946s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3639.0M, EPOCH TIME: 1717429033.857226
[06/03 23:37:13    946s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3639.0M, EPOCH TIME: 1717429033.862829
[06/03 23:37:13    946s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3767.0M, EPOCH TIME: 1717429033.867561
[06/03 23:37:13    946s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3767.0M, EPOCH TIME: 1717429033.881587
[06/03 23:37:13    946s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.009, MEM:3719.0M, EPOCH TIME: 1717429033.890151
[06/03 23:37:13    946s] Fast DP-INIT is on for default
[06/03 23:37:13    946s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.028, MEM:3719.0M, EPOCH TIME: 1717429033.895792
[06/03 23:37:13    946s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.040, MEM:3591.0M, EPOCH TIME: 1717429033.902456
[06/03 23:37:13    946s] All LLGs are deleted
[06/03 23:37:13    946s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3591.0M, EPOCH TIME: 1717429033.917755
[06/03 23:37:13    946s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3591.0M, EPOCH TIME: 1717429033.918211
[06/03 23:37:13    946s] Starting delay calculation for Setup views
[06/03 23:37:14    946s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:37:14    946s] #################################################################################
[06/03 23:37:14    946s] # Design Stage: PreRoute
[06/03 23:37:14    946s] # Design Name: CHIP
[06/03 23:37:14    946s] # Design Mode: 90nm
[06/03 23:37:14    946s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:37:14    946s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:37:14    946s] # Signoff Settings: SI Off 
[06/03 23:37:14    946s] #################################################################################
[06/03 23:37:14    946s] Topological Sorting (REAL = 0:00:00.0, MEM = 3589.0M, InitMEM = 3589.0M)
[06/03 23:37:14    946s] Calculate delays in BcWc mode...
[06/03 23:37:14    946s] Calculate delays in BcWc mode...
[06/03 23:37:14    946s] Start delay calculation (fullDC) (8 T). (MEM=3589)
[06/03 23:37:14    947s] End AAE Lib Interpolated Model. (MEM=3600.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:37:15    954s] Total number of fetched objects 14131
[06/03 23:37:15    954s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/03 23:37:15    954s] End delay calculation. (MEM=3912.01 CPU=0:00:06.2 REAL=0:00:01.0)
[06/03 23:37:15    954s] End delay calculation (fullDC). (MEM=3912.01 CPU=0:00:07.7 REAL=0:00:01.0)
[06/03 23:37:15    954s] *** CDM Built up (cpu=0:00:07.9  real=0:00:01.0  mem= 3912.0M) ***
[06/03 23:37:15    955s] *** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:02.0 totSessionCpu=0:15:56 mem=3912.0M)
[06/03 23:37:19    958s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.100  | -0.100  | -0.038  |
|           TNS (ns):| -9.034  | -7.493  | -1.542  |
|    Violating Paths:|   350   |   213   |   137   |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |     15 (30)      |
|   max_fanout   |      0 (0)       |     0      |     46 (46)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:37:19    958s] Density: 45.159%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[06/03 23:37:19    958s] Total CPU time: 13.85 sec
[06/03 23:37:19    958s] Total Real time: 6.0 sec
[06/03 23:37:19    958s] Total Memory Usage: 3619.234375 Mbytes
[06/03 23:37:19    958s] Info: pop threads available for lower-level modules during optimization.
[06/03 23:37:19    958s] *** timeDesign #2 [finish] : cpu/real = 0:00:13.9/0:00:06.4 (2.2), totSession cpu/real = 0:15:58.6/0:14:05.9 (1.1), mem = 3619.2M
[06/03 23:37:19    958s] 
[06/03 23:37:19    958s] =============================================================================================
[06/03 23:37:19    958s]  Final TAT Report for timeDesign #2                                             21.13-s100_1
[06/03 23:37:19    958s] =============================================================================================
[06/03 23:37:19    958s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:37:19    958s] ---------------------------------------------------------------------------------------------
[06/03 23:37:19    958s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:37:19    958s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.5 % )     0:00:05.7 /  0:00:12.0    2.1
[06/03 23:37:19    958s] [ DrvReport              ]      1   0:00:02.8  (  44.5 % )     0:00:02.8 /  0:00:01.4    0.5
[06/03 23:37:19    958s] [ TimingUpdate           ]      1   0:00:00.2  (   3.3 % )     0:00:01.9 /  0:00:09.3    4.9
[06/03 23:37:19    958s] [ FullDelayCalc          ]      1   0:00:01.7  (  26.1 % )     0:00:01.7 /  0:00:08.1    4.8
[06/03 23:37:19    958s] [ TimingReport           ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.5    3.9
[06/03 23:37:19    958s] [ GenerateReports        ]      1   0:00:00.7  (  11.0 % )     0:00:00.7 /  0:00:00.7    1.0
[06/03 23:37:19    958s] [ MISC                   ]          0:00:00.7  (  11.3 % )     0:00:00.7 /  0:00:01.8    2.5
[06/03 23:37:19    958s] ---------------------------------------------------------------------------------------------
[06/03 23:37:19    958s]  timeDesign #2 TOTAL                0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:13.9    2.2
[06/03 23:37:19    958s] ---------------------------------------------------------------------------------------------
[06/03 23:37:19    958s] 
[06/03 23:37:43    960s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[06/03 23:37:43    960s] <CMD> optDesign -postCTS
[06/03 23:37:43    960s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2209.1M, totSessionCpu=0:16:00 **
[06/03 23:37:43    960s] Info: 8 threads available for lower-level modules during optimization.
[06/03 23:37:43    960s] GigaOpt running with 8 threads.
[06/03 23:37:43    960s] **INFO: User settings:
[06/03 23:37:43    960s] setExtractRCMode -engine                            preRoute
[06/03 23:37:43    960s] setUsefulSkewMode -maxAllowedDelay                  1
[06/03 23:37:43    960s] setUsefulSkewMode -noBoundary                       false
[06/03 23:37:43    960s] setDelayCalMode -enable_high_fanout                 true
[06/03 23:37:43    960s] setDelayCalMode -engine                             aae
[06/03 23:37:43    960s] setDelayCalMode -ignoreNetLoad                      false
[06/03 23:37:43    960s] setDelayCalMode -socv_accuracy_mode                 low
[06/03 23:37:43    960s] setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
[06/03 23:37:43    960s] setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
[06/03 23:37:43    960s] setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
[06/03 23:37:43    960s] setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
[06/03 23:37:43    960s] setOptMode -drcMargin                               0
[06/03 23:37:43    960s] setOptMode -fixCap                                  true
[06/03 23:37:43    960s] setOptMode -fixDrc                                  true
[06/03 23:37:43    960s] setOptMode -fixFanoutLoad                           true
[06/03 23:37:43    960s] setOptMode -fixTran                                 true
[06/03 23:37:43    960s] setOptMode -optimizeFF                              true
[06/03 23:37:43    960s] setOptMode -preserveAllSequential                   false
[06/03 23:37:43    960s] setOptMode -setupTargetSlack                        0
[06/03 23:37:43    960s] setPlaceMode -place_design_floorplan_mode           false
[06/03 23:37:43    960s] setPlaceMode -place_detail_check_route              false
[06/03 23:37:43    960s] setPlaceMode -place_detail_preserve_routing         true
[06/03 23:37:43    960s] setPlaceMode -place_detail_remove_affected_routing  false
[06/03 23:37:43    960s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/03 23:37:43    960s] setPlaceMode -place_global_clock_gate_aware         true
[06/03 23:37:43    960s] setPlaceMode -place_global_cong_effort              auto
[06/03 23:37:43    960s] setPlaceMode -place_global_ignore_scan              true
[06/03 23:37:43    960s] setPlaceMode -place_global_ignore_spare             false
[06/03 23:37:43    960s] setPlaceMode -place_global_max_density              0.6
[06/03 23:37:43    960s] setPlaceMode -place_global_module_aware_spare       false
[06/03 23:37:43    960s] setPlaceMode -place_global_place_io_pins            false
[06/03 23:37:43    960s] setPlaceMode -place_global_reorder_scan             true
[06/03 23:37:43    960s] setPlaceMode -powerDriven                           false
[06/03 23:37:43    960s] setPlaceMode -timingDriven                          true
[06/03 23:37:43    960s] setAnalysisMode -analysisType                       bcwc
[06/03 23:37:43    960s] setAnalysisMode -checkType                          setup
[06/03 23:37:43    960s] setAnalysisMode -clkSrcPath                         true
[06/03 23:37:43    960s] setAnalysisMode -clockPropagation                   sdcControl
[06/03 23:37:43    960s] setAnalysisMode -skew                               true
[06/03 23:37:43    960s] setAnalysisMode -usefulSkew                         true
[06/03 23:37:43    960s] setAnalysisMode -virtualIPO                         false
[06/03 23:37:43    960s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/03 23:37:43    960s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/03 23:37:43    960s] 
[06/03 23:37:43    960s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/03 23:37:44    961s] Need call spDPlaceInit before registerPrioInstLoc.
[06/03 23:37:44    961s] *** optDesign #1 [begin] : totSession cpu/real = 0:16:01.0/0:14:30.4 (1.1), mem = 3619.3M
[06/03 23:37:44    961s] *** InitOpt #2 [begin] : totSession cpu/real = 0:16:01.0/0:14:30.4 (1.1), mem = 3619.3M
[06/03 23:37:44    961s] OPERPROF: Starting DPlace-Init at level 1, MEM:3619.3M, EPOCH TIME: 1717429064.161047
[06/03 23:37:44    961s] z: 2, totalTracks: 1
[06/03 23:37:44    961s] z: 4, totalTracks: 1
[06/03 23:37:44    961s] z: 6, totalTracks: 1
[06/03 23:37:44    961s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:37:44    961s] All LLGs are deleted
[06/03 23:37:44    961s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3619.3M, EPOCH TIME: 1717429064.180615
[06/03 23:37:44    961s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3619.3M, EPOCH TIME: 1717429064.181081
[06/03 23:37:44    961s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3619.3M, EPOCH TIME: 1717429064.186658
[06/03 23:37:44    961s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3747.4M, EPOCH TIME: 1717429064.191940
[06/03 23:37:44    961s] Core basic site is core_5040
[06/03 23:37:44    961s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3747.4M, EPOCH TIME: 1717429064.206634
[06/03 23:37:44    961s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.009, MEM:3748.8M, EPOCH TIME: 1717429064.215387
[06/03 23:37:44    961s] Fast DP-INIT is on for default
[06/03 23:37:44    961s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:37:44    961s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.029, MEM:3748.8M, EPOCH TIME: 1717429064.221176
[06/03 23:37:44    961s] 
[06/03 23:37:44    961s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:37:44    961s] OPERPROF:     Starting CMU at level 3, MEM:3748.8M, EPOCH TIME: 1717429064.225795
[06/03 23:37:44    961s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:3748.8M, EPOCH TIME: 1717429064.232773
[06/03 23:37:44    961s] 
[06/03 23:37:44    961s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:37:44    961s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.050, MEM:3620.8M, EPOCH TIME: 1717429064.236220
[06/03 23:37:44    961s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3620.8M, EPOCH TIME: 1717429064.236343
[06/03 23:37:44    961s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3620.8M, EPOCH TIME: 1717429064.240407
[06/03 23:37:44    961s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3620.8MB).
[06/03 23:37:44    961s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.083, MEM:3620.8M, EPOCH TIME: 1717429064.244346
[06/03 23:37:44    961s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3620.8M, EPOCH TIME: 1717429064.244595
[06/03 23:37:44    961s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.022, MEM:3620.8M, EPOCH TIME: 1717429064.266364
[06/03 23:37:44    961s] 
[06/03 23:37:44    961s] Creating Lib Analyzer ...
[06/03 23:37:44    961s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:37:44    961s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:37:44    961s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:37:44    961s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:37:44    961s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:37:44    961s] 
[06/03 23:37:44    961s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:37:49    966s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:07 mem=3626.8M
[06/03 23:37:49    966s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:07 mem=3626.8M
[06/03 23:37:49    966s] Creating Lib Analyzer, finished. 
[06/03 23:37:49    966s] Effort level <high> specified for reg2reg path_group
[06/03 23:37:50    969s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/03 23:37:50    969s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/03 23:37:50    969s] 			Cell ZMA2GSD is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell ZMA2GSD is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell ZMA2GSC is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell ZMA2GSC is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell YA2GSD is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell YA2GSD is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell YA2GSC is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell YA2GSC is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell XMD is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell XMD is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell XMC is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell XMC is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell PUI is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell PUI is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell PDIX is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell PDIX is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell PDI is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell PDI is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell BHD1 is dont_touch but not dont_use
[06/03 23:37:50    969s] 			Cell BHD1 is dont_touch but not dont_use
[06/03 23:37:50    969s] 	...
[06/03 23:37:50    969s] 	Reporting only the 20 first cells found...
[06/03 23:37:50    969s] 
[06/03 23:37:50    969s] **optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 2222.2M, totSessionCpu=0:16:10 **
[06/03 23:37:50    969s] *** optDesign -postCTS ***
[06/03 23:37:50    969s] DRC Margin: user margin 0.0; extra margin 0.2
[06/03 23:37:50    969s] Hold Target Slack: user slack 0
[06/03 23:37:50    969s] Setup Target Slack: user slack 0; extra slack 0.0
[06/03 23:37:50    969s] setUsefulSkewMode -ecoRoute false
[06/03 23:37:50    969s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3596.8M, EPOCH TIME: 1717429070.480747
[06/03 23:37:50    969s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:3628.8M, EPOCH TIME: 1717429070.513637
[06/03 23:37:50    969s] 
[06/03 23:37:50    969s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:37:50    969s] Deleting Lib Analyzer.
[06/03 23:37:50    969s] 
[06/03 23:37:50    969s] TimeStamp Deleting Cell Server End ...
[06/03 23:37:50    969s] Multi-VT timing optimization disabled based on library information.
[06/03 23:37:50    969s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:37:50    969s] 
[06/03 23:37:50    969s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:37:50    969s] Summary for sequential cells identification: 
[06/03 23:37:50    969s]   Identified SBFF number: 42
[06/03 23:37:50    969s]   Identified MBFF number: 0
[06/03 23:37:50    969s]   Identified SB Latch number: 0
[06/03 23:37:50    969s]   Identified MB Latch number: 0
[06/03 23:37:50    969s]   Not identified SBFF number: 10
[06/03 23:37:50    969s]   Not identified MBFF number: 0
[06/03 23:37:50    969s]   Not identified SB Latch number: 0
[06/03 23:37:50    969s]   Not identified MB Latch number: 0
[06/03 23:37:50    969s]   Number of sequential cells which are not FFs: 27
[06/03 23:37:50    969s]  Visiting view : av_func_mode_max
[06/03 23:37:50    969s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:37:50    969s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:37:50    969s]  Visiting view : av_scan_mode_max
[06/03 23:37:50    969s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:37:50    969s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:37:50    969s]  Visiting view : av_func_mode_min
[06/03 23:37:50    969s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:37:50    969s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:37:50    969s]  Visiting view : av_scan_mode_min
[06/03 23:37:50    969s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:37:50    969s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:37:50    969s] TLC MultiMap info (StdDelay):
[06/03 23:37:50    969s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:37:50    969s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:37:50    969s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:37:50    969s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:37:50    969s]  Setting StdDelay to: 53.9ps
[06/03 23:37:50    969s] 
[06/03 23:37:50    969s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:37:50    969s] 
[06/03 23:37:50    969s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:37:50    969s] 
[06/03 23:37:50    969s] TimeStamp Deleting Cell Server End ...
[06/03 23:37:50    969s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3628.8M, EPOCH TIME: 1717429070.626620
[06/03 23:37:50    969s] All LLGs are deleted
[06/03 23:37:50    969s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3628.8M, EPOCH TIME: 1717429070.626779
[06/03 23:37:50    969s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3628.8M, EPOCH TIME: 1717429070.626955
[06/03 23:37:50    969s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:3622.8M, EPOCH TIME: 1717429070.630295
[06/03 23:37:50    969s] Start to check current routing status for nets...
[06/03 23:37:50    969s] All nets are already routed correctly.
[06/03 23:37:50    969s] End to check current routing status for nets (mem=3622.8M)
[06/03 23:37:50    969s] All LLGs are deleted
[06/03 23:37:50    969s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3622.8M, EPOCH TIME: 1717429070.725565
[06/03 23:37:50    969s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3622.8M, EPOCH TIME: 1717429070.725971
[06/03 23:37:50    969s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3622.8M, EPOCH TIME: 1717429070.730917
[06/03 23:37:50    969s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3718.8M, EPOCH TIME: 1717429070.735238
[06/03 23:37:50    969s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3718.8M, EPOCH TIME: 1717429070.747507
[06/03 23:37:50    970s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.009, MEM:3750.9M, EPOCH TIME: 1717429070.756210
[06/03 23:37:50    970s] Fast DP-INIT is on for default
[06/03 23:37:50    970s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:3750.9M, EPOCH TIME: 1717429070.761810
[06/03 23:37:50    970s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.039, MEM:3622.8M, EPOCH TIME: 1717429070.769452
[06/03 23:37:51    971s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.100  | -0.100  | -0.038  |
|           TNS (ns):| -9.034  | -7.493  | -1.542  |
|    Violating Paths:|   350   |   213   |   137   |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |     15 (30)      |
|   max_fanout   |      0 (0)       |     0      |     46 (46)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.159%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:08, mem = 2212.5M, totSessionCpu=0:16:11 **
[06/03 23:37:51    971s] *** InitOpt #2 [finish] : cpu/real = 0:00:10.3/0:00:07.1 (1.5), totSession cpu/real = 0:16:11.3/0:14:37.5 (1.1), mem = 3619.4M
[06/03 23:37:51    971s] 
[06/03 23:37:51    971s] =============================================================================================
[06/03 23:37:51    971s]  Step TAT Report for InitOpt #2                                                 21.13-s100_1
[06/03 23:37:51    971s] =============================================================================================
[06/03 23:37:51    971s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:37:51    971s] ---------------------------------------------------------------------------------------------
[06/03 23:37:51    971s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:37:51    971s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:00.5 /  0:00:01.4    2.7
[06/03 23:37:51    971s] [ DrvReport              ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.8    2.6
[06/03 23:37:51    971s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[06/03 23:37:51    971s] [ LibAnalyzerInit        ]      1   0:00:05.2  (  74.1 % )     0:00:05.2 /  0:00:05.3    1.0
[06/03 23:37:51    971s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:37:51    971s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:37:51    971s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:37:51    971s] [ TimingReport           ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.5    3.6
[06/03 23:37:51    971s] [ MISC                   ]          0:00:01.3  (  18.4 % )     0:00:01.3 /  0:00:03.6    2.8
[06/03 23:37:51    971s] ---------------------------------------------------------------------------------------------
[06/03 23:37:51    971s]  InitOpt #2 TOTAL                   0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:10.3    1.5
[06/03 23:37:51    971s] ---------------------------------------------------------------------------------------------
[06/03 23:37:51    971s] 
[06/03 23:37:51    971s] ** INFO : this run is activating low effort ccoptDesign flow
[06/03 23:37:51    971s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:37:51    971s] ### Creating PhyDesignMc. totSessionCpu=0:16:11 mem=3619.4M
[06/03 23:37:51    971s] OPERPROF: Starting DPlace-Init at level 1, MEM:3619.4M, EPOCH TIME: 1717429071.236100
[06/03 23:37:51    971s] z: 2, totalTracks: 1
[06/03 23:37:51    971s] z: 4, totalTracks: 1
[06/03 23:37:51    971s] z: 6, totalTracks: 1
[06/03 23:37:51    971s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:37:51    971s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3619.4M, EPOCH TIME: 1717429071.253650
[06/03 23:37:51    971s] 
[06/03 23:37:51    971s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:37:51    971s] 
[06/03 23:37:51    971s]  Skipping Bad Lib Cell Checking (CMU) !
[06/03 23:37:51    971s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:3620.9M, EPOCH TIME: 1717429071.285260
[06/03 23:37:51    971s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3620.9M, EPOCH TIME: 1717429071.285437
[06/03 23:37:51    971s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3620.9M, EPOCH TIME: 1717429071.289197
[06/03 23:37:51    971s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3620.9MB).
[06/03 23:37:51    971s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.057, MEM:3620.9M, EPOCH TIME: 1717429071.292874
[06/03 23:37:51    971s] InstCnt mismatch: prevInstCnt = 13725, ttlInstCnt = 13795
[06/03 23:37:51    971s] TotalInstCnt at PhyDesignMc Initialization: 13,795
[06/03 23:37:51    971s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:11 mem=3620.9M
[06/03 23:37:51    971s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3620.9M, EPOCH TIME: 1717429071.336947
[06/03 23:37:51    971s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.019, MEM:3620.9M, EPOCH TIME: 1717429071.355910
[06/03 23:37:51    971s] TotalInstCnt at PhyDesignMc Destruction: 13,795
[06/03 23:37:51    971s] OPTC: m1 20.0 20.0
[06/03 23:37:51    972s] #optDebug: fT-E <X 2 0 0 1>
[06/03 23:37:51    972s] -congRepairInPostCTS false                 # bool, default=false, private
[06/03 23:37:51    973s] 
[06/03 23:37:51    973s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:37:51    973s] Summary for sequential cells identification: 
[06/03 23:37:51    973s]   Identified SBFF number: 42
[06/03 23:37:51    973s]   Identified MBFF number: 0
[06/03 23:37:51    973s]   Identified SB Latch number: 0
[06/03 23:37:51    973s]   Identified MB Latch number: 0
[06/03 23:37:51    973s]   Not identified SBFF number: 10
[06/03 23:37:51    973s]   Not identified MBFF number: 0
[06/03 23:37:51    973s]   Not identified SB Latch number: 0
[06/03 23:37:51    973s]   Not identified MB Latch number: 0
[06/03 23:37:51    973s]   Number of sequential cells which are not FFs: 27
[06/03 23:37:51    973s]  Visiting view : av_func_mode_max
[06/03 23:37:51    973s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:37:51    973s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:37:51    973s]  Visiting view : av_scan_mode_max
[06/03 23:37:51    973s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:37:51    973s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:37:51    973s]  Visiting view : av_func_mode_min
[06/03 23:37:51    973s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:37:51    973s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:37:51    973s]  Visiting view : av_scan_mode_min
[06/03 23:37:51    973s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:37:51    973s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:37:51    973s] TLC MultiMap info (StdDelay):
[06/03 23:37:51    973s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:37:51    973s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:37:51    973s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:37:51    973s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:37:51    973s]  Setting StdDelay to: 53.9ps
[06/03 23:37:51    973s] 
[06/03 23:37:51    973s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:37:51    973s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 107.8
[06/03 23:37:51    973s] Begin: GigaOpt Route Type Constraints Refinement
[06/03 23:37:51    973s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:16:13.7/0:14:38.2 (1.1), mem = 3590.9M
[06/03 23:37:51    973s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.11
[06/03 23:37:51    973s] ### Creating RouteCongInterface, started
[06/03 23:37:51    973s] 
[06/03 23:37:51    973s] Creating Lib Analyzer ...
[06/03 23:37:51    973s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:37:51    973s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:37:51    973s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:37:51    973s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:37:51    973s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:37:51    973s] 
[06/03 23:37:51    973s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:37:57    978s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:19 mem=3626.9M
[06/03 23:37:57    978s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:19 mem=3626.9M
[06/03 23:37:57    978s] Creating Lib Analyzer, finished. 
[06/03 23:37:57    978s] #optDebug: Start CG creation (mem=3626.9M)
[06/03 23:37:57    978s]  ...initializing CG  maxDriveDist 2921.174000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 292.117000 
[06/03 23:37:57    979s] (cpu=0:00:00.8, mem=3742.5M)
[06/03 23:37:57    979s]  ...processing cgPrt (cpu=0:00:00.8, mem=3742.5M)
[06/03 23:37:57    979s]  ...processing cgEgp (cpu=0:00:00.8, mem=3742.5M)
[06/03 23:37:57    979s]  ...processing cgPbk (cpu=0:00:00.8, mem=3742.5M)
[06/03 23:37:57    979s]  ...processing cgNrb(cpu=0:00:00.8, mem=3742.5M)
[06/03 23:37:57    979s]  ...processing cgObs (cpu=0:00:00.8, mem=3742.5M)
[06/03 23:37:57    979s]  ...processing cgCon (cpu=0:00:00.8, mem=3742.5M)
[06/03 23:37:57    979s]  ...processing cgPdm (cpu=0:00:00.8, mem=3742.5M)
[06/03 23:37:57    979s] #optDebug: Finish CG creation (cpu=0:00:00.8, mem=3742.5M)
[06/03 23:37:57    979s] ### Creating LA Mngr. totSessionCpu=0:16:20 mem=3742.5M
[06/03 23:37:57    979s] ### Creating LA Mngr, finished. totSessionCpu=0:16:20 mem=3742.5M
[06/03 23:37:57    979s] 
[06/03 23:37:57    979s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:37:57    979s] 
[06/03 23:37:57    979s] #optDebug: {0, 1.000}
[06/03 23:37:57    979s] ### Creating RouteCongInterface, finished
[06/03 23:37:58    979s] Updated routing constraints on 0 nets.
[06/03 23:37:58    979s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.11
[06/03 23:37:58    979s] Bottom Preferred Layer:
[06/03 23:37:58    979s] +---------------+------------+----------+
[06/03 23:37:58    979s] |     Layer     |    CLK     |   Rule   |
[06/03 23:37:58    979s] +---------------+------------+----------+
[06/03 23:37:58    979s] | metal3 (z=3)  |         72 | default  |
[06/03 23:37:58    979s] +---------------+------------+----------+
[06/03 23:37:58    979s] Via Pillar Rule:
[06/03 23:37:58    979s]     None
[06/03 23:37:58    979s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:06.2/0:00:06.1 (1.0), totSession cpu/real = 0:16:19.9/0:14:44.3 (1.1), mem = 3742.5M
[06/03 23:37:58    979s] 
[06/03 23:37:58    979s] =============================================================================================
[06/03 23:37:58    979s]  Step TAT Report for CongRefineRouteType #2                                     21.13-s100_1
[06/03 23:37:58    979s] =============================================================================================
[06/03 23:37:58    979s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:37:58    979s] ---------------------------------------------------------------------------------------------
[06/03 23:37:58    979s] [ LibAnalyzerInit        ]      1   0:00:05.2  (  84.7 % )     0:00:05.2 /  0:00:05.2    1.0
[06/03 23:37:58    979s] [ RouteCongInterfaceInit ]      1   0:00:00.9  (  14.8 % )     0:00:06.1 /  0:00:06.1    1.0
[06/03 23:37:58    979s] [ MISC                   ]          0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    2.7
[06/03 23:37:58    979s] ---------------------------------------------------------------------------------------------
[06/03 23:37:58    979s]  CongRefineRouteType #2 TOTAL       0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:06.2    1.0
[06/03 23:37:58    979s] ---------------------------------------------------------------------------------------------
[06/03 23:37:58    979s] 
[06/03 23:37:58    979s] End: GigaOpt Route Type Constraints Refinement
[06/03 23:37:58    979s] *** Starting optimizing excluded clock nets MEM= 3742.5M) ***
[06/03 23:37:58    979s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3742.5M) ***
[06/03 23:37:58    979s] *** Starting optimizing excluded clock nets MEM= 3742.5M) ***
[06/03 23:37:58    979s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3742.5M) ***
[06/03 23:37:58    980s] Info: Done creating the CCOpt slew target map.
[06/03 23:37:58    980s] Begin: GigaOpt high fanout net optimization
[06/03 23:37:58    980s] GigaOpt HFN: use maxLocalDensity 1.2
[06/03 23:37:58    980s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/03 23:37:58    980s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:16:20.0/0:14:44.4 (1.1), mem = 3742.5M
[06/03 23:37:58    980s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:37:58    980s] Info: 27 io nets excluded
[06/03 23:37:58    980s] Info: 71 nets with fixed/cover wires excluded.
[06/03 23:37:58    980s] Info: 72 clock nets excluded from IPO operation.
[06/03 23:37:58    980s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.12
[06/03 23:37:58    980s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:37:58    980s] ### Creating PhyDesignMc. totSessionCpu=0:16:20 mem=3742.5M
[06/03 23:37:58    980s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:37:58    980s] OPERPROF: Starting DPlace-Init at level 1, MEM:3742.5M, EPOCH TIME: 1717429078.128434
[06/03 23:37:58    980s] z: 2, totalTracks: 1
[06/03 23:37:58    980s] z: 4, totalTracks: 1
[06/03 23:37:58    980s] z: 6, totalTracks: 1
[06/03 23:37:58    980s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:37:58    980s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3742.5M, EPOCH TIME: 1717429078.147793
[06/03 23:37:58    980s] 
[06/03 23:37:58    980s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:37:58    980s] 
[06/03 23:37:58    980s]  Skipping Bad Lib Cell Checking (CMU) !
[06/03 23:37:58    980s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:3742.5M, EPOCH TIME: 1717429078.182179
[06/03 23:37:58    980s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3742.5M, EPOCH TIME: 1717429078.182369
[06/03 23:37:58    980s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:3742.5M, EPOCH TIME: 1717429078.185988
[06/03 23:37:58    980s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3742.5MB).
[06/03 23:37:58    980s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:3742.5M, EPOCH TIME: 1717429078.189445
[06/03 23:37:58    980s] TotalInstCnt at PhyDesignMc Initialization: 13,795
[06/03 23:37:58    980s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:20 mem=3742.5M
[06/03 23:37:58    980s] ### Creating RouteCongInterface, started
[06/03 23:37:58    980s] 
[06/03 23:37:58    980s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/03 23:37:58    980s] 
[06/03 23:37:58    980s] #optDebug: {0, 1.000}
[06/03 23:37:58    980s] ### Creating RouteCongInterface, finished
[06/03 23:37:58    980s] {MG  {5 0 69.8 1.29575} }
[06/03 23:37:58    980s] ### Creating LA Mngr. totSessionCpu=0:16:20 mem=3742.5M
[06/03 23:37:58    980s] ### Creating LA Mngr, finished. totSessionCpu=0:16:20 mem=3742.5M
[06/03 23:37:58    981s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:37:58    981s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:37:58    981s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:37:58    981s] Total-nets :: 14015, Stn-nets :: 4, ratio :: 0.0285408 %, Total-len 450874, Stn-len 0
[06/03 23:37:58    981s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3874.6M, EPOCH TIME: 1717429078.987769
[06/03 23:37:59    981s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.025, MEM:3688.1M, EPOCH TIME: 1717429079.012335
[06/03 23:37:59    981s] TotalInstCnt at PhyDesignMc Destruction: 13,795
[06/03 23:37:59    981s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.12
[06/03 23:37:59    981s] *** DrvOpt #4 [finish] : cpu/real = 0:00:01.4/0:00:00.9 (1.5), totSession cpu/real = 0:16:21.4/0:14:45.3 (1.1), mem = 3688.1M
[06/03 23:37:59    981s] 
[06/03 23:37:59    981s] =============================================================================================
[06/03 23:37:59    981s]  Step TAT Report for DrvOpt #4                                                  21.13-s100_1
[06/03 23:37:59    981s] =============================================================================================
[06/03 23:37:59    981s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:37:59    981s] ---------------------------------------------------------------------------------------------
[06/03 23:37:59    981s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:37:59    981s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  14.9 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:37:59    981s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.3
[06/03 23:37:59    981s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:37:59    981s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:37:59    981s] [ MISC                   ]          0:00:00.7  (  78.5 % )     0:00:00.7 /  0:00:01.1    1.5
[06/03 23:37:59    981s] ---------------------------------------------------------------------------------------------
[06/03 23:37:59    981s]  DrvOpt #4 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.4    1.5
[06/03 23:37:59    981s] ---------------------------------------------------------------------------------------------
[06/03 23:37:59    981s] 
[06/03 23:37:59    981s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/03 23:37:59    981s] End: GigaOpt high fanout net optimization
[06/03 23:37:59    982s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:37:59    982s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:00    984s] Deleting Lib Analyzer.
[06/03 23:38:00    984s] 
[06/03 23:38:00    984s] Optimization is working on the following views:
[06/03 23:38:00    984s]   Setup views: av_scan_mode_max 
[06/03 23:38:00    984s]   Hold  views: av_func_mode_min av_scan_mode_min 
[06/03 23:38:00    984s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:38:00    984s] Begin: GigaOpt Global Optimization
[06/03 23:38:00    984s] *info: use new DP (enabled)
[06/03 23:38:00    984s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/03 23:38:00    984s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:38:00    984s] Info: 27 io nets excluded
[06/03 23:38:00    984s] Info: 71 nets with fixed/cover wires excluded.
[06/03 23:38:00    984s] Info: 72 clock nets excluded from IPO operation.
[06/03 23:38:00    984s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:16:24.3/0:14:46.6 (1.1), mem = 3808.8M
[06/03 23:38:00    984s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.13
[06/03 23:38:00    984s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:38:00    984s] ### Creating PhyDesignMc. totSessionCpu=0:16:24 mem=3808.8M
[06/03 23:38:00    984s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:38:00    984s] OPERPROF: Starting DPlace-Init at level 1, MEM:3808.8M, EPOCH TIME: 1717429080.306510
[06/03 23:38:00    984s] z: 2, totalTracks: 1
[06/03 23:38:00    984s] z: 4, totalTracks: 1
[06/03 23:38:00    984s] z: 6, totalTracks: 1
[06/03 23:38:00    984s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:38:00    984s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3808.8M, EPOCH TIME: 1717429080.323082
[06/03 23:38:00    984s] 
[06/03 23:38:00    984s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:38:00    984s] 
[06/03 23:38:00    984s]  Skipping Bad Lib Cell Checking (CMU) !
[06/03 23:38:00    984s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:3840.8M, EPOCH TIME: 1717429080.355789
[06/03 23:38:00    984s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3840.8M, EPOCH TIME: 1717429080.355954
[06/03 23:38:00    984s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:3840.8M, EPOCH TIME: 1717429080.359438
[06/03 23:38:00    984s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3840.8MB).
[06/03 23:38:00    984s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.057, MEM:3840.8M, EPOCH TIME: 1717429080.363014
[06/03 23:38:00    984s] TotalInstCnt at PhyDesignMc Initialization: 13,795
[06/03 23:38:00    984s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:25 mem=3840.8M
[06/03 23:38:00    984s] ### Creating RouteCongInterface, started
[06/03 23:38:00    984s] 
[06/03 23:38:00    984s] Creating Lib Analyzer ...
[06/03 23:38:00    984s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:38:00    984s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:38:00    984s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:38:00    984s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:38:00    984s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:38:00    984s] 
[06/03 23:38:00    984s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:38:04    988s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:28 mem=3840.8M
[06/03 23:38:04    988s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:28 mem=3840.8M
[06/03 23:38:04    988s] Creating Lib Analyzer, finished. 
[06/03 23:38:04    988s] 
[06/03 23:38:04    988s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:38:04    988s] 
[06/03 23:38:04    988s] #optDebug: {0, 1.000}
[06/03 23:38:04    988s] ### Creating RouteCongInterface, finished
[06/03 23:38:04    988s] {MG  {5 0 69.8 1.29575} }
[06/03 23:38:04    988s] ### Creating LA Mngr. totSessionCpu=0:16:29 mem=3840.8M
[06/03 23:38:04    988s] ### Creating LA Mngr, finished. totSessionCpu=0:16:29 mem=3840.8M
[06/03 23:38:05    989s] *info: 27 io nets excluded
[06/03 23:38:05    989s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:38:05    989s] *info: 72 clock nets excluded
[06/03 23:38:05    989s] *info: 23 multi-driver nets excluded.
[06/03 23:38:05    989s] *info: 180 no-driver nets excluded.
[06/03 23:38:05    989s] *info: 71 nets with fixed/cover wires excluded.
[06/03 23:38:05    989s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4086.9M, EPOCH TIME: 1717429085.667351
[06/03 23:38:05    989s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4086.9M, EPOCH TIME: 1717429085.668035
[06/03 23:38:05    989s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/03 23:38:05    990s] Info: End MT loop @oiCellDelayCachingJob.
[06/03 23:38:06    990s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:38:06    990s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:06    990s] ** GigaOpt Global Opt WNS Slack -0.100  TNS Slack -9.036 
[06/03 23:38:06    990s] +--------+--------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:38:06    990s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/03 23:38:06    990s] +--------+--------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:38:06    990s] |  -0.100|  -9.036|   45.16%|   0:00:00.0| 4086.9M|av_scan_mode_max|  reg2reg| Top_in/Buffer/weight_buffer_reg[0]/D   |
[06/03 23:38:07    997s] |  -0.100|  -9.030|   45.16%|   0:00:01.0| 4372.3M|av_scan_mode_max|  reg2reg| Top_in/Buffer/weight_buffer_reg[0]/D   |
[06/03 23:38:07    998s] |  -0.093|  -8.929|   45.16%|   0:00:00.0| 4374.8M|av_scan_mode_max|  reg2reg| Top_in/Buffer/data_buffer_reg[626]/D   |
[06/03 23:38:07    999s] |  -0.093|  -8.929|   45.16%|   0:00:00.0| 4374.8M|av_scan_mode_max|  reg2reg| Top_in/Buffer/data_buffer_reg[626]/D   |
[06/03 23:38:08   1003s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:08   1003s] |  -0.084|  -2.555|   45.18%|   0:00:01.0| 4380.6M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:08   1008s] |  -0.084|  -2.512|   45.18%|   0:00:00.0| 4384.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:09   1008s] |  -0.084|  -2.512|   45.18%|   0:00:01.0| 4384.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:09   1008s] |  -0.084|  -2.512|   45.18%|   0:00:00.0| 4384.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:09   1009s] |  -0.084|  -2.450|   45.19%|   0:00:00.0| 4384.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:09   1012s] |  -0.084|  -2.451|   45.19%|   0:00:00.0| 4384.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:09   1013s] |  -0.084|  -2.451|   45.19%|   0:00:00.0| 4384.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:09   1013s] |  -0.084|  -2.451|   45.19%|   0:00:00.0| 4384.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:10   1014s] |  -0.087|  -2.377|   45.20%|   0:00:01.0| 4386.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:10   1016s] |  -0.087|  -2.369|   45.20%|   0:00:00.0| 4388.6M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:10   1016s] |  -0.087|  -2.369|   45.20%|   0:00:00.0| 4388.6M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:10   1016s] |  -0.087|  -2.369|   45.20%|   0:00:00.0| 4388.6M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:10   1017s] |  -0.077|  -2.065|   45.21%|   0:00:00.0| 4390.6M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:11   1018s] |  -0.077|  -2.065|   45.21%|   0:00:01.0| 4390.6M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:11   1018s] +--------+--------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:38:11   1018s] 
[06/03 23:38:11   1018s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:28.3 real=0:00:05.0 mem=4390.6M) ***
[06/03 23:38:11   1018s] 
[06/03 23:38:11   1018s] *** Finish post-CTS Setup Fixing (cpu=0:00:28.3 real=0:00:05.0 mem=4390.6M) ***
[06/03 23:38:11   1019s] Bottom Preferred Layer:
[06/03 23:38:11   1019s] +---------------+------------+----------+
[06/03 23:38:11   1019s] |     Layer     |    CLK     |   Rule   |
[06/03 23:38:11   1019s] +---------------+------------+----------+
[06/03 23:38:11   1019s] | metal3 (z=3)  |         72 | default  |
[06/03 23:38:11   1019s] +---------------+------------+----------+
[06/03 23:38:11   1019s] Via Pillar Rule:
[06/03 23:38:11   1019s]     None
[06/03 23:38:11   1019s] ** GigaOpt Global Opt End WNS Slack -0.077  TNS Slack -2.065 
[06/03 23:38:11   1019s] Total-nets :: 14015, Stn-nets :: 58, ratio :: 0.413842 %, Total-len 450758, Stn-len 3007.6
[06/03 23:38:11   1019s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4181.2M, EPOCH TIME: 1717429091.273360
[06/03 23:38:11   1019s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.042, MEM:3829.7M, EPOCH TIME: 1717429091.315790
[06/03 23:38:11   1019s] TotalInstCnt at PhyDesignMc Destruction: 13,795
[06/03 23:38:11   1019s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.13
[06/03 23:38:11   1019s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:34.9/0:00:11.0 (3.2), totSession cpu/real = 0:16:59.2/0:14:57.6 (1.1), mem = 3829.7M
[06/03 23:38:11   1019s] 
[06/03 23:38:11   1019s] =============================================================================================
[06/03 23:38:11   1019s]  Step TAT Report for GlobalOpt #2                                               21.13-s100_1
[06/03 23:38:11   1019s] =============================================================================================
[06/03 23:38:11   1019s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:38:11   1019s] ---------------------------------------------------------------------------------------------
[06/03 23:38:11   1019s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.1
[06/03 23:38:11   1019s] [ LibAnalyzerInit        ]      1   0:00:03.9  (  35.2 % )     0:00:03.9 /  0:00:03.9    1.0
[06/03 23:38:11   1019s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:38:11   1019s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:38:11   1019s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:03.9 /  0:00:04.0    1.0
[06/03 23:38:11   1019s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:38:11   1019s] [ BottleneckAnalyzerInit ]      5   0:00:01.2  (  10.9 % )     0:00:01.2 /  0:00:06.2    5.1
[06/03 23:38:11   1019s] [ TransformInit          ]      1   0:00:01.2  (  11.2 % )     0:00:01.2 /  0:00:01.2    1.0
[06/03 23:38:11   1019s] [ OptSingleIteration     ]     17   0:00:00.1  (   0.6 % )     0:00:03.7 /  0:00:22.0    5.9
[06/03 23:38:11   1019s] [ OptGetWeight           ]     17   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.3
[06/03 23:38:11   1019s] [ OptEval                ]     17   0:00:01.8  (  16.1 % )     0:00:01.8 /  0:00:12.9    7.3
[06/03 23:38:11   1019s] [ OptCommit              ]     17   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.8
[06/03 23:38:11   1019s] [ PostCommitDelayUpdate  ]     17   0:00:00.1  (   0.5 % )     0:00:00.4 /  0:00:01.2    2.8
[06/03 23:38:11   1019s] [ IncrDelayCalc          ]     60   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:01.1    3.0
[06/03 23:38:11   1019s] [ SetupOptGetWorkingSet  ]     17   0:00:00.5  (   4.2 % )     0:00:00.5 /  0:00:02.6    5.7
[06/03 23:38:11   1019s] [ SetupOptGetActiveNode  ]     17   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:01.0    6.6
[06/03 23:38:11   1019s] [ SetupOptSlackGraph     ]     17   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:03.0    6.4
[06/03 23:38:11   1019s] [ IncrTimingUpdate       ]      9   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:01.2    4.2
[06/03 23:38:11   1019s] [ MISC                   ]          0:00:00.6  (   5.1 % )     0:00:00.6 /  0:00:01.0    1.8
[06/03 23:38:11   1019s] ---------------------------------------------------------------------------------------------
[06/03 23:38:11   1019s]  GlobalOpt #2 TOTAL                 0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:34.9    3.2
[06/03 23:38:11   1019s] ---------------------------------------------------------------------------------------------
[06/03 23:38:11   1019s] 
[06/03 23:38:11   1019s] End: GigaOpt Global Optimization
[06/03 23:38:11   1019s] *** Timing NOT met, worst failing slack is -0.077
[06/03 23:38:11   1019s] *** Check timing (0:00:00.0)
[06/03 23:38:11   1019s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:38:11   1019s] Deleting Lib Analyzer.
[06/03 23:38:11   1019s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/03 23:38:11   1019s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:38:11   1019s] Info: 27 io nets excluded
[06/03 23:38:11   1019s] Info: 71 nets with fixed/cover wires excluded.
[06/03 23:38:11   1019s] Info: 72 clock nets excluded from IPO operation.
[06/03 23:38:11   1019s] ### Creating LA Mngr. totSessionCpu=0:16:59 mem=3829.7M
[06/03 23:38:11   1019s] ### Creating LA Mngr, finished. totSessionCpu=0:16:59 mem=3829.7M
[06/03 23:38:11   1019s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/03 23:38:11   1019s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3829.7M, EPOCH TIME: 1717429091.430251
[06/03 23:38:11   1019s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:3829.7M, EPOCH TIME: 1717429091.466258
[06/03 23:38:11   1019s] Begin: GigaOpt Optimization in WNS mode
[06/03 23:38:11   1019s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[06/03 23:38:12   1019s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:38:12   1019s] Info: 27 io nets excluded
[06/03 23:38:12   1019s] Info: 71 nets with fixed/cover wires excluded.
[06/03 23:38:12   1020s] Info: 72 clock nets excluded from IPO operation.
[06/03 23:38:12   1020s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:17:00.0/0:14:58.3 (1.1), mem = 3821.7M
[06/03 23:38:12   1020s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.14
[06/03 23:38:12   1020s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:38:12   1020s] ### Creating PhyDesignMc. totSessionCpu=0:17:00 mem=3821.7M
[06/03 23:38:12   1020s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:38:12   1020s] OPERPROF: Starting DPlace-Init at level 1, MEM:3821.7M, EPOCH TIME: 1717429092.042373
[06/03 23:38:12   1020s] z: 2, totalTracks: 1
[06/03 23:38:12   1020s] z: 4, totalTracks: 1
[06/03 23:38:12   1020s] z: 6, totalTracks: 1
[06/03 23:38:12   1020s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:38:12   1020s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3821.7M, EPOCH TIME: 1717429092.058614
[06/03 23:38:12   1020s] 
[06/03 23:38:12   1020s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:38:12   1020s] 
[06/03 23:38:12   1020s]  Skipping Bad Lib Cell Checking (CMU) !
[06/03 23:38:12   1020s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:3821.7M, EPOCH TIME: 1717429092.090042
[06/03 23:38:12   1020s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3821.7M, EPOCH TIME: 1717429092.090228
[06/03 23:38:12   1020s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3821.7M, EPOCH TIME: 1717429092.094284
[06/03 23:38:12   1020s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3821.7MB).
[06/03 23:38:12   1020s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:3821.7M, EPOCH TIME: 1717429092.098578
[06/03 23:38:12   1020s] TotalInstCnt at PhyDesignMc Initialization: 13,795
[06/03 23:38:12   1020s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:00 mem=3821.7M
[06/03 23:38:12   1020s] ### Creating RouteCongInterface, started
[06/03 23:38:12   1020s] 
[06/03 23:38:12   1020s] Creating Lib Analyzer ...
[06/03 23:38:12   1020s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:38:12   1020s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:38:12   1020s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:38:12   1020s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:38:12   1020s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:38:12   1020s] 
[06/03 23:38:12   1020s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:38:16   1024s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:04 mem=3825.7M
[06/03 23:38:16   1024s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:04 mem=3825.7M
[06/03 23:38:16   1024s] Creating Lib Analyzer, finished. 
[06/03 23:38:16   1024s] 
[06/03 23:38:16   1024s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[06/03 23:38:16   1024s] 
[06/03 23:38:16   1024s] #optDebug: {0, 1.000}
[06/03 23:38:16   1024s] ### Creating RouteCongInterface, finished
[06/03 23:38:16   1024s] {MG  {5 0 69.8 1.29575} }
[06/03 23:38:16   1024s] ### Creating LA Mngr. totSessionCpu=0:17:04 mem=3825.7M
[06/03 23:38:16   1024s] ### Creating LA Mngr, finished. totSessionCpu=0:17:04 mem=3825.7M
[06/03 23:38:17   1025s] *info: 27 io nets excluded
[06/03 23:38:17   1025s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:38:17   1025s] *info: 72 clock nets excluded
[06/03 23:38:17   1025s] *info: 23 multi-driver nets excluded.
[06/03 23:38:17   1025s] *info: 180 no-driver nets excluded.
[06/03 23:38:17   1025s] *info: 71 nets with fixed/cover wires excluded.
[06/03 23:38:17   1025s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.32177.3
[06/03 23:38:17   1025s] PathGroup :  reg2reg  TargetSlack : 0.0539 
[06/03 23:38:17   1025s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:38:17   1025s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:17   1025s] ** GigaOpt Optimizer WNS Slack -0.077 TNS Slack -2.065 Density 45.21
[06/03 23:38:17   1025s] Optimizer WNS Pass 0
[06/03 23:38:17   1025s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.004| 0.000|
|reg2reg   |-0.077|-2.065|
|HEPG      |-0.077|-2.065|
|All Paths |-0.077|-2.065|
+----------+------+------+

[06/03 23:38:17   1025s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4205.4M, EPOCH TIME: 1717429097.410534
[06/03 23:38:17   1025s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4205.4M, EPOCH TIME: 1717429097.410917
[06/03 23:38:17   1025s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/03 23:38:17   1026s] Info: End MT loop @oiCellDelayCachingJob.
[06/03 23:38:17   1026s] Active Path Group: reg2reg  
[06/03 23:38:17   1026s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:38:17   1026s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/03 23:38:17   1026s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:38:17   1026s] |  -0.077|   -0.077|  -2.065|   -2.065|   45.21%|   0:00:00.0| 4205.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[21]/D   |
[06/03 23:38:18   1028s] |  -0.071|   -0.071|  -1.390|   -1.390|   45.23%|   0:00:01.0| 4396.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[21]/D   |
[06/03 23:38:18   1029s] |  -0.041|   -0.041|  -0.820|   -0.820|   45.25%|   0:00:00.0| 4396.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/03 23:38:19   1033s] |  -0.029|   -0.029|  -0.282|   -0.282|   45.30%|   0:00:01.0| 4403.0M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/03 23:38:20   1037s] |  -0.008|   -0.008|  -0.012|   -0.012|   45.35%|   0:00:01.0| 4406.0M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_2_r_reg[20]/D   |
[06/03 23:38:21   1041s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:21   1041s] |   0.000|   -0.002|   0.000|   -0.005|   45.39%|   0:00:01.0| 4409.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_2_r_reg[20]/D   |
[06/03 23:38:21   1044s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:21   1044s] |   0.001|   -0.002|   0.000|   -0.005|   45.42%|   0:00:00.0| 4417.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[18]/D   |
[06/03 23:38:21   1044s] |   0.013|   -0.002|   0.000|   -0.005|   45.43%|   0:00:00.0| 4417.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[18]/D   |
[06/03 23:38:21   1046s] |   0.032|   -0.002|   0.000|   -0.005|   45.45%|   0:00:00.0| 4426.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[16]/D   |
[06/03 23:38:22   1051s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:22   1051s] |   0.035|   -0.002|   0.000|   -0.005|   45.48%|   0:00:01.0| 4427.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[16]/D   |
[06/03 23:38:23   1053s] |   0.062|   -0.002|   0.000|   -0.005|   45.49%|   0:00:01.0| 4428.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[21]/D   |
[06/03 23:38:23   1053s] |   0.062|   -0.002|   0.000|   -0.005|   45.49%|   0:00:00.0| 4428.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[21]/D   |
[06/03 23:38:23   1053s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:38:23   1053s] 
[06/03 23:38:23   1053s] *** Finish Core Optimize Step (cpu=0:00:27.2 real=0:00:06.0 mem=4428.1M) ***
[06/03 23:38:23   1053s] Active Path Group: default 
[06/03 23:38:23   1053s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:38:23   1053s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/03 23:38:23   1053s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:38:23   1053s] |  -0.002|   -0.002|  -0.005|   -0.005|   45.49%|   0:00:00.0| 4428.1M|av_scan_mode_max|  default| Top_in/Buffer/weight_buffer_reg[7]/RB  |
[06/03 23:38:23   1055s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:23   1055s] |   0.016|    0.016|   0.000|    0.000|   45.50%|   0:00:00.0| 4436.1M|av_scan_mode_max|  default| Top_in/Buffer/weight_buffer_reg[7]/RB  |
[06/03 23:38:24   1059s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:24   1059s] |   0.028|    0.028|   0.000|    0.000|   45.53%|   0:00:01.0| 4436.1M|av_scan_mode_max|  default| Top_in/Buffer/data_buffer_reg[787]/RB  |
[06/03 23:38:24   1061s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:24   1061s] |   0.045|    0.045|   0.000|    0.000|   45.54%|   0:00:00.0| 4436.1M|av_scan_mode_max|  default| Top_in/Buffer/data_buffer_reg[160]/RB  |
[06/03 23:38:25   1063s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:25   1063s] |   0.067|    0.062|   0.000|    0.000|   45.55%|   0:00:01.0| 4436.1M|av_scan_mode_max|  default| Top_in/buffer_conv_reg[34]/RB          |
[06/03 23:38:25   1063s] |   0.067|    0.062|   0.000|    0.000|   45.55%|   0:00:00.0| 4436.1M|av_scan_mode_max|  default| Top_in/buffer_conv_reg[34]/RB          |
[06/03 23:38:25   1063s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:38:25   1063s] 
[06/03 23:38:25   1063s] *** Finish Core Optimize Step (cpu=0:00:10.4 real=0:00:02.0 mem=4436.1M) ***
[06/03 23:38:25   1063s] 
[06/03 23:38:25   1063s] *** Finished Optimize Step Cumulative (cpu=0:00:37.7 real=0:00:08.0 mem=4436.1M) ***
[06/03 23:38:25   1063s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.067|0.000|
|reg2reg   |0.062|0.000|
|HEPG      |0.062|0.000|
|All Paths |0.062|0.000|
+----------+-----+-----+

[06/03 23:38:25   1063s] ** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 45.55
[06/03 23:38:25   1063s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.32177.3
[06/03 23:38:25   1063s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4436.1M, EPOCH TIME: 1717429105.232655
[06/03 23:38:25   1063s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.024, MEM:4434.1M, EPOCH TIME: 1717429105.256935
[06/03 23:38:25   1063s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4434.1M, EPOCH TIME: 1717429105.263390
[06/03 23:38:25   1063s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4434.1M, EPOCH TIME: 1717429105.263594
[06/03 23:38:25   1063s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4434.1M, EPOCH TIME: 1717429105.282229
[06/03 23:38:25   1063s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:4434.1M, EPOCH TIME: 1717429105.319229
[06/03 23:38:25   1063s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4434.1M, EPOCH TIME: 1717429105.319438
[06/03 23:38:25   1063s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.003, MEM:4434.1M, EPOCH TIME: 1717429105.322821
[06/03 23:38:25   1063s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.063, MEM:4434.1M, EPOCH TIME: 1717429105.326315
[06/03 23:38:25   1063s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.063, MEM:4434.1M, EPOCH TIME: 1717429105.326418
[06/03 23:38:25   1063s] TDRefine: refinePlace mode is spiral
[06/03 23:38:25   1063s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.9
[06/03 23:38:25   1063s] OPERPROF: Starting RefinePlace at level 1, MEM:4434.1M, EPOCH TIME: 1717429105.326585
[06/03 23:38:25   1063s] *** Starting refinePlace (0:17:44 mem=4434.1M) ***
[06/03 23:38:25   1063s] Total net bbox length = 3.986e+05 (1.895e+05 2.091e+05) (ext = 9.240e+03)
[06/03 23:38:25   1063s] 
[06/03 23:38:25   1063s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:38:25   1063s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:38:25   1063s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:25   1063s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:25   1063s] 
[06/03 23:38:25   1063s] Starting Small incrNP...
[06/03 23:38:25   1063s] User Input Parameters:
[06/03 23:38:25   1063s] - Congestion Driven    : Off
[06/03 23:38:25   1063s] - Timing Driven        : Off
[06/03 23:38:25   1063s] - Area-Violation Based : Off
[06/03 23:38:25   1063s] - Start Rollback Level : -5
[06/03 23:38:25   1063s] - Legalized            : On
[06/03 23:38:25   1063s] - Window Based         : Off
[06/03 23:38:25   1063s] - eDen incr mode       : Off
[06/03 23:38:25   1063s] - Small incr mode      : On
[06/03 23:38:25   1063s] 
[06/03 23:38:25   1063s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4434.1M, EPOCH TIME: 1717429105.355708
[06/03 23:38:25   1063s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4434.1M, EPOCH TIME: 1717429105.358770
[06/03 23:38:25   1063s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:4434.1M, EPOCH TIME: 1717429105.367506
[06/03 23:38:25   1063s] default core: bins with density > 0.750 =  0.29 % ( 1 / 342 )
[06/03 23:38:25   1063s] Density distribution unevenness ratio = 23.312%
[06/03 23:38:25   1063s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.012, MEM:4434.1M, EPOCH TIME: 1717429105.367727
[06/03 23:38:25   1063s] cost 0.752618, thresh 1.000000
[06/03 23:38:25   1063s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4434.1M)
[06/03 23:38:25   1063s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:38:25   1064s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4434.1M, EPOCH TIME: 1717429105.368765
[06/03 23:38:25   1064s] Starting refinePlace ...
[06/03 23:38:25   1064s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:25   1064s] One DDP V2 for no tweak run.
[06/03 23:38:25   1064s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:25   1064s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/03 23:38:25   1064s] ** Cut row section cpu time 0:00:00.0.
[06/03 23:38:25   1064s]    Spread Effort: high, standalone mode, useDDP on.
[06/03 23:38:25   1064s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=4445.0MB) @(0:17:44 - 0:17:45).
[06/03 23:38:25   1064s] Move report: preRPlace moves 345 insts, mean move: 1.29 um, max move: 7.52 um 
[06/03 23:38:25   1064s] 	Max move on inst (Top_in/FE_RC_236_0): (673.94, 386.52) --> (671.46, 381.48)
[06/03 23:38:25   1064s] 	Length: 12 sites, height: 1 rows, site name: core_5040, cell type: ND3HT
[06/03 23:38:25   1064s] wireLenOptFixPriorityInst 2903 inst fixed
[06/03 23:38:25   1064s] 
[06/03 23:38:25   1064s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:38:25   1065s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:38:25   1065s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:38:25   1065s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:38:25   1065s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=4445.0MB) @(0:17:45 - 0:17:45).
[06/03 23:38:25   1065s] Move report: Detail placement moves 345 insts, mean move: 1.29 um, max move: 7.52 um 
[06/03 23:38:25   1065s] 	Max move on inst (Top_in/FE_RC_236_0): (673.94, 386.52) --> (671.46, 381.48)
[06/03 23:38:25   1065s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 4445.0MB
[06/03 23:38:25   1065s] Statistics of distance of Instance movement in refine placement:
[06/03 23:38:25   1065s]   maximum (X+Y) =         7.52 um
[06/03 23:38:25   1065s]   inst (Top_in/FE_RC_236_0) with max move: (673.94, 386.52) -> (671.46, 381.48)
[06/03 23:38:25   1065s]   mean    (X+Y) =         1.29 um
[06/03 23:38:25   1065s] Summary Report:
[06/03 23:38:25   1065s] Instances move: 345 (out of 13817 movable)
[06/03 23:38:25   1065s] Instances flipped: 0
[06/03 23:38:25   1065s] Mean displacement: 1.29 um
[06/03 23:38:25   1065s] Max displacement: 7.52 um (Instance: Top_in/FE_RC_236_0) (673.94, 386.52) -> (671.46, 381.48)
[06/03 23:38:25   1065s] 	Length: 12 sites, height: 1 rows, site name: core_5040, cell type: ND3HT
[06/03 23:38:25   1065s] Total instances moved : 345
[06/03 23:38:25   1065s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.260, REAL:0.532, MEM:4445.0M, EPOCH TIME: 1717429105.900772
[06/03 23:38:25   1065s] Total net bbox length = 3.988e+05 (1.897e+05 2.091e+05) (ext = 9.242e+03)
[06/03 23:38:25   1065s] Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 4445.0MB
[06/03 23:38:25   1065s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:00.0, mem=4445.0MB) @(0:17:44 - 0:17:45).
[06/03 23:38:25   1065s] *** Finished refinePlace (0:17:45 mem=4445.0M) ***
[06/03 23:38:25   1065s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.9
[06/03 23:38:25   1065s] OPERPROF: Finished RefinePlace at level 1, CPU:1.310, REAL:0.581, MEM:4445.0M, EPOCH TIME: 1717429105.907720
[06/03 23:38:26   1065s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4445.0M, EPOCH TIME: 1717429106.019342
[06/03 23:38:26   1065s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.024, MEM:4445.0M, EPOCH TIME: 1717429106.042959
[06/03 23:38:26   1065s] *** maximum move = 7.52 um ***
[06/03 23:38:26   1065s] *** Finished re-routing un-routed nets (4445.0M) ***
[06/03 23:38:26   1065s] OPERPROF: Starting DPlace-Init at level 1, MEM:4445.0M, EPOCH TIME: 1717429106.082548
[06/03 23:38:26   1065s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4445.0M, EPOCH TIME: 1717429106.098359
[06/03 23:38:26   1065s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:4445.0M, EPOCH TIME: 1717429106.134828
[06/03 23:38:26   1065s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4445.0M, EPOCH TIME: 1717429106.135022
[06/03 23:38:26   1065s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:4445.0M, EPOCH TIME: 1717429106.138423
[06/03 23:38:26   1065s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.059, MEM:4445.0M, EPOCH TIME: 1717429106.141866
[06/03 23:38:26   1065s] 
[06/03 23:38:26   1065s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=4445.0M) ***
[06/03 23:38:26   1065s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.32177.3
[06/03 23:38:26   1065s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:38:26   1065s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:26   1065s] ** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 45.55
[06/03 23:38:26   1065s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.067|0.000|
|reg2reg   |0.062|0.000|
|HEPG      |0.062|0.000|
|All Paths |0.062|0.000|
+----------+-----+-----+

[06/03 23:38:26   1065s] Bottom Preferred Layer:
[06/03 23:38:26   1065s] +---------------+------------+----------+
[06/03 23:38:26   1065s] |     Layer     |    CLK     |   Rule   |
[06/03 23:38:26   1065s] +---------------+------------+----------+
[06/03 23:38:26   1065s] | metal3 (z=3)  |         72 | default  |
[06/03 23:38:26   1065s] +---------------+------------+----------+
[06/03 23:38:26   1065s] Via Pillar Rule:
[06/03 23:38:26   1065s]     None
[06/03 23:38:26   1065s] 
[06/03 23:38:26   1065s] *** Finish post-CTS Setup Fixing (cpu=0:00:40.5 real=0:00:09.0 mem=4445.0M) ***
[06/03 23:38:26   1065s] 
[06/03 23:38:26   1065s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.32177.3
[06/03 23:38:26   1065s] Total-nets :: 14105, Stn-nets :: 596, ratio :: 4.22545 %, Total-len 452252, Stn-len 20767.1
[06/03 23:38:26   1065s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4235.5M, EPOCH TIME: 1717429106.419771
[06/03 23:38:26   1066s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.048, MEM:3875.0M, EPOCH TIME: 1717429106.467674
[06/03 23:38:26   1066s] TotalInstCnt at PhyDesignMc Destruction: 13,887
[06/03 23:38:26   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.14
[06/03 23:38:26   1066s] *** WnsOpt #2 [finish] : cpu/real = 0:00:46.0/0:00:14.4 (3.2), totSession cpu/real = 0:17:46.0/0:15:12.8 (1.2), mem = 3875.0M
[06/03 23:38:26   1066s] 
[06/03 23:38:26   1066s] =============================================================================================
[06/03 23:38:26   1066s]  Step TAT Report for WnsOpt #2                                                  21.13-s100_1
[06/03 23:38:26   1066s] =============================================================================================
[06/03 23:38:26   1066s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:38:26   1066s] ---------------------------------------------------------------------------------------------
[06/03 23:38:26   1066s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.1
[06/03 23:38:26   1066s] [ LibAnalyzerInit        ]      1   0:00:03.9  (  26.8 % )     0:00:03.9 /  0:00:03.9    1.0
[06/03 23:38:26   1066s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:38:26   1066s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:38:26   1066s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:03.9 /  0:00:04.0    1.0
[06/03 23:38:26   1066s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:38:26   1066s] [ TransformInit          ]      1   0:00:01.2  (   8.1 % )     0:00:01.2 /  0:00:01.2    1.0
[06/03 23:38:26   1066s] [ OptimizationStep       ]      2   0:00:00.2  (   1.1 % )     0:00:07.6 /  0:00:37.7    4.9
[06/03 23:38:26   1066s] [ OptSingleIteration     ]     14   0:00:00.1  (   0.6 % )     0:00:07.5 /  0:00:37.5    5.0
[06/03 23:38:26   1066s] [ OptGetWeight           ]     14   0:00:00.8  (   5.9 % )     0:00:00.8 /  0:00:00.8    1.0
[06/03 23:38:26   1066s] [ OptEval                ]     14   0:00:04.1  (  28.2 % )     0:00:04.1 /  0:00:28.6    7.0
[06/03 23:38:26   1066s] [ OptCommit              ]     14   0:00:00.6  (   4.4 % )     0:00:00.6 /  0:00:01.2    1.9
[06/03 23:38:26   1066s] [ PostCommitDelayUpdate  ]     14   0:00:00.2  (   1.1 % )     0:00:00.9 /  0:00:02.5    2.8
[06/03 23:38:26   1066s] [ IncrDelayCalc          ]    126   0:00:00.8  (   5.3 % )     0:00:00.8 /  0:00:02.4    3.2
[06/03 23:38:26   1066s] [ SetupOptGetWorkingSet  ]     42   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.5    2.8
[06/03 23:38:26   1066s] [ SetupOptGetActiveNode  ]     42   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:38:26   1066s] [ SetupOptSlackGraph     ]     14   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.4    6.5
[06/03 23:38:26   1066s] [ RefinePlace            ]      1   0:00:01.0  (   6.9 % )     0:00:01.0 /  0:00:01.9    1.9
[06/03 23:38:26   1066s] [ IncrTimingUpdate       ]     20   0:00:00.7  (   4.6 % )     0:00:00.7 /  0:00:03.4    5.0
[06/03 23:38:26   1066s] [ MISC                   ]          0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.7    2.3
[06/03 23:38:26   1066s] ---------------------------------------------------------------------------------------------
[06/03 23:38:26   1066s]  WnsOpt #2 TOTAL                    0:00:14.4  ( 100.0 % )     0:00:14.4 /  0:00:46.0    3.2
[06/03 23:38:26   1066s] ---------------------------------------------------------------------------------------------
[06/03 23:38:26   1066s] 
[06/03 23:38:26   1066s] End: GigaOpt Optimization in WNS mode
[06/03 23:38:26   1066s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:38:26   1066s] Deleting Lib Analyzer.
[06/03 23:38:26   1066s] **INFO: Flow update: Design timing is met.
[06/03 23:38:26   1066s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/03 23:38:26   1066s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:38:26   1066s] Info: 27 io nets excluded
[06/03 23:38:26   1066s] Info: 71 nets with fixed/cover wires excluded.
[06/03 23:38:26   1066s] Info: 72 clock nets excluded from IPO operation.
[06/03 23:38:26   1066s] ### Creating LA Mngr. totSessionCpu=0:17:46 mem=3873.0M
[06/03 23:38:26   1066s] ### Creating LA Mngr, finished. totSessionCpu=0:17:46 mem=3873.0M
[06/03 23:38:26   1066s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/03 23:38:26   1066s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:38:26   1066s] ### Creating PhyDesignMc. totSessionCpu=0:17:46 mem=4222.1M
[06/03 23:38:26   1066s] OPERPROF: Starting DPlace-Init at level 1, MEM:4222.1M, EPOCH TIME: 1717429106.697294
[06/03 23:38:26   1066s] z: 2, totalTracks: 1
[06/03 23:38:26   1066s] z: 4, totalTracks: 1
[06/03 23:38:26   1066s] z: 6, totalTracks: 1
[06/03 23:38:26   1066s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:38:26   1066s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4222.1M, EPOCH TIME: 1717429106.714193
[06/03 23:38:26   1066s] 
[06/03 23:38:26   1066s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:38:26   1066s] 
[06/03 23:38:26   1066s]  Skipping Bad Lib Cell Checking (CMU) !
[06/03 23:38:26   1066s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:4254.1M, EPOCH TIME: 1717429106.749293
[06/03 23:38:26   1066s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4254.1M, EPOCH TIME: 1717429106.749457
[06/03 23:38:26   1066s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:4254.1M, EPOCH TIME: 1717429106.753540
[06/03 23:38:26   1066s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4254.1MB).
[06/03 23:38:26   1066s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:4254.1M, EPOCH TIME: 1717429106.757674
[06/03 23:38:26   1066s] TotalInstCnt at PhyDesignMc Initialization: 13,887
[06/03 23:38:26   1066s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:46 mem=4254.1M
[06/03 23:38:26   1066s] Begin: Area Reclaim Optimization
[06/03 23:38:26   1066s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:17:46.5/0:15:13.1 (1.2), mem = 4254.1M
[06/03 23:38:26   1066s] 
[06/03 23:38:26   1066s] Creating Lib Analyzer ...
[06/03 23:38:26   1066s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:38:26   1066s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:38:26   1066s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:38:26   1066s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:38:26   1066s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:38:26   1066s] 
[06/03 23:38:26   1066s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:38:30   1069s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:50 mem=4258.2M
[06/03 23:38:30   1069s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:50 mem=4258.2M
[06/03 23:38:30   1069s] Creating Lib Analyzer, finished. 
[06/03 23:38:30   1069s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.15
[06/03 23:38:30   1069s] ### Creating RouteCongInterface, started
[06/03 23:38:30   1069s] 
[06/03 23:38:30   1069s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:38:30   1069s] 
[06/03 23:38:30   1069s] #optDebug: {0, 1.000}
[06/03 23:38:30   1069s] ### Creating RouteCongInterface, finished
[06/03 23:38:30   1069s] {MG  {5 0 69.8 1.29575} }
[06/03 23:38:30   1069s] ### Creating LA Mngr. totSessionCpu=0:17:50 mem=4258.2M
[06/03 23:38:30   1069s] ### Creating LA Mngr, finished. totSessionCpu=0:17:50 mem=4258.2M
[06/03 23:38:30   1070s] Usable buffer cells for single buffer setup transform:
[06/03 23:38:30   1070s] BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
[06/03 23:38:30   1070s] Number of usable buffer cells above: 14
[06/03 23:38:30   1070s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4258.2M, EPOCH TIME: 1717429110.856089
[06/03 23:38:30   1070s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4258.2M, EPOCH TIME: 1717429110.856760
[06/03 23:38:31   1070s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:38:31   1070s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:31   1070s] Reclaim Optimization WNS Slack 0.062  TNS Slack 0.000 Density 45.55
[06/03 23:38:31   1070s] +---------+---------+--------+--------+------------+--------+
[06/03 23:38:31   1070s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 23:38:31   1070s] +---------+---------+--------+--------+------------+--------+
[06/03 23:38:31   1070s] |   45.55%|        -|   0.062|   0.000|   0:00:00.0| 4258.2M|
[06/03 23:38:31   1072s] |   45.55%|        0|   0.062|   0.000|   0:00:00.0| 4270.4M|
[06/03 23:38:31   1072s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/03 23:38:31   1072s] |   45.55%|        0|   0.062|   0.000|   0:00:00.0| 4270.4M|
[06/03 23:38:32   1078s] |   45.53%|       10|   0.062|   0.000|   0:00:01.0| 4428.0M|
[06/03 23:38:32   1079s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:33   1080s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:33   1081s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:33   1081s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:33   1082s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:34   1084s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:34   1085s] |   45.33%|      212|   0.062|   0.000|   0:00:02.0| 4428.0M|
[06/03 23:38:35   1086s] |   45.31%|       19|   0.062|   0.000|   0:00:01.0| 4428.0M|
[06/03 23:38:35   1086s] |   45.31%|        3|   0.062|   0.000|   0:00:00.0| 4428.0M|
[06/03 23:38:35   1086s] |   45.31%|        1|   0.062|   0.000|   0:00:00.0| 4428.0M|
[06/03 23:38:35   1086s] |   45.31%|        0|   0.062|   0.000|   0:00:00.0| 4428.0M|
[06/03 23:38:35   1086s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/03 23:38:35   1086s] #optDebug: RTR_SNLTF <10.0000 5.0400> <50.4000> 
[06/03 23:38:35   1087s] |   45.31%|        0|   0.062|   0.000|   0:00:00.0| 4428.0M|
[06/03 23:38:35   1087s] +---------+---------+--------+--------+------------+--------+
[06/03 23:38:35   1087s] Reclaim Optimization End WNS Slack 0.062  TNS Slack 0.000 Density 45.31
[06/03 23:38:35   1087s] 
[06/03 23:38:35   1087s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 8 Resize = 213 **
[06/03 23:38:35   1087s] --------------------------------------------------------------
[06/03 23:38:35   1087s] |                                   | Total     | Sequential |
[06/03 23:38:35   1087s] --------------------------------------------------------------
[06/03 23:38:35   1087s] | Num insts resized                 |     203  |       4    |
[06/03 23:38:35   1087s] | Num insts undone                  |      22  |       0    |
[06/03 23:38:35   1087s] | Num insts Downsized               |     203  |       4    |
[06/03 23:38:35   1087s] | Num insts Samesized               |       0  |       0    |
[06/03 23:38:35   1087s] | Num insts Upsized                 |       0  |       0    |
[06/03 23:38:35   1087s] | Num multiple commits+uncommits    |      10  |       -    |
[06/03 23:38:35   1087s] --------------------------------------------------------------
[06/03 23:38:35   1087s] Bottom Preferred Layer:
[06/03 23:38:35   1087s] +---------------+------------+----------+
[06/03 23:38:35   1087s] |     Layer     |    CLK     |   Rule   |
[06/03 23:38:35   1087s] +---------------+------------+----------+
[06/03 23:38:35   1087s] | metal3 (z=3)  |         72 | default  |
[06/03 23:38:35   1087s] +---------------+------------+----------+
[06/03 23:38:35   1087s] Via Pillar Rule:
[06/03 23:38:35   1087s]     None
[06/03 23:38:35   1087s] 
[06/03 23:38:35   1087s] Number of times islegalLocAvaiable called = 430 skipped = 0, called in commitmove = 235, skipped in commitmove = 0
[06/03 23:38:35   1087s] End: Core Area Reclaim Optimization (cpu = 0:00:20.6) (real = 0:00:09.0) **
[06/03 23:38:35   1087s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4428.0M, EPOCH TIME: 1717429115.606414
[06/03 23:38:35   1087s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.023, MEM:4428.0M, EPOCH TIME: 1717429115.629086
[06/03 23:38:35   1087s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4428.0M, EPOCH TIME: 1717429115.637011
[06/03 23:38:35   1087s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4428.0M, EPOCH TIME: 1717429115.637261
[06/03 23:38:35   1087s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4428.0M, EPOCH TIME: 1717429115.653856
[06/03 23:38:35   1087s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:4428.0M, EPOCH TIME: 1717429115.693256
[06/03 23:38:35   1087s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4428.0M, EPOCH TIME: 1717429115.693466
[06/03 23:38:35   1087s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:4428.0M, EPOCH TIME: 1717429115.697143
[06/03 23:38:35   1087s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4428.0M, EPOCH TIME: 1717429115.700499
[06/03 23:38:35   1087s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4428.0M, EPOCH TIME: 1717429115.700883
[06/03 23:38:35   1087s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.064, MEM:4428.0M, EPOCH TIME: 1717429115.701122
[06/03 23:38:35   1087s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.064, MEM:4428.0M, EPOCH TIME: 1717429115.701225
[06/03 23:38:35   1087s] TDRefine: refinePlace mode is spiral
[06/03 23:38:35   1087s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.10
[06/03 23:38:35   1087s] OPERPROF: Starting RefinePlace at level 1, MEM:4428.0M, EPOCH TIME: 1717429115.701391
[06/03 23:38:35   1087s] *** Starting refinePlace (0:18:07 mem=4428.0M) ***
[06/03 23:38:35   1087s] Total net bbox length = 3.989e+05 (1.898e+05 2.092e+05) (ext = 9.242e+03)
[06/03 23:38:35   1087s] 
[06/03 23:38:35   1087s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:38:35   1087s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:38:35   1087s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:35   1087s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:35   1087s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4428.0M, EPOCH TIME: 1717429115.730950
[06/03 23:38:35   1087s] Starting refinePlace ...
[06/03 23:38:35   1087s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:35   1087s] One DDP V2 for no tweak run.
[06/03 23:38:35   1087s] 
[06/03 23:38:35   1087s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:38:36   1087s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:38:36   1087s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:38:36   1087s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:38:36   1087s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=4428.0MB) @(0:18:07 - 0:18:08).
[06/03 23:38:36   1087s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:38:36   1087s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4428.0MB
[06/03 23:38:36   1087s] Statistics of distance of Instance movement in refine placement:
[06/03 23:38:36   1087s]   maximum (X+Y) =         0.00 um
[06/03 23:38:36   1087s]   mean    (X+Y) =         0.00 um
[06/03 23:38:36   1087s] Summary Report:
[06/03 23:38:36   1087s] Instances move: 0 (out of 13806 movable)
[06/03 23:38:36   1087s] Instances flipped: 0
[06/03 23:38:36   1087s] Mean displacement: 0.00 um
[06/03 23:38:36   1087s] Max displacement: 0.00 um 
[06/03 23:38:36   1087s] Total instances moved : 0
[06/03 23:38:36   1087s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.680, REAL:0.339, MEM:4428.0M, EPOCH TIME: 1717429116.070243
[06/03 23:38:36   1087s] Total net bbox length = 3.989e+05 (1.898e+05 2.092e+05) (ext = 9.242e+03)
[06/03 23:38:36   1087s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4428.0MB
[06/03 23:38:36   1087s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=4428.0MB) @(0:18:07 - 0:18:08).
[06/03 23:38:36   1087s] *** Finished refinePlace (0:18:08 mem=4428.0M) ***
[06/03 23:38:36   1087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.10
[06/03 23:38:36   1087s] OPERPROF: Finished RefinePlace at level 1, CPU:0.720, REAL:0.376, MEM:4428.0M, EPOCH TIME: 1717429116.077087
[06/03 23:38:36   1088s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4428.0M, EPOCH TIME: 1717429116.195914
[06/03 23:38:36   1088s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.020, MEM:4428.0M, EPOCH TIME: 1717429116.215761
[06/03 23:38:36   1088s] *** maximum move = 0.00 um ***
[06/03 23:38:36   1088s] *** Finished re-routing un-routed nets (4428.0M) ***
[06/03 23:38:36   1088s] OPERPROF: Starting DPlace-Init at level 1, MEM:4428.0M, EPOCH TIME: 1717429116.255110
[06/03 23:38:36   1088s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4428.0M, EPOCH TIME: 1717429116.270925
[06/03 23:38:36   1088s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:4428.0M, EPOCH TIME: 1717429116.306393
[06/03 23:38:36   1088s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4428.0M, EPOCH TIME: 1717429116.306594
[06/03 23:38:36   1088s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:4428.0M, EPOCH TIME: 1717429116.310081
[06/03 23:38:36   1088s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4428.0M, EPOCH TIME: 1717429116.313452
[06/03 23:38:36   1088s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:4428.0M, EPOCH TIME: 1717429116.313836
[06/03 23:38:36   1088s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.059, MEM:4428.0M, EPOCH TIME: 1717429116.314034
[06/03 23:38:36   1088s] 
[06/03 23:38:36   1088s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=4428.0M) ***
[06/03 23:38:36   1088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.15
[06/03 23:38:36   1088s] *** AreaOpt #3 [finish] : cpu/real = 0:00:21.9/0:00:09.6 (2.3), totSession cpu/real = 0:18:08.4/0:15:22.7 (1.2), mem = 4428.0M
[06/03 23:38:36   1088s] 
[06/03 23:38:36   1088s] =============================================================================================
[06/03 23:38:36   1088s]  Step TAT Report for AreaOpt #3                                                 21.13-s100_1
[06/03 23:38:36   1088s] =============================================================================================
[06/03 23:38:36   1088s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:38:36   1088s] ---------------------------------------------------------------------------------------------
[06/03 23:38:36   1088s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[06/03 23:38:36   1088s] [ LibAnalyzerInit        ]      1   0:00:03.3  (  34.2 % )     0:00:03.3 /  0:00:03.3    1.0
[06/03 23:38:36   1088s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:38:36   1088s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[06/03 23:38:36   1088s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:38:36   1088s] [ OptSingleIteration     ]      9   0:00:00.2  (   2.2 % )     0:00:04.1 /  0:00:15.8    3.9
[06/03 23:38:36   1088s] [ OptGetWeight           ]    252   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[06/03 23:38:36   1088s] [ OptEval                ]    252   0:00:01.5  (  15.6 % )     0:00:01.5 /  0:00:09.7    6.5
[06/03 23:38:36   1088s] [ OptCommit              ]    252   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.2
[06/03 23:38:36   1088s] [ PostCommitDelayUpdate  ]    264   0:00:00.2  (   2.0 % )     0:00:01.4 /  0:00:02.8    1.9
[06/03 23:38:36   1088s] [ IncrDelayCalc          ]    266   0:00:01.2  (  13.0 % )     0:00:01.2 /  0:00:02.6    2.1
[06/03 23:38:36   1088s] [ RefinePlace            ]      1   0:00:00.8  (   8.3 % )     0:00:00.8 /  0:00:01.3    1.6
[06/03 23:38:36   1088s] [ IncrTimingUpdate       ]     53   0:00:00.8  (   8.8 % )     0:00:00.8 /  0:00:03.0    3.5
[06/03 23:38:36   1088s] [ MISC                   ]          0:00:01.2  (  12.9 % )     0:00:01.2 /  0:00:01.3    1.0
[06/03 23:38:36   1088s] ---------------------------------------------------------------------------------------------
[06/03 23:38:36   1088s]  AreaOpt #3 TOTAL                   0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:21.9    2.3
[06/03 23:38:36   1088s] ---------------------------------------------------------------------------------------------
[06/03 23:38:36   1088s] 
[06/03 23:38:36   1088s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4217.1M, EPOCH TIME: 1717429116.409858
[06/03 23:38:36   1088s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.029, MEM:3894.6M, EPOCH TIME: 1717429116.438558
[06/03 23:38:36   1088s] TotalInstCnt at PhyDesignMc Destruction: 13,876
[06/03 23:38:36   1088s] End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:10, mem=3894.58M, totSessionCpu=0:18:08).
[06/03 23:38:36   1088s] postCtsLateCongRepair #1 0
[06/03 23:38:36   1088s] postCtsLateCongRepair #1 0
[06/03 23:38:36   1088s] postCtsLateCongRepair #1 0
[06/03 23:38:36   1088s] postCtsLateCongRepair #1 0
[06/03 23:38:36   1088s] Starting local wire reclaim
[06/03 23:38:36   1088s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3894.6M, EPOCH TIME: 1717429116.506285
[06/03 23:38:36   1088s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3894.6M, EPOCH TIME: 1717429116.506421
[06/03 23:38:36   1088s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3894.6M, EPOCH TIME: 1717429116.506606
[06/03 23:38:36   1088s] z: 2, totalTracks: 1
[06/03 23:38:36   1088s] z: 4, totalTracks: 1
[06/03 23:38:36   1088s] z: 6, totalTracks: 1
[06/03 23:38:36   1088s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:38:36   1088s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3894.6M, EPOCH TIME: 1717429116.522925
[06/03 23:38:36   1088s] 
[06/03 23:38:36   1088s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:38:36   1088s] 
[06/03 23:38:36   1088s]  Skipping Bad Lib Cell Checking (CMU) !
[06/03 23:38:36   1088s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.031, MEM:3894.6M, EPOCH TIME: 1717429116.554321
[06/03 23:38:36   1088s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3894.6M, EPOCH TIME: 1717429116.554489
[06/03 23:38:36   1088s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.004, MEM:3894.6M, EPOCH TIME: 1717429116.558009
[06/03 23:38:36   1088s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3894.6MB).
[06/03 23:38:36   1088s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.055, MEM:3894.6M, EPOCH TIME: 1717429116.561613
[06/03 23:38:36   1088s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.055, MEM:3894.6M, EPOCH TIME: 1717429116.561720
[06/03 23:38:36   1088s] TDRefine: refinePlace mode is spiral
[06/03 23:38:36   1088s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.11
[06/03 23:38:36   1088s] OPERPROF:   Starting RefinePlace at level 2, MEM:3894.6M, EPOCH TIME: 1717429116.561868
[06/03 23:38:36   1088s] *** Starting refinePlace (0:18:09 mem=3894.6M) ***
[06/03 23:38:36   1088s] Total net bbox length = 3.989e+05 (1.898e+05 2.092e+05) (ext = 9.242e+03)
[06/03 23:38:36   1088s] 
[06/03 23:38:36   1088s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:38:36   1088s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:36   1088s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:36   1088s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3894.6M, EPOCH TIME: 1717429116.591772
[06/03 23:38:36   1088s] Starting refinePlace ...
[06/03 23:38:36   1088s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:36   1088s] One DDP V2 for no tweak run.
[06/03 23:38:36   1088s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3894.6M, EPOCH TIME: 1717429116.599952
[06/03 23:38:36   1088s] OPERPROF:         Starting spMPad at level 5, MEM:3903.4M, EPOCH TIME: 1717429116.631966
[06/03 23:38:36   1088s] OPERPROF:           Starting spContextMPad at level 6, MEM:3903.4M, EPOCH TIME: 1717429116.633762
[06/03 23:38:36   1088s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3903.4M, EPOCH TIME: 1717429116.633873
[06/03 23:38:36   1088s] MP Top (13806): mp=1.050. U=0.451.
[06/03 23:38:36   1088s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.007, MEM:3903.4M, EPOCH TIME: 1717429116.638805
[06/03 23:38:36   1088s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3903.4M, EPOCH TIME: 1717429116.642947
[06/03 23:38:36   1088s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3903.4M, EPOCH TIME: 1717429116.643066
[06/03 23:38:36   1088s] OPERPROF:             Starting InitSKP at level 7, MEM:3903.4M, EPOCH TIME: 1717429116.643642
[06/03 23:38:36   1088s] no activity file in design. spp won't run.
[06/03 23:38:36   1088s] no activity file in design. spp won't run.
[06/03 23:38:37   1090s] *** Finished SKP initialization (cpu=0:00:01.8, real=0:00:01.0)***
[06/03 23:38:37   1090s] OPERPROF:             Finished InitSKP at level 7, CPU:1.850, REAL:0.914, MEM:3979.5M, EPOCH TIME: 1717429117.557786
[06/03 23:38:37   1090s] Wait...
[06/03 23:38:37   1090s] Timing cost in AAE based: 185346.8083573822514154
[06/03 23:38:37   1090s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:2.210, REAL:1.038, MEM:4034.8M, EPOCH TIME: 1717429117.680939
[06/03 23:38:37   1090s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:2.220, REAL:1.040, MEM:4034.8M, EPOCH TIME: 1717429117.682701
[06/03 23:38:37   1090s] SKP cleared!
[06/03 23:38:37   1090s] AAE Timing clean up.
[06/03 23:38:37   1090s] Tweakage: fix icg 1, fix clk 0.
[06/03 23:38:37   1090s] Tweakage: density cost 1, scale 0.4.
[06/03 23:38:37   1090s] Tweakage: activity cost 0, scale 1.0.
[06/03 23:38:37   1090s] Tweakage: timing cost on, scale 1.0.
[06/03 23:38:37   1090s] OPERPROF:         Starting CoreOperation at level 5, MEM:4050.8M, EPOCH TIME: 1717429117.700522
[06/03 23:38:37   1090s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:4050.8M, EPOCH TIME: 1717429117.716787
[06/03 23:38:38   1091s] Tweakage swap 284 pairs.
[06/03 23:38:38   1092s] Tweakage swap 183 pairs.
[06/03 23:38:39   1092s] Tweakage swap 141 pairs.
[06/03 23:38:39   1093s] Tweakage swap 71 pairs.
[06/03 23:38:40   1094s] Tweakage swap 17 pairs.
[06/03 23:38:40   1094s] Tweakage swap 16 pairs.
[06/03 23:38:41   1095s] Tweakage swap 13 pairs.
[06/03 23:38:41   1095s] Tweakage swap 7 pairs.
[06/03 23:38:42   1096s] Tweakage swap 0 pairs.
[06/03 23:38:42   1096s] Tweakage swap 2 pairs.
[06/03 23:38:43   1097s] Tweakage swap 4 pairs.
[06/03 23:38:43   1098s] Tweakage swap 0 pairs.
[06/03 23:38:44   1098s] Tweakage swap 89 pairs.
[06/03 23:38:44   1098s] Tweakage swap 52 pairs.
[06/03 23:38:44   1099s] Tweakage swap 45 pairs.
[06/03 23:38:45   1099s] Tweakage swap 24 pairs.
[06/03 23:38:45   1100s] Tweakage swap 2 pairs.
[06/03 23:38:45   1100s] Tweakage swap 6 pairs.
[06/03 23:38:46   1100s] Tweakage swap 8 pairs.
[06/03 23:38:46   1101s] Tweakage swap 1 pairs.
[06/03 23:38:46   1101s] Tweakage swap 0 pairs.
[06/03 23:38:47   1102s] Tweakage swap 0 pairs.
[06/03 23:38:47   1102s] Tweakage swap 1 pairs.
[06/03 23:38:48   1102s] Tweakage swap 0 pairs.
[06/03 23:38:48   1103s] Tweakage move 1387 insts.
[06/03 23:38:48   1103s] Tweakage move 462 insts.
[06/03 23:38:48   1103s] Tweakage move 72 insts.
[06/03 23:38:48   1103s] Tweakage move 31 insts.
[06/03 23:38:48   1103s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:12.470, REAL:10.760, MEM:4050.8M, EPOCH TIME: 1717429128.476347
[06/03 23:38:48   1103s] OPERPROF:         Finished CoreOperation at level 5, CPU:12.500, REAL:10.779, MEM:4050.8M, EPOCH TIME: 1717429128.479083
[06/03 23:38:48   1103s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:14.800, REAL:11.886, MEM:3922.7M, EPOCH TIME: 1717429128.485663
[06/03 23:38:48   1103s] Move report: Congestion aware Tweak moves 2661 insts, mean move: 5.94 um, max move: 98.12 um 
[06/03 23:38:48   1103s] 	Max move on inst (Top_in/FE_OFC402_i_reset_n_i): (376.96, 789.72) --> (465.00, 779.64)
[06/03 23:38:48   1103s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:14.8, real=0:00:12.0, mem=3922.7mb) @(0:18:09 - 0:18:23).
[06/03 23:38:48   1103s] 
[06/03 23:38:48   1103s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:38:48   1104s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:38:48   1104s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[06/03 23:38:48   1104s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:38:48   1104s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=3922.7MB) @(0:18:23 - 0:18:24).
[06/03 23:38:48   1104s] Move report: Detail placement moves 2661 insts, mean move: 5.94 um, max move: 98.12 um 
[06/03 23:38:48   1104s] 	Max move on inst (Top_in/FE_OFC402_i_reset_n_i): (376.96, 789.72) --> (465.00, 779.64)
[06/03 23:38:48   1104s] 	Runtime: CPU: 0:00:15.4 REAL: 0:00:12.0 MEM: 3922.7MB
[06/03 23:38:48   1104s] Statistics of distance of Instance movement in refine placement:
[06/03 23:38:48   1104s]   maximum (X+Y) =        98.12 um
[06/03 23:38:48   1104s]   inst (Top_in/FE_OFC402_i_reset_n_i) with max move: (376.96, 789.72) -> (465, 779.64)
[06/03 23:38:48   1104s]   mean    (X+Y) =         5.94 um
[06/03 23:38:48   1104s] Summary Report:
[06/03 23:38:48   1104s] Instances move: 2661 (out of 13806 movable)
[06/03 23:38:48   1104s] Instances flipped: 0
[06/03 23:38:48   1104s] Mean displacement: 5.94 um
[06/03 23:38:48   1104s] Max displacement: 98.12 um (Instance: Top_in/FE_OFC402_i_reset_n_i) (376.96, 789.72) -> (465, 779.64)
[06/03 23:38:48   1104s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: INV4
[06/03 23:38:48   1104s] Total instances moved : 2661
[06/03 23:38:48   1104s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:15.450, REAL:12.203, MEM:3922.7M, EPOCH TIME: 1717429128.794429
[06/03 23:38:48   1104s] Total net bbox length = 3.948e+05 (1.862e+05 2.085e+05) (ext = 9.579e+03)
[06/03 23:38:48   1104s] Runtime: CPU: 0:00:15.5 REAL: 0:00:12.0 MEM: 3922.7MB
[06/03 23:38:48   1104s] [CPU] RefinePlace/total (cpu=0:00:15.5, real=0:00:12.0, mem=3922.7MB) @(0:18:09 - 0:18:24).
[06/03 23:38:48   1104s] *** Finished refinePlace (0:18:24 mem=3922.7M) ***
[06/03 23:38:48   1104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.11
[06/03 23:38:48   1104s] OPERPROF:   Finished RefinePlace at level 2, CPU:15.480, REAL:12.240, MEM:3922.7M, EPOCH TIME: 1717429128.802029
[06/03 23:38:48   1104s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3922.7M, EPOCH TIME: 1717429128.802169
[06/03 23:38:48   1104s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.032, MEM:3898.7M, EPOCH TIME: 1717429128.833805
[06/03 23:38:48   1104s] OPERPROF: Finished RefinePlace2 at level 1, CPU:15.620, REAL:12.328, MEM:3898.7M, EPOCH TIME: 1717429128.834005
[06/03 23:38:48   1104s] eGR doReRoute: optGuide
[06/03 23:38:48   1104s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3898.7M, EPOCH TIME: 1717429128.988398
[06/03 23:38:48   1104s] All LLGs are deleted
[06/03 23:38:48   1104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3898.7M, EPOCH TIME: 1717429128.988549
[06/03 23:38:48   1104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.006, MEM:3898.7M, EPOCH TIME: 1717429128.994138
[06/03 23:38:48   1104s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:3898.7M, EPOCH TIME: 1717429128.994595
[06/03 23:38:48   1104s] ### Creating LA Mngr. totSessionCpu=0:18:24 mem=3898.7M
[06/03 23:38:48   1104s] ### Creating LA Mngr, finished. totSessionCpu=0:18:24 mem=3898.7M
[06/03 23:38:49   1104s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3898.73 MB )
[06/03 23:38:49   1104s] (I)      ==================== Layers =====================
[06/03 23:38:49   1104s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:38:49   1104s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:38:49   1104s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:38:49   1104s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:38:49   1104s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:38:49   1104s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:38:49   1104s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:38:49   1104s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:38:49   1104s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:38:49   1104s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:38:49   1104s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:38:49   1104s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:38:49   1104s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:38:49   1104s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:38:49   1104s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:38:49   1104s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:38:49   1104s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:38:49   1104s] (I)      Started Import and model ( Curr Mem: 3898.73 MB )
[06/03 23:38:49   1104s] (I)      Default pattern map key = CHIP_default.
[06/03 23:38:49   1104s] (I)      == Non-default Options ==
[06/03 23:38:49   1104s] (I)      Maximum routing layer                              : 6
[06/03 23:38:49   1104s] (I)      Number of threads                                  : 8
[06/03 23:38:49   1104s] (I)      Method to set GCell size                           : row
[06/03 23:38:49   1104s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:38:49   1104s] (I)      Use row-based GCell size
[06/03 23:38:49   1104s] (I)      Use row-based GCell align
[06/03 23:38:49   1104s] (I)      layer 0 area = 176400
[06/03 23:38:49   1104s] (I)      layer 1 area = 194000
[06/03 23:38:49   1104s] (I)      layer 2 area = 194000
[06/03 23:38:49   1104s] (I)      layer 3 area = 194000
[06/03 23:38:49   1104s] (I)      layer 4 area = 194000
[06/03 23:38:49   1104s] (I)      layer 5 area = 9000000
[06/03 23:38:49   1104s] (I)      GCell unit size   : 5040
[06/03 23:38:49   1104s] (I)      GCell multiplier  : 1
[06/03 23:38:49   1104s] (I)      GCell row height  : 5040
[06/03 23:38:49   1104s] (I)      Actual row height : 5040
[06/03 23:38:49   1104s] (I)      GCell align ref   : 220100 220200
[06/03 23:38:49   1104s] [NR-eGR] Track table information for default rule: 
[06/03 23:38:49   1104s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:38:49   1104s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:38:49   1104s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:38:49   1104s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:38:49   1104s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:38:49   1104s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:38:49   1104s] (I)      ================= Default via ==================
[06/03 23:38:49   1104s] (I)      +---+------------------+-----------------------+
[06/03 23:38:49   1104s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut       |
[06/03 23:38:49   1104s] (I)      +---+------------------+-----------------------+
[06/03 23:38:49   1104s] (I)      | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[06/03 23:38:49   1104s] (I)      | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[06/03 23:38:49   1104s] (I)      | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[06/03 23:38:49   1104s] (I)      | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[06/03 23:38:49   1104s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[06/03 23:38:49   1104s] (I)      +---+------------------+-----------------------+
[06/03 23:38:49   1104s] [NR-eGR] Read 32964 PG shapes
[06/03 23:38:49   1104s] [NR-eGR] Read 0 clock shapes
[06/03 23:38:49   1104s] [NR-eGR] Read 0 other shapes
[06/03 23:38:49   1104s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:38:49   1104s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:38:49   1104s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:38:49   1104s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:38:49   1104s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:38:49   1104s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:38:49   1104s] [NR-eGR] #Other Blockages    : 0
[06/03 23:38:49   1104s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:38:49   1104s] [NR-eGR] Num Prerouted Nets = 71  Num Prerouted Wires = 7544
[06/03 23:38:49   1104s] [NR-eGR] Read 14094 nets ( ignored 71 )
[06/03 23:38:49   1104s] (I)      early_global_route_priority property id does not exist.
[06/03 23:38:49   1104s] (I)      Read Num Blocks=36127  Num Prerouted Wires=7544  Num CS=0
[06/03 23:38:49   1104s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 3525
[06/03 23:38:49   1104s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 3530
[06/03 23:38:49   1104s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 486
[06/03 23:38:49   1104s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 3
[06/03 23:38:49   1104s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:38:49   1104s] (I)      Number of ignored nets                =     71
[06/03 23:38:49   1104s] (I)      Number of connected nets              =      0
[06/03 23:38:49   1104s] (I)      Number of fixed nets                  =     71.  Ignored: Yes
[06/03 23:38:49   1104s] (I)      Number of clock nets                  =     72.  Ignored: No
[06/03 23:38:49   1104s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:38:49   1104s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:38:49   1104s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:38:49   1104s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:38:49   1104s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:38:49   1104s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:38:49   1104s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:38:49   1104s] (I)      Ndr track 0 does not exist
[06/03 23:38:49   1104s] (I)      Ndr track 0 does not exist
[06/03 23:38:49   1104s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:38:49   1104s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:38:49   1104s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:38:49   1104s] (I)      Site width          :   620  (dbu)
[06/03 23:38:49   1104s] (I)      Row height          :  5040  (dbu)
[06/03 23:38:49   1104s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:38:49   1104s] (I)      GCell width         :  5040  (dbu)
[06/03 23:38:49   1104s] (I)      GCell height        :  5040  (dbu)
[06/03 23:38:49   1104s] (I)      Grid                :   268   268     6
[06/03 23:38:49   1104s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:38:49   1104s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:38:49   1104s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:38:49   1104s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:38:49   1104s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:38:49   1104s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:38:49   1104s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:38:49   1104s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:38:49   1104s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:38:49   1104s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:38:49   1104s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:38:49   1104s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:38:49   1104s] (I)      --------------------------------------------------------
[06/03 23:38:49   1104s] 
[06/03 23:38:49   1104s] [NR-eGR] ============ Routing rule table ============
[06/03 23:38:49   1104s] [NR-eGR] Rule id: 0  Nets: 14019
[06/03 23:38:49   1104s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:38:49   1104s] (I)                    Layer    2    3    4    5     6 
[06/03 23:38:49   1104s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:38:49   1104s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:38:49   1104s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:38:49   1104s] [NR-eGR] Rule id: 1  Nets: 0
[06/03 23:38:49   1104s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/03 23:38:49   1104s] (I)                    Layer     2     3     4     5     6 
[06/03 23:38:49   1104s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/03 23:38:49   1104s] (I)             #Used tracks     2     2     2     2     2 
[06/03 23:38:49   1104s] (I)       #Fully used tracks     1     1     1     1     1 
[06/03 23:38:49   1104s] [NR-eGR] ========================================
[06/03 23:38:49   1104s] [NR-eGR] 
[06/03 23:38:49   1104s] (I)      =============== Blocked Tracks ===============
[06/03 23:38:49   1104s] (I)      +-------+---------+----------+---------------+
[06/03 23:38:49   1104s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:38:49   1104s] (I)      +-------+---------+----------+---------------+
[06/03 23:38:49   1104s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:38:49   1104s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:38:49   1104s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:38:49   1104s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:38:49   1104s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:38:49   1104s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:38:49   1104s] (I)      +-------+---------+----------+---------------+
[06/03 23:38:49   1104s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3909.06 MB )
[06/03 23:38:49   1104s] (I)      Reset routing kernel
[06/03 23:38:49   1104s] (I)      Started Global Routing ( Curr Mem: 3909.06 MB )
[06/03 23:38:49   1104s] (I)      totalPins=41753  totalGlobalPin=39386 (94.33%)
[06/03 23:38:49   1104s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:38:49   1104s] [NR-eGR] Layer group 1: route 14019 net(s) in layer range [2, 6]
[06/03 23:38:49   1104s] (I)      
[06/03 23:38:49   1104s] (I)      ============  Phase 1a Route ============
[06/03 23:38:49   1104s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 18
[06/03 23:38:49   1104s] (I)      Usage: 78349 = (36849 H, 41500 V) = (4.93% H, 5.54% V) = (1.857e+05um H, 2.092e+05um V)
[06/03 23:38:49   1104s] (I)      
[06/03 23:38:49   1104s] (I)      ============  Phase 1b Route ============
[06/03 23:38:49   1104s] (I)      Usage: 78349 = (36849 H, 41500 V) = (4.93% H, 5.54% V) = (1.857e+05um H, 2.092e+05um V)
[06/03 23:38:49   1104s] (I)      Overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 3.948790e+05um
[06/03 23:38:49   1104s] (I)      Congestion metric : 0.03%H 0.04%V, 0.07%HV
[06/03 23:38:49   1104s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:38:49   1104s] (I)      
[06/03 23:38:49   1104s] (I)      ============  Phase 1c Route ============
[06/03 23:38:49   1104s] (I)      Level2 Grid: 54 x 54
[06/03 23:38:49   1104s] (I)      Usage: 78349 = (36849 H, 41500 V) = (4.93% H, 5.54% V) = (1.857e+05um H, 2.092e+05um V)
[06/03 23:38:49   1104s] (I)      
[06/03 23:38:49   1104s] (I)      ============  Phase 1d Route ============
[06/03 23:38:49   1104s] (I)      Usage: 78350 = (36850 H, 41500 V) = (4.93% H, 5.54% V) = (1.857e+05um H, 2.092e+05um V)
[06/03 23:38:49   1104s] (I)      
[06/03 23:38:49   1104s] (I)      ============  Phase 1e Route ============
[06/03 23:38:49   1104s] (I)      Usage: 78350 = (36850 H, 41500 V) = (4.93% H, 5.54% V) = (1.857e+05um H, 2.092e+05um V)
[06/03 23:38:49   1104s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 3.948840e+05um
[06/03 23:38:49   1104s] (I)      
[06/03 23:38:49   1104s] (I)      ============  Phase 1l Route ============
[06/03 23:38:49   1105s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:38:49   1105s] (I)      Layer  2:     348453     53256         2      214167      367514    (36.82%) 
[06/03 23:38:49   1105s] (I)      Layer  3:     393045     48666         0      237114      406890    (36.82%) 
[06/03 23:38:49   1105s] (I)      Layer  4:     310785     15598         0      260999      320682    (44.87%) 
[06/03 23:38:49   1105s] (I)      Layer  5:     351804      2023         0      284139      359865    (44.12%) 
[06/03 23:38:49   1105s] (I)      Layer  6:      90776        50         0       54123       91297    (37.22%) 
[06/03 23:38:49   1105s] (I)      Total:       1494863    119593         2     1050541     1546247    (40.46%) 
[06/03 23:38:49   1105s] (I)      
[06/03 23:38:49   1105s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:38:49   1105s] [NR-eGR]                        OverCon           OverCon            
[06/03 23:38:49   1105s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/03 23:38:49   1105s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/03 23:38:49   1105s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:38:49   1105s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:38:49   1105s] [NR-eGR]  metal2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:38:49   1105s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:38:49   1105s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:38:49   1105s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:38:49   1105s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:38:49   1105s] [NR-eGR] ---------------------------------------------------------------
[06/03 23:38:49   1105s] [NR-eGR]        Total         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/03 23:38:49   1105s] [NR-eGR] 
[06/03 23:38:49   1105s] (I)      Finished Global Routing ( CPU: 0.53 sec, Real: 0.20 sec, Curr Mem: 3928.07 MB )
[06/03 23:38:49   1105s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:38:49   1105s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:38:49   1105s] (I)      ============= Track Assignment ============
[06/03 23:38:49   1105s] (I)      Started Track Assignment (8T) ( Curr Mem: 3928.07 MB )
[06/03 23:38:49   1105s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:38:49   1105s] (I)      Run Multi-thread track assignment
[06/03 23:38:49   1105s] (I)      Finished Track Assignment (8T) ( CPU: 0.41 sec, Real: 0.07 sec, Curr Mem: 3936.32 MB )
[06/03 23:38:49   1105s] (I)      Started Export ( Curr Mem: 3936.32 MB )
[06/03 23:38:49   1105s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:38:49   1105s] [NR-eGR] ------------------------------------
[06/03 23:38:49   1105s] [NR-eGR]  metal1  (1H)           103   44775 
[06/03 23:38:49   1105s] [NR-eGR]  metal2  (2V)        184075   56261 
[06/03 23:38:49   1105s] [NR-eGR]  metal3  (3H)        201167    3836 
[06/03 23:38:49   1105s] [NR-eGR]  metal4  (4V)         52825     155 
[06/03 23:38:49   1105s] [NR-eGR]  metal5  (5H)         10078       6 
[06/03 23:38:49   1105s] [NR-eGR]  metal6  (6V)           252       0 
[06/03 23:38:49   1105s] [NR-eGR] ------------------------------------
[06/03 23:38:49   1105s] [NR-eGR]          Total       448500  105033 
[06/03 23:38:49   1105s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:38:49   1105s] [NR-eGR] Total half perimeter of net bounding box: 394766um
[06/03 23:38:49   1105s] [NR-eGR] Total length: 448500um, number of vias: 105033
[06/03 23:38:49   1105s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:38:49   1105s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/03 23:38:49   1105s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:38:49   1105s] (I)      Finished Export ( CPU: 0.46 sec, Real: 0.33 sec, Curr Mem: 3910.70 MB )
[06/03 23:38:49   1105s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.64 sec, Real: 0.84 sec, Curr Mem: 3830.70 MB )
[06/03 23:38:49   1105s] (I)      ======================================== Runtime Summary ========================================
[06/03 23:38:49   1105s] (I)       Step                                              %       Start      Finish      Real       CPU 
[06/03 23:38:49   1105s] (I)      -------------------------------------------------------------------------------------------------
[06/03 23:38:49   1105s] (I)       Early Global Route kernel                   100.00%  460.81 sec  461.65 sec  0.84 sec  1.64 sec 
[06/03 23:38:49   1105s] (I)       +-Import and model                           19.81%  460.81 sec  460.98 sec  0.17 sec  0.17 sec 
[06/03 23:38:49   1105s] (I)       | +-Create place DB                           7.99%  460.81 sec  460.88 sec  0.07 sec  0.06 sec 
[06/03 23:38:49   1105s] (I)       | | +-Import place data                       7.95%  460.81 sec  460.88 sec  0.07 sec  0.06 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Read instances and placement          2.42%  460.81 sec  460.83 sec  0.02 sec  0.02 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Read nets                             5.46%  460.83 sec  460.88 sec  0.05 sec  0.04 sec 
[06/03 23:38:49   1105s] (I)       | +-Create route DB                           9.75%  460.88 sec  460.96 sec  0.08 sec  0.09 sec 
[06/03 23:38:49   1105s] (I)       | | +-Import route data (8T)                  9.65%  460.88 sec  460.96 sec  0.08 sec  0.08 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.51%  460.88 sec  460.90 sec  0.01 sec  0.01 sec 
[06/03 23:38:49   1105s] (I)       | | | | +-Read routing blockages              0.00%  460.88 sec  460.88 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | | +-Read instance blockages             0.60%  460.88 sec  460.89 sec  0.01 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | | +-Read PG blockages                   0.66%  460.89 sec  460.90 sec  0.01 sec  0.01 sec 
[06/03 23:38:49   1105s] (I)       | | | | +-Read clock blockages                0.01%  460.90 sec  460.90 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | | +-Read other blockages                0.01%  460.90 sec  460.90 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | | +-Read halo blockages                 0.02%  460.90 sec  460.90 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | | +-Read boundary cut boxes             0.00%  460.90 sec  460.90 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Read blackboxes                       0.00%  460.90 sec  460.90 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Read prerouted                        1.44%  460.90 sec  460.91 sec  0.01 sec  0.01 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Read unlegalized nets                 0.31%  460.91 sec  460.91 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Read nets                             0.77%  460.91 sec  460.92 sec  0.01 sec  0.01 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Set up via pillars                    0.01%  460.92 sec  460.92 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Initialize 3D grid graph              0.21%  460.92 sec  460.92 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Model blockage capacity               4.08%  460.92 sec  460.96 sec  0.03 sec  0.04 sec 
[06/03 23:38:49   1105s] (I)       | | | | +-Initialize 3D capacity              3.75%  460.92 sec  460.96 sec  0.03 sec  0.04 sec 
[06/03 23:38:49   1105s] (I)       | +-Read aux data                             0.00%  460.96 sec  460.96 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | +-Others data preparation                   0.16%  460.96 sec  460.96 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | +-Create route kernel                       1.46%  460.96 sec  460.97 sec  0.01 sec  0.01 sec 
[06/03 23:38:49   1105s] (I)       +-Global Routing                             24.19%  460.98 sec  461.18 sec  0.20 sec  0.53 sec 
[06/03 23:38:49   1105s] (I)       | +-Initialization                            0.59%  460.98 sec  460.98 sec  0.00 sec  0.01 sec 
[06/03 23:38:49   1105s] (I)       | +-Net group 1                              21.42%  460.98 sec  461.16 sec  0.18 sec  0.51 sec 
[06/03 23:38:49   1105s] (I)       | | +-Generate topology (7T)                  0.80%  460.98 sec  460.99 sec  0.01 sec  0.03 sec 
[06/03 23:38:49   1105s] (I)       | | +-Phase 1a                                5.87%  461.01 sec  461.06 sec  0.05 sec  0.16 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Pattern routing (8T)                  4.05%  461.01 sec  461.04 sec  0.03 sec  0.15 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.83%  461.04 sec  461.05 sec  0.01 sec  0.00 sec 
[06/03 23:38:49   1105s] (I)       | | | +-Add via demand to 2D                  0.84%  461.05 sec  461.06 sec  0.01 sec  0.01 sec 
[06/03 23:38:49   1105s] (I)       | | +-Phase 1b                                1.39%  461.06 sec  461.07 sec  0.01 sec  0.02 sec 
[06/03 23:38:49   1106s] (I)       | | | +-Monotonic routing (8T)                1.28%  461.06 sec  461.07 sec  0.01 sec  0.02 sec 
[06/03 23:38:49   1106s] (I)       | | +-Phase 1c                                0.90%  461.07 sec  461.08 sec  0.01 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)       | | | +-Two level Routing                     0.87%  461.07 sec  461.08 sec  0.01 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)       | | | | +-Two Level Routing (Regular)         0.50%  461.07 sec  461.08 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  461.08 sec  461.08 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)       | | +-Phase 1d                                2.53%  461.08 sec  461.10 sec  0.02 sec  0.05 sec 
[06/03 23:38:49   1106s] (I)       | | | +-Detoured routing (8T)                 2.48%  461.08 sec  461.10 sec  0.02 sec  0.05 sec 
[06/03 23:38:49   1106s] (I)       | | +-Phase 1e                                0.43%  461.10 sec  461.10 sec  0.00 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)       | | | +-Route legalization                    0.35%  461.10 sec  461.10 sec  0.00 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)       | | | | +-Legalize Blockage Violations        0.32%  461.10 sec  461.10 sec  0.00 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)       | | +-Phase 1l                                7.18%  461.10 sec  461.16 sec  0.06 sec  0.21 sec 
[06/03 23:38:49   1106s] (I)       | | | +-Layer assignment (8T)                 6.29%  461.11 sec  461.16 sec  0.05 sec  0.21 sec 
[06/03 23:38:49   1106s] (I)       | +-Clean cong LA                             0.00%  461.16 sec  461.16 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)       +-Export 3D cong map                          2.26%  461.18 sec  461.20 sec  0.02 sec  0.02 sec 
[06/03 23:38:49   1106s] (I)       | +-Export 2D cong map                        0.30%  461.20 sec  461.20 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)       +-Extract Global 3D Wires                     0.66%  461.20 sec  461.21 sec  0.01 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)       +-Track Assignment (8T)                       8.62%  461.21 sec  461.28 sec  0.07 sec  0.41 sec 
[06/03 23:38:49   1106s] (I)       | +-Initialization                            0.24%  461.21 sec  461.21 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)       | +-Track Assignment Kernel                   8.20%  461.21 sec  461.28 sec  0.07 sec  0.41 sec 
[06/03 23:38:49   1106s] (I)       | +-Free Memory                               0.01%  461.28 sec  461.28 sec  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)       +-Export                                     39.66%  461.28 sec  461.61 sec  0.33 sec  0.46 sec 
[06/03 23:38:49   1106s] (I)       | +-Export DB wires                           7.07%  461.28 sec  461.34 sec  0.06 sec  0.14 sec 
[06/03 23:38:49   1106s] (I)       | | +-Export all nets (8T)                    5.25%  461.29 sec  461.33 sec  0.04 sec  0.10 sec 
[06/03 23:38:49   1106s] (I)       | | +-Set wire vias (8T)                      0.84%  461.33 sec  461.34 sec  0.01 sec  0.03 sec 
[06/03 23:38:49   1106s] (I)       | +-Report wirelength                         5.90%  461.34 sec  461.39 sec  0.05 sec  0.05 sec 
[06/03 23:38:49   1106s] (I)       | +-Update net boxes                          1.32%  461.39 sec  461.40 sec  0.01 sec  0.05 sec 
[06/03 23:38:49   1106s] (I)       | +-Update timing                            25.16%  461.40 sec  461.61 sec  0.21 sec  0.21 sec 
[06/03 23:38:49   1106s] (I)       +-Postprocess design                          2.76%  461.61 sec  461.64 sec  0.02 sec  0.03 sec 
[06/03 23:38:49   1106s] (I)      ======================= Summary by functions ========================
[06/03 23:38:49   1106s] (I)       Lv  Step                                      %      Real       CPU 
[06/03 23:38:49   1106s] (I)      ---------------------------------------------------------------------
[06/03 23:38:49   1106s] (I)        0  Early Global Route kernel           100.00%  0.84 sec  1.64 sec 
[06/03 23:38:49   1106s] (I)        1  Export                               39.66%  0.33 sec  0.46 sec 
[06/03 23:38:49   1106s] (I)        1  Global Routing                       24.19%  0.20 sec  0.53 sec 
[06/03 23:38:49   1106s] (I)        1  Import and model                     19.81%  0.17 sec  0.17 sec 
[06/03 23:38:49   1106s] (I)        1  Track Assignment (8T)                 8.62%  0.07 sec  0.41 sec 
[06/03 23:38:49   1106s] (I)        1  Postprocess design                    2.76%  0.02 sec  0.03 sec 
[06/03 23:38:49   1106s] (I)        1  Export 3D cong map                    2.26%  0.02 sec  0.02 sec 
[06/03 23:38:49   1106s] (I)        1  Extract Global 3D Wires               0.66%  0.01 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        2  Update timing                        25.16%  0.21 sec  0.21 sec 
[06/03 23:38:49   1106s] (I)        2  Net group 1                          21.42%  0.18 sec  0.51 sec 
[06/03 23:38:49   1106s] (I)        2  Create route DB                       9.75%  0.08 sec  0.09 sec 
[06/03 23:38:49   1106s] (I)        2  Track Assignment Kernel               8.20%  0.07 sec  0.41 sec 
[06/03 23:38:49   1106s] (I)        2  Create place DB                       7.99%  0.07 sec  0.06 sec 
[06/03 23:38:49   1106s] (I)        2  Export DB wires                       7.07%  0.06 sec  0.14 sec 
[06/03 23:38:49   1106s] (I)        2  Report wirelength                     5.90%  0.05 sec  0.05 sec 
[06/03 23:38:49   1106s] (I)        2  Create route kernel                   1.46%  0.01 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        2  Update net boxes                      1.32%  0.01 sec  0.05 sec 
[06/03 23:38:49   1106s] (I)        2  Initialization                        0.83%  0.01 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        2  Export 2D cong map                    0.30%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        2  Others data preparation               0.16%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        3  Import route data (8T)                9.65%  0.08 sec  0.08 sec 
[06/03 23:38:49   1106s] (I)        3  Import place data                     7.95%  0.07 sec  0.06 sec 
[06/03 23:38:49   1106s] (I)        3  Phase 1l                              7.18%  0.06 sec  0.21 sec 
[06/03 23:38:49   1106s] (I)        3  Phase 1a                              5.87%  0.05 sec  0.16 sec 
[06/03 23:38:49   1106s] (I)        3  Export all nets (8T)                  5.25%  0.04 sec  0.10 sec 
[06/03 23:38:49   1106s] (I)        3  Phase 1d                              2.53%  0.02 sec  0.05 sec 
[06/03 23:38:49   1106s] (I)        3  Phase 1b                              1.39%  0.01 sec  0.02 sec 
[06/03 23:38:49   1106s] (I)        3  Phase 1c                              0.90%  0.01 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        3  Set wire vias (8T)                    0.84%  0.01 sec  0.03 sec 
[06/03 23:38:49   1106s] (I)        3  Generate topology (7T)                0.80%  0.01 sec  0.03 sec 
[06/03 23:38:49   1106s] (I)        3  Phase 1e                              0.43%  0.00 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        4  Layer assignment (8T)                 6.29%  0.05 sec  0.21 sec 
[06/03 23:38:49   1106s] (I)        4  Read nets                             6.22%  0.05 sec  0.05 sec 
[06/03 23:38:49   1106s] (I)        4  Model blockage capacity               4.08%  0.03 sec  0.04 sec 
[06/03 23:38:49   1106s] (I)        4  Pattern routing (8T)                  4.05%  0.03 sec  0.15 sec 
[06/03 23:38:49   1106s] (I)        4  Detoured routing (8T)                 2.48%  0.02 sec  0.05 sec 
[06/03 23:38:49   1106s] (I)        4  Read instances and placement          2.42%  0.02 sec  0.02 sec 
[06/03 23:38:49   1106s] (I)        4  Read blockages ( Layer 2-6 )          1.51%  0.01 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        4  Read prerouted                        1.44%  0.01 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        4  Monotonic routing (8T)                1.28%  0.01 sec  0.02 sec 
[06/03 23:38:49   1106s] (I)        4  Two level Routing                     0.87%  0.01 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        4  Add via demand to 2D                  0.84%  0.01 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        4  Pattern Routing Avoiding Blockages    0.83%  0.01 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        4  Route legalization                    0.35%  0.00 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        4  Read unlegalized nets                 0.31%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        4  Initialize 3D grid graph              0.21%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        5  Initialize 3D capacity                3.75%  0.03 sec  0.04 sec 
[06/03 23:38:49   1106s] (I)        5  Read PG blockages                     0.66%  0.01 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        5  Read instance blockages               0.60%  0.01 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        5  Two Level Routing (Regular)           0.50%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        5  Legalize Blockage Violations          0.32%  0.00 sec  0.01 sec 
[06/03 23:38:49   1106s] (I)        5  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/03 23:38:49   1106s] Extraction called for design 'CHIP' of instances=14206 and nets=14276 using extraction engine 'preRoute' .
[06/03 23:38:49   1106s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:38:49   1106s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:38:49   1106s] PreRoute RC Extraction called for design CHIP.
[06/03 23:38:49   1106s] RC Extraction called in multi-corner(2) mode.
[06/03 23:38:49   1106s] RCMode: PreRoute
[06/03 23:38:49   1106s]       RC Corner Indexes            0       1   
[06/03 23:38:49   1106s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:38:49   1106s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:38:49   1106s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:38:49   1106s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:38:49   1106s] Shrink Factor                : 1.00000
[06/03 23:38:49   1106s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:38:49   1106s] Using capacitance table file ...
[06/03 23:38:49   1106s] 
[06/03 23:38:49   1106s] Trim Metal Layers:
[06/03 23:38:49   1106s] LayerId::1 widthSet size::4
[06/03 23:38:49   1106s] LayerId::2 widthSet size::4
[06/03 23:38:49   1106s] LayerId::3 widthSet size::4
[06/03 23:38:49   1106s] LayerId::4 widthSet size::4
[06/03 23:38:49   1106s] LayerId::5 widthSet size::4
[06/03 23:38:49   1106s] LayerId::6 widthSet size::2
[06/03 23:38:49   1106s] Updating RC grid for preRoute extraction ...
[06/03 23:38:49   1106s] eee: pegSigSF::1.070000
[06/03 23:38:49   1106s] Initializing multi-corner capacitance tables ... 
[06/03 23:38:49   1106s] Initializing multi-corner resistance tables ...
[06/03 23:38:49   1106s] eee: l::1 avDens::0.104436 usedTrk::3792.079349 availTrk::36310.005502 sigTrk::3792.079349
[06/03 23:38:49   1106s] eee: l::2 avDens::0.122479 usedTrk::3652.903870 availTrk::29824.642916 sigTrk::3652.903870
[06/03 23:38:49   1106s] eee: l::3 avDens::0.119237 usedTrk::3992.883684 availTrk::33486.924144 sigTrk::3992.883684
[06/03 23:38:49   1106s] eee: l::4 avDens::0.079050 usedTrk::2474.018651 availTrk::31296.931980 sigTrk::2474.018651
[06/03 23:38:49   1106s] eee: l::5 avDens::0.095765 usedTrk::1519.494245 availTrk::15866.907674 sigTrk::1519.494245
[06/03 23:38:49   1106s] eee: l::6 avDens::0.030754 usedTrk::5.000000 availTrk::162.580645 sigTrk::5.000000
[06/03 23:38:49   1106s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:38:50   1106s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250080 ; uaWl: 1.000000 ; uaWlH: 0.123007 ; aWlH: 0.000000 ; Pmax: 0.821200 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:38:50   1106s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3812.703M)
[06/03 23:38:50   1106s] Compute RC Scale Done ...
[06/03 23:38:50   1106s] OPERPROF: Starting HotSpotCal at level 1, MEM:3831.8M, EPOCH TIME: 1717429130.458514
[06/03 23:38:50   1106s] [hotspot] +------------+---------------+---------------+
[06/03 23:38:50   1106s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 23:38:50   1106s] [hotspot] +------------+---------------+---------------+
[06/03 23:38:50   1106s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 23:38:50   1106s] [hotspot] +------------+---------------+---------------+
[06/03 23:38:50   1106s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:38:50   1106s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 23:38:50   1106s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:3831.8M, EPOCH TIME: 1717429130.469413
[06/03 23:38:50   1106s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[06/03 23:38:50   1106s] Begin: GigaOpt Route Type Constraints Refinement
[06/03 23:38:50   1106s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:18:26.6/0:15:36.8 (1.2), mem = 3831.8M
[06/03 23:38:50   1106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.16
[06/03 23:38:50   1106s] ### Creating RouteCongInterface, started
[06/03 23:38:50   1106s] 
[06/03 23:38:50   1106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:38:50   1106s] 
[06/03 23:38:50   1106s] #optDebug: {0, 1.000}
[06/03 23:38:50   1106s] ### Creating RouteCongInterface, finished
[06/03 23:38:50   1106s] Updated routing constraints on 0 nets.
[06/03 23:38:50   1106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.16
[06/03 23:38:50   1106s] Bottom Preferred Layer:
[06/03 23:38:50   1106s] +---------------+------------+----------+
[06/03 23:38:50   1106s] |     Layer     |    CLK     |   Rule   |
[06/03 23:38:50   1106s] +---------------+------------+----------+
[06/03 23:38:50   1106s] | metal3 (z=3)  |         72 | default  |
[06/03 23:38:50   1106s] +---------------+------------+----------+
[06/03 23:38:50   1106s] Via Pillar Rule:
[06/03 23:38:50   1106s]     None
[06/03 23:38:50   1106s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:18:26.7/0:15:36.9 (1.2), mem = 3831.8M
[06/03 23:38:50   1106s] 
[06/03 23:38:50   1106s] =============================================================================================
[06/03 23:38:50   1106s]  Step TAT Report for CongRefineRouteType #3                                     21.13-s100_1
[06/03 23:38:50   1106s] =============================================================================================
[06/03 23:38:50   1106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:38:50   1106s] ---------------------------------------------------------------------------------------------
[06/03 23:38:50   1106s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  71.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/03 23:38:50   1106s] [ MISC                   ]          0:00:00.0  (  28.6 % )     0:00:00.0 /  0:00:00.0    1.6
[06/03 23:38:50   1106s] ---------------------------------------------------------------------------------------------
[06/03 23:38:50   1106s]  CongRefineRouteType #3 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.2
[06/03 23:38:50   1106s] ---------------------------------------------------------------------------------------------
[06/03 23:38:50   1106s] 
[06/03 23:38:50   1106s] End: GigaOpt Route Type Constraints Refinement
[06/03 23:38:50   1106s] skip EGR on cluster skew clock nets.
[06/03 23:38:50   1106s] Deleting Lib Analyzer.
[06/03 23:38:50   1106s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:38:50   1106s] #################################################################################
[06/03 23:38:50   1106s] # Design Stage: PreRoute
[06/03 23:38:50   1106s] # Design Name: CHIP
[06/03 23:38:50   1106s] # Design Mode: 90nm
[06/03 23:38:50   1106s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:38:50   1106s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:38:50   1106s] # Signoff Settings: SI Off 
[06/03 23:38:50   1106s] #################################################################################
[06/03 23:38:51   1108s] Topological Sorting (REAL = 0:00:00.0, MEM = 3823.8M, InitMEM = 3823.8M)
[06/03 23:38:51   1109s] Calculate delays in BcWc mode...
[06/03 23:38:51   1109s] Calculate delays in BcWc mode...
[06/03 23:38:51   1109s] Start delay calculation (fullDC) (8 T). (MEM=3823.82)
[06/03 23:38:51   1109s] End AAE Lib Interpolated Model. (MEM=3835.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:38:52   1116s] Total number of fetched objects 14210
[06/03 23:38:52   1117s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/03 23:38:52   1117s] End delay calculation. (MEM=4146.82 CPU=0:00:06.5 REAL=0:00:01.0)
[06/03 23:38:52   1117s] End delay calculation (fullDC). (MEM=4146.82 CPU=0:00:08.0 REAL=0:00:01.0)
[06/03 23:38:52   1117s] *** CDM Built up (cpu=0:00:10.1  real=0:00:02.0  mem= 4146.8M) ***
[06/03 23:38:53   1118s] Begin: GigaOpt postEco DRV Optimization
[06/03 23:38:53   1118s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[06/03 23:38:53   1118s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:18:38.6/0:15:39.4 (1.2), mem = 4146.8M
[06/03 23:38:53   1118s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:38:53   1118s] Info: 27 io nets excluded
[06/03 23:38:53   1118s] Info: 71 nets with fixed/cover wires excluded.
[06/03 23:38:53   1118s] Info: 72 clock nets excluded from IPO operation.
[06/03 23:38:53   1118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.32177.17
[06/03 23:38:53   1118s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:38:53   1118s] ### Creating PhyDesignMc. totSessionCpu=0:18:39 mem=4146.8M
[06/03 23:38:53   1118s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:38:53   1118s] OPERPROF: Starting DPlace-Init at level 1, MEM:4146.8M, EPOCH TIME: 1717429133.168960
[06/03 23:38:53   1118s] z: 2, totalTracks: 1
[06/03 23:38:53   1118s] z: 4, totalTracks: 1
[06/03 23:38:53   1118s] z: 6, totalTracks: 1
[06/03 23:38:53   1118s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:38:53   1118s] All LLGs are deleted
[06/03 23:38:53   1118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4146.8M, EPOCH TIME: 1717429133.186997
[06/03 23:38:53   1118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:4146.8M, EPOCH TIME: 1717429133.187572
[06/03 23:38:53   1118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4146.8M, EPOCH TIME: 1717429133.193162
[06/03 23:38:53   1118s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4274.9M, EPOCH TIME: 1717429133.198404
[06/03 23:38:53   1118s] Core basic site is core_5040
[06/03 23:38:53   1118s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4274.9M, EPOCH TIME: 1717429133.212335
[06/03 23:38:53   1118s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.009, MEM:4306.9M, EPOCH TIME: 1717429133.220994
[06/03 23:38:53   1118s] Fast DP-INIT is on for default
[06/03 23:38:53   1118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:38:53   1118s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.028, MEM:4306.9M, EPOCH TIME: 1717429133.226722
[06/03 23:38:53   1118s] 
[06/03 23:38:53   1118s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:38:53   1118s] 
[06/03 23:38:53   1118s]  Skipping Bad Lib Cell Checking (CMU) !
[06/03 23:38:53   1118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.041, MEM:4178.8M, EPOCH TIME: 1717429133.234421
[06/03 23:38:53   1118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4178.8M, EPOCH TIME: 1717429133.234549
[06/03 23:38:53   1118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4178.8M, EPOCH TIME: 1717429133.238499
[06/03 23:38:53   1118s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4178.8MB).
[06/03 23:38:53   1118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.073, MEM:4178.8M, EPOCH TIME: 1717429133.242150
[06/03 23:38:53   1118s] TotalInstCnt at PhyDesignMc Initialization: 13,876
[06/03 23:38:53   1118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:39 mem=4178.8M
[06/03 23:38:53   1118s] ### Creating RouteCongInterface, started
[06/03 23:38:53   1118s] 
[06/03 23:38:53   1118s] Creating Lib Analyzer ...
[06/03 23:38:53   1118s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:38:53   1119s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:38:53   1119s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:38:53   1119s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:38:53   1119s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:38:53   1119s] 
[06/03 23:38:53   1119s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:38:58   1124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:44 mem=4178.8M
[06/03 23:38:58   1124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:44 mem=4178.8M
[06/03 23:38:58   1124s] Creating Lib Analyzer, finished. 
[06/03 23:38:58   1124s] 
[06/03 23:38:58   1124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/03 23:38:58   1124s] 
[06/03 23:38:58   1124s] #optDebug: {0, 1.000}
[06/03 23:38:58   1124s] ### Creating RouteCongInterface, finished
[06/03 23:38:58   1124s] {MG  {5 0 69.8 1.29575} }
[06/03 23:38:58   1124s] ### Creating LA Mngr. totSessionCpu=0:18:44 mem=4178.8M
[06/03 23:38:58   1124s] ### Creating LA Mngr, finished. totSessionCpu=0:18:44 mem=4178.8M
[06/03 23:38:59   1125s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4386.8M, EPOCH TIME: 1717429139.432011
[06/03 23:38:59   1125s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4386.8M, EPOCH TIME: 1717429139.432487
[06/03 23:38:59   1126s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:38:59   1126s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:38:59   1126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:38:59   1126s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/03 23:38:59   1126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:38:59   1126s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/03 23:38:59   1126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:38:59   1126s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:38:59   1126s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:38:59   1126s] Info: violation cost 1.837266 (cap = 0.307152, tran = 1.530114, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:38:59   1126s] |    16|    36|    -4.54|    16|    32|    -6.22|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 45.31%|          |         |
[06/03 23:38:59   1126s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:38:59   1126s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:38:59   1126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:39:00   1126s] |    15|    30|    -4.54|    15|    30|    -6.22|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       1| 45.31%| 0:00:00.0|  4386.8M|
[06/03 23:39:00   1126s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:39:00   1126s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:39:00   1126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:39:00   1126s] |    15|    30|    -4.54|    15|    30|    -6.22|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 45.31%| 0:00:00.0|  4386.8M|
[06/03 23:39:00   1126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:39:00   1126s] 
[06/03 23:39:00   1126s] ###############################################################################
[06/03 23:39:00   1126s] #
[06/03 23:39:00   1126s] #  Large fanout net report:  
[06/03 23:39:00   1126s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/03 23:39:00   1126s] #     - current density: 45.31
[06/03 23:39:00   1126s] #
[06/03 23:39:00   1126s] #  List of high fanout nets:
[06/03 23:39:00   1126s] #
[06/03 23:39:00   1126s] ###############################################################################
[06/03 23:39:00   1126s] Bottom Preferred Layer:
[06/03 23:39:00   1126s] +---------------+------------+----------+
[06/03 23:39:00   1126s] |     Layer     |    CLK     |   Rule   |
[06/03 23:39:00   1126s] +---------------+------------+----------+
[06/03 23:39:00   1126s] | metal3 (z=3)  |         72 | default  |
[06/03 23:39:00   1126s] +---------------+------------+----------+
[06/03 23:39:00   1126s] Via Pillar Rule:
[06/03 23:39:00   1126s]     None
[06/03 23:39:00   1126s] 
[06/03 23:39:00   1126s] 
[06/03 23:39:00   1126s] =======================================================================
[06/03 23:39:00   1126s]                 Reasons for remaining drv violations
[06/03 23:39:00   1126s] =======================================================================
[06/03 23:39:00   1126s] *info: Total 15 net(s) have violations which can't be fixed by DRV optimization.
[06/03 23:39:00   1126s] 
[06/03 23:39:00   1126s] MultiBuffering failure reasons
[06/03 23:39:00   1126s] ------------------------------------------------
[06/03 23:39:00   1126s] *info:    15 net(s): Could not be fixed because it is multi driver net.
[06/03 23:39:00   1126s] 
[06/03 23:39:00   1126s] 
[06/03 23:39:00   1126s] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=4386.8M) ***
[06/03 23:39:00   1126s] 
[06/03 23:39:00   1126s] Total-nets :: 14094, Stn-nets :: 4, ratio :: 0.0283809 %, Total-len 448500, Stn-len 0
[06/03 23:39:00   1126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4177.4M, EPOCH TIME: 1717429140.048371
[06/03 23:39:00   1127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.027, MEM:3858.8M, EPOCH TIME: 1717429140.075617
[06/03 23:39:00   1127s] TotalInstCnt at PhyDesignMc Destruction: 13,876
[06/03 23:39:00   1127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.32177.17
[06/03 23:39:00   1127s] *** DrvOpt #5 [finish] : cpu/real = 0:00:08.4/0:00:07.0 (1.2), totSession cpu/real = 0:18:47.0/0:15:46.4 (1.2), mem = 3858.8M
[06/03 23:39:00   1127s] 
[06/03 23:39:00   1127s] =============================================================================================
[06/03 23:39:00   1127s]  Step TAT Report for DrvOpt #5                                                  21.13-s100_1
[06/03 23:39:00   1127s] =============================================================================================
[06/03 23:39:00   1127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:39:00   1127s] ---------------------------------------------------------------------------------------------
[06/03 23:39:00   1127s] [ SlackTraversorInit     ]      1   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:01.0    2.5
[06/03 23:39:00   1127s] [ LibAnalyzerInit        ]      1   0:00:05.4  (  78.3 % )     0:00:05.4 /  0:00:05.5    1.0
[06/03 23:39:00   1127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:39:00   1127s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.3    1.7
[06/03 23:39:00   1127s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:05.5 /  0:00:05.6    1.0
[06/03 23:39:00   1127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:39:00   1127s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[06/03 23:39:00   1127s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:39:00   1127s] [ OptEval                ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.2
[06/03 23:39:00   1127s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:39:00   1127s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[06/03 23:39:00   1127s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[06/03 23:39:00   1127s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.4    6.0
[06/03 23:39:00   1127s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    2.2
[06/03 23:39:00   1127s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:39:00   1127s] [ MISC                   ]          0:00:00.8  (  10.9 % )     0:00:00.8 /  0:00:01.1    1.5
[06/03 23:39:00   1127s] ---------------------------------------------------------------------------------------------
[06/03 23:39:00   1127s]  DrvOpt #5 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:08.4    1.2
[06/03 23:39:00   1127s] ---------------------------------------------------------------------------------------------
[06/03 23:39:00   1127s] 
[06/03 23:39:00   1127s] End: GigaOpt postEco DRV Optimization
[06/03 23:39:00   1127s] **INFO: Flow update: Design timing is met.
[06/03 23:39:00   1127s] Running refinePlace -preserveRouting true -hardFence false
[06/03 23:39:00   1127s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3858.8M, EPOCH TIME: 1717429140.089154
[06/03 23:39:00   1127s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3858.8M, EPOCH TIME: 1717429140.089286
[06/03 23:39:00   1127s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3858.8M, EPOCH TIME: 1717429140.089473
[06/03 23:39:00   1127s] z: 2, totalTracks: 1
[06/03 23:39:00   1127s] z: 4, totalTracks: 1
[06/03 23:39:00   1127s] z: 6, totalTracks: 1
[06/03 23:39:00   1127s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:39:00   1127s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3858.8M, EPOCH TIME: 1717429140.105688
[06/03 23:39:00   1127s] 
[06/03 23:39:00   1127s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:39:00   1127s] 
[06/03 23:39:00   1127s]  Skipping Bad Lib Cell Checking (CMU) !
[06/03 23:39:00   1127s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:3858.8M, EPOCH TIME: 1717429140.140237
[06/03 23:39:00   1127s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3858.8M, EPOCH TIME: 1717429140.140405
[06/03 23:39:00   1127s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.010, REAL:0.003, MEM:3858.8M, EPOCH TIME: 1717429140.143742
[06/03 23:39:00   1127s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3858.8MB).
[06/03 23:39:00   1127s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.058, MEM:3858.8M, EPOCH TIME: 1717429140.147260
[06/03 23:39:00   1127s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.058, MEM:3858.8M, EPOCH TIME: 1717429140.147367
[06/03 23:39:00   1127s] TDRefine: refinePlace mode is spiral
[06/03 23:39:00   1127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.32177.12
[06/03 23:39:00   1127s] OPERPROF:   Starting RefinePlace at level 2, MEM:3858.8M, EPOCH TIME: 1717429140.147525
[06/03 23:39:00   1127s] *** Starting refinePlace (0:18:47 mem=3858.8M) ***
[06/03 23:39:00   1127s] Total net bbox length = 3.948e+05 (1.862e+05 2.085e+05) (ext = 9.579e+03)
[06/03 23:39:00   1127s] 
[06/03 23:39:00   1127s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:39:00   1127s] (I)      Default pattern map key = CHIP_default.
[06/03 23:39:00   1127s] (I)      Default pattern map key = CHIP_default.
[06/03 23:39:00   1127s] 
[06/03 23:39:00   1127s] Starting Small incrNP...
[06/03 23:39:00   1127s] User Input Parameters:
[06/03 23:39:00   1127s] - Congestion Driven    : Off
[06/03 23:39:00   1127s] - Timing Driven        : Off
[06/03 23:39:00   1127s] - Area-Violation Based : Off
[06/03 23:39:00   1127s] - Start Rollback Level : -5
[06/03 23:39:00   1127s] - Legalized            : On
[06/03 23:39:00   1127s] - Window Based         : Off
[06/03 23:39:00   1127s] - eDen incr mode       : Off
[06/03 23:39:00   1127s] - Small incr mode      : On
[06/03 23:39:00   1127s] 
[06/03 23:39:00   1127s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3858.8M, EPOCH TIME: 1717429140.177426
[06/03 23:39:00   1127s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3858.8M, EPOCH TIME: 1717429140.180652
[06/03 23:39:00   1127s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.020, REAL:0.009, MEM:3858.8M, EPOCH TIME: 1717429140.189320
[06/03 23:39:00   1127s] default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
[06/03 23:39:00   1127s] Density distribution unevenness ratio = 23.322%
[06/03 23:39:00   1127s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.020, REAL:0.012, MEM:3858.8M, EPOCH TIME: 1717429140.189533
[06/03 23:39:00   1127s] cost 0.744764, thresh 1.000000
[06/03 23:39:00   1127s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3858.8M)
[06/03 23:39:00   1127s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:39:00   1127s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3858.8M, EPOCH TIME: 1717429140.190544
[06/03 23:39:00   1127s] Starting refinePlace ...
[06/03 23:39:00   1127s] (I)      Default pattern map key = CHIP_default.
[06/03 23:39:00   1127s] One DDP V2 for no tweak run.
[06/03 23:39:00   1127s] (I)      Default pattern map key = CHIP_default.
[06/03 23:39:00   1127s]   Spread Effort: high, pre-route mode, useDDP on.
[06/03 23:39:00   1127s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3861.7MB) @(0:18:47 - 0:18:47).
[06/03 23:39:00   1127s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:39:00   1127s] wireLenOptFixPriorityInst 2903 inst fixed
[06/03 23:39:00   1127s] 
[06/03 23:39:00   1127s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:39:00   1127s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:39:00   1127s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:39:00   1127s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:39:00   1127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=3861.7MB) @(0:18:47 - 0:18:48).
[06/03 23:39:00   1127s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:39:00   1127s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3861.7MB
[06/03 23:39:00   1127s] Statistics of distance of Instance movement in refine placement:
[06/03 23:39:00   1127s]   maximum (X+Y) =         0.00 um
[06/03 23:39:00   1127s]   mean    (X+Y) =         0.00 um
[06/03 23:39:00   1127s] Summary Report:
[06/03 23:39:00   1127s] Instances move: 0 (out of 13806 movable)
[06/03 23:39:00   1127s] Instances flipped: 0
[06/03 23:39:00   1127s] Mean displacement: 0.00 um
[06/03 23:39:00   1127s] Max displacement: 0.00 um 
[06/03 23:39:00   1127s] Total instances moved : 0
[06/03 23:39:00   1127s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.670, REAL:0.360, MEM:3861.7M, EPOCH TIME: 1717429140.550075
[06/03 23:39:00   1127s] Total net bbox length = 3.948e+05 (1.862e+05 2.085e+05) (ext = 9.579e+03)
[06/03 23:39:00   1127s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3861.7MB
[06/03 23:39:00   1127s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=3861.7MB) @(0:18:47 - 0:18:48).
[06/03 23:39:00   1127s] *** Finished refinePlace (0:18:48 mem=3861.7M) ***
[06/03 23:39:00   1127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.32177.12
[06/03 23:39:00   1127s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.730, REAL:0.409, MEM:3861.7M, EPOCH TIME: 1717429140.556768
[06/03 23:39:00   1127s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3861.7M, EPOCH TIME: 1717429140.556889
[06/03 23:39:00   1127s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.020, MEM:3859.7M, EPOCH TIME: 1717429140.576409
[06/03 23:39:00   1127s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.850, REAL:0.487, MEM:3859.7M, EPOCH TIME: 1717429140.576644
[06/03 23:39:00   1127s] **INFO: Flow update: Design timing is met.
[06/03 23:39:00   1127s] **INFO: Flow update: Design timing is met.
[06/03 23:39:00   1127s] **INFO: Flow update: Design timing is met.
[06/03 23:39:00   1127s] #optDebug: fT-D <X 1 0 0 0>
[06/03 23:39:00   1127s] Register exp ratio and priority group on 0 nets on 14094 nets : 
[06/03 23:39:00   1128s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:39:00   1128s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:39:00   1128s] 
[06/03 23:39:00   1128s] Active setup views:
[06/03 23:39:00   1128s]  av_scan_mode_max
[06/03 23:39:00   1128s]   Dominating endpoints: 5806
[06/03 23:39:00   1128s]   Dominating TNS: -0.000
[06/03 23:39:00   1128s] 
[06/03 23:39:01   1128s] Extraction called for design 'CHIP' of instances=14206 and nets=14276 using extraction engine 'preRoute' .
[06/03 23:39:01   1128s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:39:01   1128s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:39:01   1128s] PreRoute RC Extraction called for design CHIP.
[06/03 23:39:01   1128s] RC Extraction called in multi-corner(2) mode.
[06/03 23:39:01   1128s] RCMode: PreRoute
[06/03 23:39:01   1128s]       RC Corner Indexes            0       1   
[06/03 23:39:01   1128s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:39:01   1128s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:39:01   1128s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:39:01   1128s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:39:01   1128s] Shrink Factor                : 1.00000
[06/03 23:39:01   1128s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:39:01   1128s] Using capacitance table file ...
[06/03 23:39:01   1128s] 
[06/03 23:39:01   1128s] Trim Metal Layers:
[06/03 23:39:01   1128s] LayerId::1 widthSet size::4
[06/03 23:39:01   1128s] LayerId::2 widthSet size::4
[06/03 23:39:01   1128s] LayerId::3 widthSet size::4
[06/03 23:39:01   1128s] LayerId::4 widthSet size::4
[06/03 23:39:01   1128s] LayerId::5 widthSet size::4
[06/03 23:39:01   1128s] LayerId::6 widthSet size::2
[06/03 23:39:01   1128s] Updating RC grid for preRoute extraction ...
[06/03 23:39:01   1128s] eee: pegSigSF::1.070000
[06/03 23:39:01   1128s] Initializing multi-corner capacitance tables ... 
[06/03 23:39:01   1128s] Initializing multi-corner resistance tables ...
[06/03 23:39:01   1128s] eee: l::1 avDens::0.104436 usedTrk::3792.079349 availTrk::36310.005502 sigTrk::3792.079349
[06/03 23:39:01   1128s] eee: l::2 avDens::0.122479 usedTrk::3652.903870 availTrk::29824.642916 sigTrk::3652.903870
[06/03 23:39:01   1128s] eee: l::3 avDens::0.119237 usedTrk::3992.883684 availTrk::33486.924144 sigTrk::3992.883684
[06/03 23:39:01   1128s] eee: l::4 avDens::0.079050 usedTrk::2474.018651 availTrk::31296.931980 sigTrk::2474.018651
[06/03 23:39:01   1128s] eee: l::5 avDens::0.095765 usedTrk::1519.494245 availTrk::15866.907674 sigTrk::1519.494245
[06/03 23:39:01   1128s] eee: l::6 avDens::0.030754 usedTrk::5.000000 availTrk::162.580645 sigTrk::5.000000
[06/03 23:39:01   1128s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:39:01   1128s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250080 ; uaWl: 1.000000 ; uaWlH: 0.123007 ; aWlH: 0.000000 ; Pmax: 0.821200 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:39:01   1128s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3800.344M)
[06/03 23:39:01   1128s] Starting delay calculation for Setup views
[06/03 23:39:01   1128s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:39:01   1128s] #################################################################################
[06/03 23:39:01   1128s] # Design Stage: PreRoute
[06/03 23:39:01   1128s] # Design Name: CHIP
[06/03 23:39:01   1128s] # Design Mode: 90nm
[06/03 23:39:01   1128s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:39:01   1128s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:39:01   1128s] # Signoff Settings: SI Off 
[06/03 23:39:01   1128s] #################################################################################
[06/03 23:39:01   1130s] Topological Sorting (REAL = 0:00:00.0, MEM = 3838.5M, InitMEM = 3836.5M)
[06/03 23:39:01   1130s] Calculate delays in BcWc mode...
[06/03 23:39:01   1130s] Calculate delays in BcWc mode...
[06/03 23:39:01   1130s] Start delay calculation (fullDC) (8 T). (MEM=3838.52)
[06/03 23:39:02   1131s] End AAE Lib Interpolated Model. (MEM=3850.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:39:03   1138s] Total number of fetched objects 14210
[06/03 23:39:03   1138s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/03 23:39:03   1138s] End delay calculation. (MEM=4163 CPU=0:00:06.4 REAL=0:00:01.0)
[06/03 23:39:03   1138s] End delay calculation (fullDC). (MEM=4163 CPU=0:00:07.9 REAL=0:00:02.0)
[06/03 23:39:03   1138s] *** CDM Built up (cpu=0:00:09.8  real=0:00:02.0  mem= 4163.0M) ***
[06/03 23:39:03   1140s] *** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:02.0 totSessionCpu=0:19:00 mem=4163.0M)
[06/03 23:39:03   1140s] Reported timing to dir ./timingReports
[06/03 23:39:03   1140s] **optDesign ... cpu = 0:03:00, real = 0:01:20, mem = 2380.9M, totSessionCpu=0:19:00 **
[06/03 23:39:03   1140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3845.0M, EPOCH TIME: 1717429143.744220
[06/03 23:39:03   1140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.039, MEM:3877.0M, EPOCH TIME: 1717429143.782775
[06/03 23:39:07   1143s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |     15 (30)      |
|   max_fanout   |      0 (0)       |     0      |     46 (46)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.306%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:04, real = 0:01:24, mem = 2382.3M, totSessionCpu=0:19:04 **
[06/03 23:39:07   1143s] 
[06/03 23:39:07   1143s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:39:07   1143s] Deleting Lib Analyzer.
[06/03 23:39:07   1143s] 
[06/03 23:39:07   1143s] TimeStamp Deleting Cell Server End ...
[06/03 23:39:07   1143s] *** Finished optDesign ***
[06/03 23:39:07   1143s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:39:07   1143s] Info: Destroy the CCOpt slew target map.
[06/03 23:39:07   1143s] clean pInstBBox. size 0
[06/03 23:39:07   1144s] All LLGs are deleted
[06/03 23:39:07   1144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3875.7M, EPOCH TIME: 1717429147.583216
[06/03 23:39:07   1144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3875.7M, EPOCH TIME: 1717429147.583489
[06/03 23:39:07   1144s] Info: pop threads available for lower-level modules during optimization.
[06/03 23:39:07   1144s] *** optDesign #1 [finish] : cpu/real = 0:03:03.0/0:01:23.4 (2.2), totSession cpu/real = 0:19:04.1/0:15:53.9 (1.2), mem = 3875.7M
[06/03 23:39:07   1144s] 
[06/03 23:39:07   1144s] =============================================================================================
[06/03 23:39:07   1144s]  Final TAT Report for optDesign #1                                              21.13-s100_1
[06/03 23:39:07   1144s] =============================================================================================
[06/03 23:39:07   1144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:39:07   1144s] ---------------------------------------------------------------------------------------------
[06/03 23:39:07   1144s] [ InitOpt                ]      1   0:00:06.6  (   7.9 % )     0:00:07.1 /  0:00:10.3    1.5
[06/03 23:39:07   1144s] [ WnsOpt                 ]      1   0:00:13.4  (  16.1 % )     0:00:14.4 /  0:00:46.0    3.2
[06/03 23:39:07   1144s] [ GlobalOpt              ]      1   0:00:11.0  (  13.2 % )     0:00:11.0 /  0:00:34.9    3.2
[06/03 23:39:07   1144s] [ DrvOpt                 ]      2   0:00:07.9  (   9.5 % )     0:00:07.9 /  0:00:09.8    1.2
[06/03 23:39:07   1144s] [ AreaOpt                ]      1   0:00:08.8  (  10.5 % )     0:00:09.6 /  0:00:21.9    2.3
[06/03 23:39:07   1144s] [ ViewPruning            ]      9   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:02.5    3.1
[06/03 23:39:07   1144s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.2 % )     0:00:04.2 /  0:00:05.1    1.2
[06/03 23:39:07   1144s] [ DrvReport              ]      2   0:00:03.1  (   3.7 % )     0:00:03.1 /  0:00:02.0    0.7
[06/03 23:39:07   1144s] [ CongRefineRouteType    ]      2   0:00:06.2  (   7.5 % )     0:00:06.2 /  0:00:06.4    1.0
[06/03 23:39:07   1144s] [ SlackTraversorInit     ]      4   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[06/03 23:39:07   1144s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[06/03 23:39:07   1144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:39:07   1144s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:39:07   1144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:39:07   1144s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.0
[06/03 23:39:07   1144s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.3    2.7
[06/03 23:39:07   1144s] [ ReportFanoutViolation  ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 23:39:07   1144s] [ RefinePlace            ]      3   0:00:02.3  (   2.8 % )     0:00:02.3 /  0:00:04.1    1.8
[06/03 23:39:07   1144s] [ EarlyGlobalRoute       ]      1   0:00:00.9  (   1.0 % )     0:00:00.9 /  0:00:01.7    1.9
[06/03 23:39:07   1144s] [ ExtractRC              ]      2   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[06/03 23:39:07   1144s] [ TimingUpdate           ]      4   0:00:00.4  (   0.5 % )     0:00:02.6 /  0:00:12.7    4.9
[06/03 23:39:07   1144s] [ FullDelayCalc          ]      2   0:00:03.6  (   4.3 % )     0:00:03.6 /  0:00:18.0    5.1
[06/03 23:39:07   1144s] [ TimingReport           ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:01.0    3.7
[06/03 23:39:07   1144s] [ GenerateReports        ]      1   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[06/03 23:39:07   1144s] [ MISC                   ]          0:00:15.6  (  18.6 % )     0:00:15.6 /  0:00:23.4    1.5
[06/03 23:39:07   1144s] ---------------------------------------------------------------------------------------------
[06/03 23:39:07   1144s]  optDesign #1 TOTAL                 0:01:23.4  ( 100.0 % )     0:01:23.4 /  0:03:03.0    2.2
[06/03 23:39:07   1144s] ---------------------------------------------------------------------------------------------
[06/03 23:39:07   1144s] 
[06/03 23:39:30   1145s] <CMD> saveDesign DBS/CTS
[06/03 23:39:31   1146s] #% Begin save design ... (date=06/03 23:39:30, mem=2305.3M)
[06/03 23:39:31   1146s] % Begin Save ccopt configuration ... (date=06/03 23:39:31, mem=2305.3M)
[06/03 23:39:31   1146s] % End Save ccopt configuration ... (date=06/03 23:39:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2306.1M, current mem=2306.1M)
[06/03 23:39:31   1146s] % Begin Save netlist data ... (date=06/03 23:39:31, mem=2306.2M)
[06/03 23:39:31   1146s] Writing Binary DB to DBS/CTS.dat/vbin/CHIP.v.bin in multi-threaded mode...
[06/03 23:39:31   1146s] % End Save netlist data ... (date=06/03 23:39:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2307.4M, current mem=2307.4M)
[06/03 23:39:31   1146s] Saving symbol-table file in separate thread ...
[06/03 23:39:31   1146s] Saving congestion map file in separate thread ...
[06/03 23:39:31   1146s] Saving congestion map file DBS/CTS.dat/CHIP.route.congmap.gz ...
[06/03 23:39:31   1146s] % Begin Save AAE data ... (date=06/03 23:39:31, mem=2307.9M)
[06/03 23:39:31   1146s] Saving AAE Data ...
[06/03 23:39:31   1146s] % End Save AAE data ... (date=06/03 23:39:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2307.9M, current mem=2307.9M)
[06/03 23:39:31   1146s] Saving preference file DBS/CTS.dat/gui.pref.tcl ...
[06/03 23:39:31   1146s] Saving mode setting ...
[06/03 23:39:31   1146s] Saving global file ...
[06/03 23:39:32   1146s] Saving Drc markers ...
[06/03 23:39:32   1146s] ... No Drc file written since there is no markers found.
[06/03 23:39:32   1146s] Saving special route data file in separate thread ...
[06/03 23:39:32   1146s] Saving PG file in separate thread ...
[06/03 23:39:32   1146s] Saving placement file in separate thread ...
[06/03 23:39:32   1146s] Saving route file in separate thread ...
[06/03 23:39:32   1146s] Saving property file in separate thread ...
[06/03 23:39:32   1146s] Saving PG file DBS/CTS.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Mon Jun  3 23:39:32 2024)
[06/03 23:39:32   1146s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/03 23:39:32   1146s] Saving property file DBS/CTS.dat/CHIP.prop
[06/03 23:39:32   1146s] Save Adaptive View Pruning View Names to Binary file
[06/03 23:39:32   1146s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3902.8M) ***
[06/03 23:39:32   1146s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:39:32   1146s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3894.7M) ***
[06/03 23:39:32   1146s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3894.7M) ***
[06/03 23:39:32   1146s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:39:32   1146s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:39:32   1147s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=3878.7M) ***
[06/03 23:39:32   1147s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:39:32   1147s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:39:33   1147s] #Saving pin access data to file DBS/CTS.dat/CHIP.apa ...
[06/03 23:39:33   1147s] #
[06/03 23:39:33   1147s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[06/03 23:39:33   1147s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[06/03 23:39:33   1147s] % Begin Save power constraints data ... (date=06/03 23:39:33, mem=2307.5M)
[06/03 23:39:33   1147s] % End Save power constraints data ... (date=06/03 23:39:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2307.5M, current mem=2307.5M)
[06/03 23:39:34   1147s] Generated self-contained design CTS.dat
[06/03 23:39:34   1148s] #% End save design ... (date=06/03 23:39:34, total cpu=0:00:02.0, real=0:00:03.0, peak res=2307.9M, current mem=2307.9M)
[06/03 23:39:34   1148s] *** Message Summary: 0 warning(s), 0 error(s)
[06/03 23:39:34   1148s] 
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 1
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 1
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[06/03 23:40:16   1151s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[06/03 23:40:16   1151s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[06/03 23:40:16   1151s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[06/03 23:40:16   1151s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[06/03 23:40:16   1151s] ### Time Record (routeDesign) is installed.
[06/03 23:40:16   1151s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2309.71 (MB), peak = 2631.93 (MB)
[06/03 23:40:16   1151s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[06/03 23:40:16   1151s] #**INFO: setDesignMode -flowEffort standard
[06/03 23:40:16   1151s] #**INFO: setDesignMode -powerEffort none
[06/03 23:40:16   1151s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/03 23:40:16   1151s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[06/03 23:40:16   1151s] **INFO: User settings:
[06/03 23:40:16   1151s] setNanoRouteMode -drouteEndIteration                1
[06/03 23:40:16   1151s] setNanoRouteMode -droutePostRouteLithoRepair        true
[06/03 23:40:16   1151s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/03 23:40:16   1151s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[06/03 23:40:16   1151s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/03 23:40:16   1151s] setNanoRouteMode -grouteExpTdStdDelay               53.9
[06/03 23:40:16   1151s] setNanoRouteMode -routeAntennaCellName              ANTENNA
[06/03 23:40:16   1151s] setNanoRouteMode -routeBottomRoutingLayer           1
[06/03 23:40:16   1151s] setNanoRouteMode -routeInsertAntennaDiode           true
[06/03 23:40:16   1151s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[06/03 23:40:16   1151s] setNanoRouteMode -routeTopRoutingLayer              6
[06/03 23:40:16   1151s] setNanoRouteMode -routeWithLithoDriven              true
[06/03 23:40:16   1151s] setNanoRouteMode -routeWithSiDriven                 true
[06/03 23:40:16   1151s] setNanoRouteMode -routeWithTimingDriven             true
[06/03 23:40:16   1151s] setNanoRouteMode -timingEngine                      {}
[06/03 23:40:16   1151s] setExtractRCMode -engine                            preRoute
[06/03 23:40:16   1151s] setDelayCalMode -enable_high_fanout                 true
[06/03 23:40:16   1151s] setDelayCalMode -engine                             aae
[06/03 23:40:16   1151s] setDelayCalMode -ignoreNetLoad                      false
[06/03 23:40:16   1151s] setDelayCalMode -socv_accuracy_mode                 low
[06/03 23:40:16   1151s] setSIMode -separate_delta_delay_on_data             true
[06/03 23:40:16   1151s] 
[06/03 23:40:16   1151s] #**INFO: multi-cut via swapping will not be performed after routing.
[06/03 23:40:16   1151s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/03 23:40:16   1151s] OPERPROF: Starting checkPlace at level 1, MEM:3824.9M, EPOCH TIME: 1717429216.247036
[06/03 23:40:16   1151s] z: 2, totalTracks: 1
[06/03 23:40:16   1151s] z: 4, totalTracks: 1
[06/03 23:40:16   1151s] z: 6, totalTracks: 1
[06/03 23:40:16   1151s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:40:16   1151s] All LLGs are deleted
[06/03 23:40:16   1151s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3824.9M, EPOCH TIME: 1717429216.268190
[06/03 23:40:16   1151s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3824.9M, EPOCH TIME: 1717429216.268790
[06/03 23:40:16   1151s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3824.9M, EPOCH TIME: 1717429216.269520
[06/03 23:40:16   1151s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3952.9M, EPOCH TIME: 1717429216.275007
[06/03 23:40:16   1151s] Core basic site is core_5040
[06/03 23:40:16   1151s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3952.9M, EPOCH TIME: 1717429216.276102
[06/03 23:40:16   1151s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.010, MEM:3952.9M, EPOCH TIME: 1717429216.286464
[06/03 23:40:16   1151s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/03 23:40:16   1151s] SiteArray: use 1,105,920 bytes
[06/03 23:40:16   1151s] SiteArray: current memory after site array memory allocation 3952.9M
[06/03 23:40:16   1151s] SiteArray: FP blocked sites are writable
[06/03 23:40:16   1151s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.021, MEM:3920.9M, EPOCH TIME: 1717429216.295771
[06/03 23:40:16   1151s] 
[06/03 23:40:16   1151s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:40:16   1151s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.030, MEM:3824.9M, EPOCH TIME: 1717429216.299839
[06/03 23:40:16   1151s] Begin checking placement ... (start mem=3824.9M, init mem=3824.9M)
[06/03 23:40:16   1151s] Begin checking exclusive groups violation ...
[06/03 23:40:16   1151s] There are 0 groups to check, max #box is 0, total #box is 0
[06/03 23:40:16   1151s] Finished checking exclusive groups violations. Found 0 Vio.
[06/03 23:40:16   1151s] 
[06/03 23:40:16   1151s] Running CheckPlace using 8 threads!...
[06/03 23:40:16   1151s] 
[06/03 23:40:16   1151s] ...checkPlace MT is done!
[06/03 23:40:16   1151s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3824.9M, EPOCH TIME: 1717429216.397983
[06/03 23:40:16   1151s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:3824.9M, EPOCH TIME: 1717429216.409529
[06/03 23:40:16   1151s] IO instance overlap:78
[06/03 23:40:16   1151s] *info: Placed = 13876          (Fixed = 70)
[06/03 23:40:16   1151s] *info: Unplaced = 0           
[06/03 23:40:16   1151s] Placement Density:45.31%(373832/825135)
[06/03 23:40:16   1151s] Placement Density (including fixed std cells):45.31%(373832/825135)
[06/03 23:40:16   1151s] All LLGs are deleted
[06/03 23:40:16   1151s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3824.9M, EPOCH TIME: 1717429216.420049
[06/03 23:40:16   1151s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:3824.9M, EPOCH TIME: 1717429216.424767
[06/03 23:40:16   1151s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3824.9M)
[06/03 23:40:16   1151s] OPERPROF: Finished checkPlace at level 1, CPU:0.470, REAL:0.180, MEM:3824.9M, EPOCH TIME: 1717429216.426543
[06/03 23:40:16   1151s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[06/03 23:40:16   1151s] 
[06/03 23:40:16   1151s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/03 23:40:16   1151s] *** Changed status on (71) nets in Clock.
[06/03 23:40:16   1151s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3824.9M) ***
[06/03 23:40:16   1151s] 
[06/03 23:40:16   1151s] globalDetailRoute
[06/03 23:40:16   1151s] 
[06/03 23:40:16   1151s] #Start globalDetailRoute on Mon Jun  3 23:40:16 2024
[06/03 23:40:16   1151s] #
[06/03 23:40:16   1151s] ### Time Record (globalDetailRoute) is installed.
[06/03 23:40:16   1151s] ### Time Record (Pre Callback) is installed.
[06/03 23:40:16   1151s] ### Time Record (Pre Callback) is uninstalled.
[06/03 23:40:16   1151s] ### Time Record (DB Import) is installed.
[06/03 23:40:16   1151s] ### Time Record (Timing Data Generation) is installed.
[06/03 23:40:16   1151s] #Generating timing data, please wait...
[06/03 23:40:16   1152s] #14094 total nets, 14090 already routed, 14090 will ignore in trialRoute
[06/03 23:40:16   1152s] ### run_trial_route starts on Mon Jun  3 23:40:16 2024 with memory = 2300.15 (MB), peak = 2631.93 (MB)
[06/03 23:40:16   1152s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/03 23:40:16   1152s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[06/03 23:40:17   1152s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[06/03 23:40:17   1152s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/03 23:40:17   1152s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB --1.11 [8]--
[06/03 23:40:17   1152s] ### dump_timing_file starts on Mon Jun  3 23:40:17 2024 with memory = 2195.52 (MB), peak = 2631.93 (MB)
[06/03 23:40:17   1152s] ### extractRC starts on Mon Jun  3 23:40:17 2024 with memory = 2154.41 (MB), peak = 2631.93 (MB)
[06/03 23:40:17   1152s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:40:17   1152s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:40:17   1152s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:17   1152s] ### view av_func_mode_max is active and enabled.
[06/03 23:40:17   1152s] ###     It's not selected for tming-driven routing.
[06/03 23:40:17   1152s] ### view av_scan_mode_max is active and enabled.
[06/03 23:40:17   1152s] 1 out of 2 active views are pruned
[06/03 23:40:17   1152s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2139.01 (MB), peak = 2631.93 (MB)
[06/03 23:40:17   1152s] ### generate_timing_data starts on Mon Jun  3 23:40:17 2024 with memory = 2139.02 (MB), peak = 2631.93 (MB)
[06/03 23:40:17   1152s] #Reporting timing...
[06/03 23:40:17   1152s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[06/03 23:40:18   1154s] ### report_timing starts on Mon Jun  3 23:40:18 2024 with memory = 2282.83 (MB), peak = 2631.93 (MB)
[06/03 23:40:23   1166s] ### report_timing cpu:00:00:12, real:00:00:05, mem:2.4 GB, peak:2.6 GB --2.13 [8]--
[06/03 23:40:23   1166s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 4.000 (ns)
[06/03 23:40:23   1166s] #OPT Pruned View (First enabled view): av_scan_mode_max
[06/03 23:40:23   1166s] #Default setup view is reset to av_func_mode_max.
[06/03 23:40:23   1166s] #Default setup view av_func_mode_max is changed to av_scan_mode_max.
[06/03 23:40:23   1166s] #Stage 1: cpu time = 00:00:14, elapsed time = 00:00:06, memory = 2359.97 (MB), peak = 2631.93 (MB)
[06/03 23:40:23   1166s] #Library Standard Delay: 53.90ps
[06/03 23:40:23   1166s] #Slack threshold: 107.80ps
[06/03 23:40:23   1166s] ### generate_net_cdm_timing starts on Mon Jun  3 23:40:23 2024 with memory = 2359.97 (MB), peak = 2631.93 (MB)
[06/03 23:40:23   1167s] ### generate_net_cdm_timing cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.17 [8]--
[06/03 23:40:24   1167s] #*** Analyzed 0 timing critical paths, and collected 0.
[06/03 23:40:24   1167s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2360.91 (MB), peak = 2631.93 (MB)
[06/03 23:40:24   1167s] ### Use bna from skp: 0
[06/03 23:40:24   1167s] 
[06/03 23:40:24   1167s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:40:24   1167s] TLC MultiMap info (StdDelay):
[06/03 23:40:24   1167s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:40:24   1167s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:40:24   1167s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:40:24   1167s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:40:24   1167s]  Setting StdDelay to: 53.9ps
[06/03 23:40:24   1167s] 
[06/03 23:40:24   1167s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:40:24   1167s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:40:27   1171s] #Stage 3: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2371.55 (MB), peak = 2631.93 (MB)
[06/03 23:40:27   1171s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2371.56 (MB), peak = 2631.93 (MB)
[06/03 23:40:28   1171s] ### generate_timing_data cpu:00:00:18, real:00:00:11, mem:2.3 GB, peak:2.6 GB --1.74 [8]--
[06/03 23:40:28   1171s] #Current view: av_func_mode_max av_scan_mode_max 
[06/03 23:40:28   1171s] #Current enabled view: av_scan_mode_max 
[06/03 23:40:28   1173s] #Generating timing data took: cpu time = 00:00:21, elapsed time = 00:00:12, memory = 2366.82 (MB), peak = 2631.93 (MB)
[06/03 23:40:28   1173s] ### dump_timing_file cpu:00:00:21, real:00:00:12, mem:2.3 GB, peak:2.6 GB --1.80 [8]--
[06/03 23:40:28   1173s] #Done generating timing data.
[06/03 23:40:28   1173s] ### Time Record (Timing Data Generation) is uninstalled.
[06/03 23:40:28   1173s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[06/03 23:40:28   1173s] ### Net info: total nets: 14276
[06/03 23:40:28   1173s] ### Net info: dirty nets: 24
[06/03 23:40:28   1173s] ### Net info: marked as disconnected nets: 0
[06/03 23:40:28   1173s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[06/03 23:40:28   1173s] #num needed restored net=0
[06/03 23:40:28   1173s] #need_extraction net=0 (total=14276)
[06/03 23:40:28   1173s] ### Net info: fully routed nets: 71
[06/03 23:40:28   1173s] ### Net info: trivial (< 2 pins) nets: 182
[06/03 23:40:28   1173s] ### Net info: unrouted nets: 14023
[06/03 23:40:28   1173s] ### Net info: re-extraction nets: 0
[06/03 23:40:28   1173s] ### Net info: ignored nets: 0
[06/03 23:40:28   1173s] ### Net info: skip routing nets: 0
[06/03 23:40:28   1173s] ### import design signature (12): route=1417664541 fixed_route=1472392687 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=945552139 dirty_area=0 del_dirty_area=0 cell=691648144 placement=275000735 pin_access=1148104096 inst_pattern=1
[06/03 23:40:28   1173s] ### Time Record (DB Import) is uninstalled.
[06/03 23:40:28   1173s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[06/03 23:40:28   1173s] #RTESIG:78da95944d4bc34010863dfb2b86d543055b6726bb9be458c16b1551af12cdb60db40924
[06/03 23:40:28   1173s] #       9b83ffde4144506266bbe4947d7877e69d8f8bcb97bb47304c2bca960321be126c1e9951
[06/03 23:40:28   1173s] #       be2592c51ba657b97abe35e71797f70f4f9c592058346d0cbbd05fc338841e861063d3ee
[06/03 23:40:28   1173s] #       aebe9192615b1d86008bb7ae3b5c43fdd156c7e61deab0adc643fc83fb8220f6e30f3da1
[06/03 23:40:28   1173s] #       e80b0f860c2c86d8cbdf49266702538db1132c86beadfa8f49ae2cecefe82618c2bcd462
[06/03 23:40:28   1173s] #       2239bf98f92c89d89e8697a7e0cc1e70850ee5c0627be8aa381d353b04b36f76fb793785
[06/03 23:40:28   1173s] #       4b152c32d52a4ba87b6e19c1ce779630192c1925305403b3b60497043a025ab904d017c0
[06/03 23:40:28   1173s] #       498a7a4b939529d1199bc0389571994d60bcce88532e5b95ba03cee7ba5a5ee85de1645c
[06/03 23:40:28   1173s] #       cd31d4cd78543ad62598957b06b3de3cdd6d366b452ecf495b74c2f8a4612abc2431c4aa
[06/03 23:40:28   1173s] #       adabbe1636b4e3f13fd28169bb36cc518c5eed1dc642ed0b2694b8be4a309f00cb048357
[06/03 23:40:28   1173s] #       b6bed45c7fd0cbf6d1def294a03357ebb34f12cf124b
[06/03 23:40:28   1173s] #
[06/03 23:40:28   1173s] ### Time Record (Data Preparation) is installed.
[06/03 23:40:28   1173s] #RTESIG:78da9595414bc43010853dfb2b86e86105779d9926697b5cc1eb2aa25ea5daec6e61b785
[06/03 23:40:28   1173s] #       363df8ef1d4404a576b2a1a7f4e3cde4f126b9b87cb97b04c3b4a26c3910e22bc1e69119
[06/03 23:40:28   1173s] #       e55b2259bc617a955fcfb7e6fce2f2fee189330b048ba68d6117fa6b1887d0c310626cda
[06/03 23:40:28   1173s] #       ddd53752326cabc31060f1d675876ba83fdaead8bc431db6d578887f705f10c47efca127
[06/03 23:40:28   1173s] #       147de1c19081c5107bd99d64722630d5183bc162e8dbaaff98e4cac2feee6e8221cc4bad
[06/03 23:40:28   1173s] #       2792f58b993f2511dbd3f0f2149cd903aed0a12c586c0f5d15a7bb668760f6cd6e3fefa6
[06/03 23:40:28   1173s] #       70a98245a65a650975cf2d23d8f9640993c192511a43b5316b4b7049a023a0954b007d01
[06/03 23:40:28   1173s] #       9ca4a8479aac4c89ced804c6a98ccb6c02e375469c72d9aad41d703ed7d5f2424f859371
[06/03 23:40:28   1173s] #       35c75037e35149ac4b302bf70c66bd79badb6cd68a5c9e9376d109e39386a9f072882156
[06/03 23:40:28   1173s] #       6d5df5b5b0a11d8fff910e4cdbb561962a3107f365dd7c6146af868cb15003c48436ada0
[06/03 23:40:28   1173s] #       8c3a78e5799070e805bd5c535a2d4f093a73a138fb041aff1f00
[06/03 23:40:28   1173s] #
[06/03 23:40:28   1173s] ### Time Record (Data Preparation) is uninstalled.
[06/03 23:40:28   1173s] ### Time Record (Global Routing) is installed.
[06/03 23:40:28   1173s] ### Time Record (Global Routing) is uninstalled.
[06/03 23:40:28   1173s] ### Time Record (Data Preparation) is installed.
[06/03 23:40:28   1173s] #Start routing data preparation on Mon Jun  3 23:40:28 2024
[06/03 23:40:28   1173s] #
[06/03 23:40:28   1173s] #Minimum voltage of a net in the design = 0.000.
[06/03 23:40:28   1173s] #Maximum voltage of a net in the design = 1.980.
[06/03 23:40:28   1173s] #Voltage range [0.000 - 1.980] has 14274 nets.
[06/03 23:40:28   1173s] #Voltage range [0.000 - 0.000] has 1 net.
[06/03 23:40:28   1173s] #Voltage range [1.620 - 1.980] has 1 net.
[06/03 23:40:28   1173s] #Build and mark too close pins for the same net.
[06/03 23:40:28   1173s] ### Time Record (Cell Pin Access) is installed.
[06/03 23:40:28   1173s] #Rebuild pin access data for design.
[06/03 23:40:28   1173s] #Initial pin access analysis.
[06/03 23:40:29   1177s] #Detail pin access analysis.
[06/03 23:40:29   1177s] ### Time Record (Cell Pin Access) is uninstalled.
[06/03 23:40:29   1177s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/03 23:40:29   1177s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/03 23:40:29   1177s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/03 23:40:29   1177s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/03 23:40:29   1177s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/03 23:40:29   1177s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/03 23:40:29   1177s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2389.21 (MB), peak = 2661.27 (MB)
[06/03 23:40:29   1177s] #Regenerating Ggrids automatically.
[06/03 23:40:29   1177s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[06/03 23:40:29   1177s] #Using automatically generated G-grids.
[06/03 23:40:29   1177s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[06/03 23:40:30   1179s] #Done routing data preparation.
[06/03 23:40:30   1179s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2396.30 (MB), peak = 2661.27 (MB)
[06/03 23:40:30   1179s] ### Time Record (Data Preparation) is uninstalled.
[06/03 23:40:30   1179s] #
[06/03 23:40:30   1179s] #Summary of active signal nets routing constraints set by OPT:
[06/03 23:40:30   1179s] #	preferred routing layers      : 0
[06/03 23:40:30   1179s] #	preferred routing layer effort: 0
[06/03 23:40:30   1179s] #	preferred extra space         : 0
[06/03 23:40:30   1179s] #	preferred multi-cut via       : 0
[06/03 23:40:30   1179s] #	avoid detour                  : 0
[06/03 23:40:30   1179s] #	expansion ratio               : 0
[06/03 23:40:30   1179s] #	net priority                  : 0
[06/03 23:40:30   1179s] #	s2s control                   : 0
[06/03 23:40:30   1179s] #	avoid chaining                : 0
[06/03 23:40:30   1179s] #	inst-based stacking via       : 0
[06/03 23:40:30   1179s] #
[06/03 23:40:30   1179s] #Summary of active signal nets routing constraints set by USER:
[06/03 23:40:30   1179s] #	preferred routing layers      : 0
[06/03 23:40:30   1179s] #	preferred routing layer effort     : 0
[06/03 23:40:30   1179s] #	preferred extra space              : 0
[06/03 23:40:30   1179s] #	preferred multi-cut via            : 0
[06/03 23:40:30   1179s] #	avoid detour                       : 0
[06/03 23:40:30   1179s] #	net weight                         : 0
[06/03 23:40:30   1179s] #	avoid chaining                     : 0
[06/03 23:40:30   1179s] #	cell-based stacking via (required) : 0
[06/03 23:40:30   1179s] #	cell-based stacking via (optional) : 0
[06/03 23:40:30   1179s] #
[06/03 23:40:30   1179s] #Start timing driven prevention iteration...
[06/03 23:40:30   1179s] ### td_prevention_read_timing_data starts on Mon Jun  3 23:40:30 2024 with memory = 2396.32 (MB), peak = 2661.27 (MB)
[06/03 23:40:30   1179s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:30   1179s] #
[06/03 23:40:30   1179s] #----------------------------------------------------
[06/03 23:40:30   1179s] # Summary of active signal nets routing constraints
[06/03 23:40:30   1179s] #+--------------------------+-----------+
[06/03 23:40:30   1179s] #+--------------------------+-----------+
[06/03 23:40:30   1179s] #
[06/03 23:40:30   1179s] #----------------------------------------------------
[06/03 23:40:30   1179s] #Done timing-driven prevention
[06/03 23:40:30   1179s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2399.51 (MB), peak = 2661.27 (MB)
[06/03 23:40:30   1179s] #Total number of trivial nets (e.g. < 2 pins) = 186 (skipped).
[06/03 23:40:30   1179s] #Total number of routable nets = 14090.
[06/03 23:40:30   1179s] #Total number of nets in the design = 14276.
[06/03 23:40:30   1179s] #14036 routable nets do not have any wires.
[06/03 23:40:30   1179s] #54 routable nets have routed wires.
[06/03 23:40:30   1179s] #14036 nets will be global routed.
[06/03 23:40:30   1179s] #17 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/03 23:40:30   1179s] #54 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/03 23:40:30   1179s] #Using multithreading with 8 threads.
[06/03 23:40:30   1179s] ### Time Record (Data Preparation) is installed.
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #Finished routing data preparation on Mon Jun  3 23:40:31 2024
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #Cpu time = 00:00:00
[06/03 23:40:31   1179s] #Elapsed time = 00:00:00
[06/03 23:40:31   1179s] #Increased memory = 0.08 (MB)
[06/03 23:40:31   1179s] #Total memory = 2399.77 (MB)
[06/03 23:40:31   1179s] #Peak memory = 2661.27 (MB)
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] ### Time Record (Data Preparation) is uninstalled.
[06/03 23:40:31   1179s] ### Time Record (Global Routing) is installed.
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #Start global routing on Mon Jun  3 23:40:31 2024
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #Start global routing initialization on Mon Jun  3 23:40:31 2024
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #Number of eco nets is 17
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #Start global routing data preparation on Mon Jun  3 23:40:31 2024
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] ### build_merged_routing_blockage_rect_list starts on Mon Jun  3 23:40:31 2024 with memory = 2400.31 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] #Start routing resource analysis on Mon Jun  3 23:40:31 2024
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] ### init_is_bin_blocked starts on Mon Jun  3 23:40:31 2024 with memory = 2400.68 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jun  3 23:40:31 2024 with memory = 2403.45 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --6.44 [8]--
[06/03 23:40:31   1179s] ### adjust_flow_cap starts on Mon Jun  3 23:40:31 2024 with memory = 2405.66 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.73 [8]--
[06/03 23:40:31   1179s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  3 23:40:31 2024 with memory = 2406.99 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] ### set_via_blocked starts on Mon Jun  3 23:40:31 2024 with memory = 2406.99 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.95 [8]--
[06/03 23:40:31   1179s] ### copy_flow starts on Mon Jun  3 23:40:31 2024 with memory = 2407.00 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.14 [8]--
[06/03 23:40:31   1179s] #Routing resource analysis is done on Mon Jun  3 23:40:31 2024
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] ### report_flow_cap starts on Mon Jun  3 23:40:31 2024 with memory = 2406.81 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] #  Resource Analysis:
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/03 23:40:31   1179s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/03 23:40:31   1179s] #  --------------------------------------------------------------
[06/03 23:40:31   1179s] #  metal1         H         645        1766       25921    60.21%
[06/03 23:40:31   1179s] #  metal2         V        1191         986       25921    38.91%
[06/03 23:40:31   1179s] #  metal3         H        1442         969       25921    36.79%
[06/03 23:40:31   1179s] #  metal4         V        1150        1027       25921    44.37%
[06/03 23:40:31   1179s] #  metal5         H        1312        1099       25921    44.14%
[06/03 23:40:31   1179s] #  metal6         V         339         205       25921    37.53%
[06/03 23:40:31   1179s] #  --------------------------------------------------------------
[06/03 23:40:31   1179s] #  Total                   6081      48.17%      155526    43.66%
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #  72 nets (0.50%) with 1 preferred extra spacing.
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.17 [8]--
[06/03 23:40:31   1179s] ### analyze_m2_tracks starts on Mon Jun  3 23:40:31 2024 with memory = 2406.82 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] ### report_initial_resource starts on Mon Jun  3 23:40:31 2024 with memory = 2406.82 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] ### mark_pg_pins_accessibility starts on Mon Jun  3 23:40:31 2024 with memory = 2406.82 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] ### set_net_region starts on Mon Jun  3 23:40:31 2024 with memory = 2406.83 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #Global routing data preparation is done on Mon Jun  3 23:40:31 2024
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.84 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] ### prepare_level starts on Mon Jun  3 23:40:31 2024 with memory = 2406.85 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### init level 1 starts on Mon Jun  3 23:40:31 2024 with memory = 2406.87 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] ### Level 1 hgrid = 161 X 161
[06/03 23:40:31   1179s] ### prepare_level_flow starts on Mon Jun  3 23:40:31 2024 with memory = 2406.91 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #Global routing initialization is done on Mon Jun  3 23:40:31 2024
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2406.91 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] #
[06/03 23:40:31   1179s] #Skip 1/2 round for no nets in the round...
[06/03 23:40:31   1179s] #Route nets in 2/2 round...
[06/03 23:40:31   1179s] #start global routing iteration 1...
[06/03 23:40:31   1179s] ### init_flow_edge starts on Mon Jun  3 23:40:31 2024 with memory = 2406.96 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.63 [8]--
[06/03 23:40:31   1179s] ### cal_flow starts on Mon Jun  3 23:40:31 2024 with memory = 2406.96 (MB), peak = 2661.27 (MB)
[06/03 23:40:31   1179s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:31   1179s] ### routing at level 1 (topmost level) iter 0
[06/03 23:40:34   1183s] ### measure_qor starts on Mon Jun  3 23:40:34 2024 with memory = 2442.40 (MB), peak = 2661.27 (MB)
[06/03 23:40:34   1183s] ### measure_congestion starts on Mon Jun  3 23:40:34 2024 with memory = 2442.40 (MB), peak = 2661.27 (MB)
[06/03 23:40:34   1183s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:34   1183s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --3.22 [8]--
[06/03 23:40:34   1183s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2434.55 (MB), peak = 2661.27 (MB)
[06/03 23:40:34   1183s] #
[06/03 23:40:34   1183s] #start global routing iteration 2...
[06/03 23:40:34   1183s] ### routing at level 1 (topmost level) iter 1
[06/03 23:40:36   1185s] ### measure_qor starts on Mon Jun  3 23:40:36 2024 with memory = 2438.81 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### measure_congestion starts on Mon Jun  3 23:40:36 2024 with memory = 2438.81 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:36   1185s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --3.08 [8]--
[06/03 23:40:36   1185s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2432.70 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] ### route_end starts on Mon Jun  3 23:40:36 2024 with memory = 2432.70 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #Total number of trivial nets (e.g. < 2 pins) = 186 (skipped).
[06/03 23:40:36   1185s] #Total number of routable nets = 14090.
[06/03 23:40:36   1185s] #Total number of nets in the design = 14276.
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #14090 routable nets have routed wires.
[06/03 23:40:36   1185s] #17 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/03 23:40:36   1185s] #54 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #Routed nets constraints summary:
[06/03 23:40:36   1185s] #------------------------------------------------
[06/03 23:40:36   1185s] #        Rules   Pref Extra Space   Unconstrained  
[06/03 23:40:36   1185s] #------------------------------------------------
[06/03 23:40:36   1185s] #      Default                 17           14019  
[06/03 23:40:36   1185s] #------------------------------------------------
[06/03 23:40:36   1185s] #        Total                 17           14019  
[06/03 23:40:36   1185s] #------------------------------------------------
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #Routing constraints summary of the whole design:
[06/03 23:40:36   1185s] #------------------------------------------------
[06/03 23:40:36   1185s] #        Rules   Pref Extra Space   Unconstrained  
[06/03 23:40:36   1185s] #------------------------------------------------
[06/03 23:40:36   1185s] #      Default                 71           14019  
[06/03 23:40:36   1185s] #------------------------------------------------
[06/03 23:40:36   1185s] #        Total                 71           14019  
[06/03 23:40:36   1185s] #------------------------------------------------
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  3 23:40:36 2024 with memory = 2432.84 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.03 [8]--
[06/03 23:40:36   1185s] ### cal_base_flow starts on Mon Jun  3 23:40:36 2024 with memory = 2432.84 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### init_flow_edge starts on Mon Jun  3 23:40:36 2024 with memory = 2432.84 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.39 [8]--
[06/03 23:40:36   1185s] ### cal_flow starts on Mon Jun  3 23:40:36 2024 with memory = 2432.84 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:36   1185s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.05 [8]--
[06/03 23:40:36   1185s] ### report_overcon starts on Mon Jun  3 23:40:36 2024 with memory = 2432.86 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #                 OverCon       OverCon          
[06/03 23:40:36   1185s] #                  #Gcell        #Gcell    %Gcell
[06/03 23:40:36   1185s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[06/03 23:40:36   1185s] #  ------------------------------------------------------------
[06/03 23:40:36   1185s] #  metal1        3(0.02%)      0(0.00%)   (0.02%)     0.47  
[06/03 23:40:36   1185s] #  metal2        8(0.05%)      1(0.01%)   (0.06%)     0.33  
[06/03 23:40:36   1185s] #  metal3        7(0.04%)      0(0.00%)   (0.04%)     0.19  
[06/03 23:40:36   1185s] #  metal4        4(0.03%)      0(0.00%)   (0.03%)     0.07  
[06/03 23:40:36   1185s] #  metal5        0(0.00%)      1(0.01%)   (0.01%)     0.02  
[06/03 23:40:36   1185s] #  metal6        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/03 23:40:36   1185s] #  ------------------------------------------------------------
[06/03 23:40:36   1185s] #     Total     22(0.02%)      2(0.00%)   (0.03%)
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[06/03 23:40:36   1185s] #  Overflow after GR: 0.01% H + 0.01% V
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --0.94 [8]--
[06/03 23:40:36   1185s] ### cal_base_flow starts on Mon Jun  3 23:40:36 2024 with memory = 2432.88 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### init_flow_edge starts on Mon Jun  3 23:40:36 2024 with memory = 2432.88 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.68 [8]--
[06/03 23:40:36   1185s] ### cal_flow starts on Mon Jun  3 23:40:36 2024 with memory = 2432.88 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:36   1185s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.04 [8]--
[06/03 23:40:36   1185s] ### generate_cong_map_content starts on Mon Jun  3 23:40:36 2024 with memory = 2432.88 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### Sync with Inovus CongMap starts on Mon Jun  3 23:40:36 2024 with memory = 2433.23 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] #Hotspot report including placement blocked areas
[06/03 23:40:36   1185s] OPERPROF: Starting HotSpotCal at level 1, MEM:4022.1M, EPOCH TIME: 1717429236.802728
[06/03 23:40:36   1185s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/03 23:40:36   1185s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[06/03 23:40:36   1185s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/03 23:40:36   1185s] [hotspot] |   metal1(H)    |              0.89 |              3.56 |   685.43   423.35   725.75   463.67 |
[06/03 23:40:36   1185s] [hotspot] |   metal2(V)    |             88.00 |            176.00 |   161.27   221.75   201.59  1108.79 |
[06/03 23:40:36   1185s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[06/03 23:40:36   1185s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[06/03 23:40:36   1185s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[06/03 23:40:36   1185s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[06/03 23:40:36   1185s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/03 23:40:36   1185s] [hotspot] |      worst     | (metal2)    88.00 | (metal2)   176.00 |                                     |
[06/03 23:40:36   1185s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/03 23:40:36   1185s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[06/03 23:40:36   1185s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/03 23:40:36   1185s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:40:36   1185s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:40:36   1185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 23:40:36   1185s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.120, REAL:0.061, MEM:4022.1M, EPOCH TIME: 1717429236.863914
[06/03 23:40:36   1185s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.97 [8]--
[06/03 23:40:36   1185s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.99 [8]--
[06/03 23:40:36   1185s] ### update starts on Mon Jun  3 23:40:36 2024 with memory = 2432.34 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] #Complete Global Routing.
[06/03 23:40:36   1185s] #Total number of nets with non-default rule or having extra spacing = 72
[06/03 23:40:36   1185s] #Total wire length = 422831 um.
[06/03 23:40:36   1185s] #Total half perimeter of net bounding box = 426733 um.
[06/03 23:40:36   1185s] #Total wire length on LAYER metal1 = 4457 um.
[06/03 23:40:36   1185s] #Total wire length on LAYER metal2 = 169383 um.
[06/03 23:40:36   1185s] #Total wire length on LAYER metal3 = 191183 um.
[06/03 23:40:36   1185s] #Total wire length on LAYER metal4 = 50488 um.
[06/03 23:40:36   1185s] #Total wire length on LAYER metal5 = 7101 um.
[06/03 23:40:36   1185s] #Total wire length on LAYER metal6 = 218 um.
[06/03 23:40:36   1185s] #Total number of vias = 70104
[06/03 23:40:36   1185s] #Up-Via Summary (total 70104):
[06/03 23:40:36   1185s] #           
[06/03 23:40:36   1185s] #-----------------------
[06/03 23:40:36   1185s] # metal1          42401
[06/03 23:40:36   1185s] # metal2          24380
[06/03 23:40:36   1185s] # metal3           3250
[06/03 23:40:36   1185s] # metal4             70
[06/03 23:40:36   1185s] # metal5              3
[06/03 23:40:36   1185s] #-----------------------
[06/03 23:40:36   1185s] #                 70104 
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #Total number of involved regular nets 2820
[06/03 23:40:36   1185s] #Maximum src to sink distance  1432.4
[06/03 23:40:36   1185s] #Average of max src_to_sink distance  69.6
[06/03 23:40:36   1185s] #Average of ave src_to_sink distance  50.5
[06/03 23:40:36   1185s] #Total number of involved priority nets 17
[06/03 23:40:36   1185s] #Maximum src to sink distance for priority net 281.2
[06/03 23:40:36   1185s] #Average of max src_to_sink distance for priority net 189.4
[06/03 23:40:36   1185s] #Average of ave src_to_sink distance for priority net 100.2
[06/03 23:40:36   1185s] ### update cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.72 [8]--
[06/03 23:40:36   1185s] ### report_overcon starts on Mon Jun  3 23:40:36 2024 with memory = 2436.15 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/03 23:40:36   1185s] ### report_overcon starts on Mon Jun  3 23:40:36 2024 with memory = 2436.15 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] #Max overcon = 2 tracks.
[06/03 23:40:36   1185s] #Total overcon = 0.03%.
[06/03 23:40:36   1185s] #Worst layer Gcell overcon rate = 0.04%.
[06/03 23:40:36   1185s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --0.99 [8]--
[06/03 23:40:36   1185s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.45 [8]--
[06/03 23:40:36   1185s] ### global_route design signature (15): route=89158342 net_attr=1716630039
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #Global routing statistics:
[06/03 23:40:36   1185s] #Cpu time = 00:00:06
[06/03 23:40:36   1185s] #Elapsed time = 00:00:06
[06/03 23:40:36   1185s] #Increased memory = 31.37 (MB)
[06/03 23:40:36   1185s] #Total memory = 2431.14 (MB)
[06/03 23:40:36   1185s] #Peak memory = 2661.27 (MB)
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #Finished global routing on Mon Jun  3 23:40:36 2024
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] #
[06/03 23:40:36   1185s] ### Time Record (Global Routing) is uninstalled.
[06/03 23:40:36   1185s] ### Time Record (Data Preparation) is installed.
[06/03 23:40:36   1185s] ### Time Record (Data Preparation) is uninstalled.
[06/03 23:40:36   1185s] ### track-assign external-init starts on Mon Jun  3 23:40:36 2024 with memory = 2428.41 (MB), peak = 2661.27 (MB)
[06/03 23:40:36   1185s] ### Time Record (Track Assignment) is installed.
[06/03 23:40:36   1185s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:40:36   1185s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.19 [8]--
[06/03 23:40:37   1185s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2428.41 (MB), peak = 2661.27 (MB)
[06/03 23:40:37   1185s] ### track-assign engine-init starts on Mon Jun  3 23:40:37 2024 with memory = 2428.41 (MB), peak = 2661.27 (MB)
[06/03 23:40:37   1185s] ### Time Record (Track Assignment) is installed.
[06/03 23:40:37   1185s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.25 [8]--
[06/03 23:40:37   1185s] ### track-assign core-engine starts on Mon Jun  3 23:40:37 2024 with memory = 2428.48 (MB), peak = 2661.27 (MB)
[06/03 23:40:37   1185s] #Start Track Assignment.
[06/03 23:40:37   1187s] #Done with 13881 horizontal wires in 5 hboxes and 14637 vertical wires in 5 hboxes.
[06/03 23:40:39   1188s] #Done with 2991 horizontal wires in 5 hboxes and 3796 vertical wires in 5 hboxes.
[06/03 23:40:39   1189s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[06/03 23:40:39   1189s] #
[06/03 23:40:39   1189s] #Track assignment summary:
[06/03 23:40:39   1189s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/03 23:40:39   1189s] #------------------------------------------------------------------------
[06/03 23:40:39   1189s] # metal1      4349.44 	 21.70%  	 18.75% 	 21.70%
[06/03 23:40:39   1189s] # metal2    163516.66 	  0.78%  	  0.58% 	  0.72%
[06/03 23:40:39   1189s] # metal3    165511.03 	  1.09%  	  0.90% 	  1.03%
[06/03 23:40:39   1189s] # metal4     37793.64 	  1.46%  	  1.44% 	  1.44%
[06/03 23:40:39   1189s] # metal5      7076.94 	  3.86%  	  3.70% 	  3.86%
[06/03 23:40:39   1189s] # metal6       213.52 	131.00%  	 55.99% 	131.00%
[06/03 23:40:39   1189s] #------------------------------------------------------------------------
[06/03 23:40:39   1189s] # All      378461.23  	  1.36% 	  1.10% 	131.00%
[06/03 23:40:39   1189s] #Complete Track Assignment.
[06/03 23:40:39   1189s] #Total number of nets with non-default rule or having extra spacing = 72
[06/03 23:40:39   1189s] #Total wire length = 412988 um.
[06/03 23:40:39   1189s] #Total half perimeter of net bounding box = 426733 um.
[06/03 23:40:39   1189s] #Total wire length on LAYER metal1 = 4434 um.
[06/03 23:40:39   1189s] #Total wire length on LAYER metal2 = 165491 um.
[06/03 23:40:39   1189s] #Total wire length on LAYER metal3 = 185358 um.
[06/03 23:40:39   1189s] #Total wire length on LAYER metal4 = 50370 um.
[06/03 23:40:39   1189s] #Total wire length on LAYER metal5 = 7123 um.
[06/03 23:40:39   1189s] #Total wire length on LAYER metal6 = 211 um.
[06/03 23:40:39   1189s] #Total number of vias = 70104
[06/03 23:40:39   1189s] #Up-Via Summary (total 70104):
[06/03 23:40:39   1189s] #           
[06/03 23:40:39   1189s] #-----------------------
[06/03 23:40:39   1189s] # metal1          42401
[06/03 23:40:39   1189s] # metal2          24380
[06/03 23:40:39   1189s] # metal3           3250
[06/03 23:40:39   1189s] # metal4             70
[06/03 23:40:39   1189s] # metal5              3
[06/03 23:40:39   1189s] #-----------------------
[06/03 23:40:39   1189s] #                 70104 
[06/03 23:40:39   1189s] #
[06/03 23:40:39   1189s] ### track_assign design signature (18): route=1896440545
[06/03 23:40:39   1189s] ### track-assign core-engine cpu:00:00:03, real:00:00:02, mem:2.4 GB, peak:2.6 GB --1.50 [8]--
[06/03 23:40:39   1189s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:40:39   1189s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2427.09 (MB), peak = 2661.27 (MB)
[06/03 23:40:39   1189s] #
[06/03 23:40:39   1189s] #Start post global route fixing for timing critical nets ...
[06/03 23:40:39   1189s] #
[06/03 23:40:39   1189s] ### update_timing_after_routing starts on Mon Jun  3 23:40:39 2024 with memory = 2427.10 (MB), peak = 2661.27 (MB)
[06/03 23:40:39   1189s] ### Time Record (Timing Data Generation) is installed.
[06/03 23:40:39   1189s] #* Updating design timing data...
[06/03 23:40:39   1189s] #Extracting RC...
[06/03 23:40:39   1189s] Un-suppress "**WARN ..." messages.
[06/03 23:40:39   1189s] #
[06/03 23:40:39   1189s] #Start tQuantus RC extraction...
[06/03 23:40:39   1189s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[06/03 23:40:39   1189s] #Extract in track assign mode
[06/03 23:40:39   1189s] #Start building rc corner(s)...
[06/03 23:40:39   1189s] #Number of RC Corner = 2
[06/03 23:40:39   1189s] #Corner RC_best /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch 25.000000 (real) 
[06/03 23:40:39   1189s] #Corner RC_worst /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch 25.000000 (real) 
[06/03 23:40:39   1189s] #ME1_C -> metal1 (1)
[06/03 23:40:39   1189s] #ME2_C -> metal2 (2)
[06/03 23:40:39   1189s] #ME3_C -> metal3 (3)
[06/03 23:40:39   1189s] #ME4_C -> metal4 (4)
[06/03 23:40:39   1189s] #ME5_C -> metal5 (5)
[06/03 23:40:39   1189s] #ME6_C -> metal6 (6)
[06/03 23:40:39   1189s] #SADV_On
[06/03 23:40:39   1189s] # Corner(s) : 
[06/03 23:40:39   1189s] #RC_best [25.00] 
[06/03 23:40:39   1189s] #RC_worst [25.00]
[06/03 23:40:40   1190s] # Corner id: 0
[06/03 23:40:40   1190s] # Layout Scale: 1.000000
[06/03 23:40:40   1190s] # Has Metal Fill model: yes
[06/03 23:40:40   1190s] # Temperature was set
[06/03 23:40:40   1190s] # Temperature : 25.000000
[06/03 23:40:40   1190s] # Ref. Temp   : 25.000000
[06/03 23:40:40   1190s] # Corner id: 1
[06/03 23:40:40   1190s] # Layout Scale: 1.000000
[06/03 23:40:40   1190s] # Has Metal Fill model: yes
[06/03 23:40:40   1190s] # Temperature was set
[06/03 23:40:40   1190s] # Temperature : 25.000000
[06/03 23:40:40   1190s] # Ref. Temp   : 25.000000
[06/03 23:40:40   1190s] #SADV_Off
[06/03 23:40:40   1190s] #total pattern=56 [6, 147]
[06/03 23:40:40   1190s] #Generating the tQuantus model file automatically.
[06/03 23:40:40   1190s] #num_tile=4440 avg_aspect_ratio=0.985628 
[06/03 23:40:40   1190s] #Vertical num_row 23 per_row= 192 halo= 110938 
[06/03 23:40:40   1190s] #hor_num_col = 104 final aspect_ratio= 0.385689
[06/03 23:40:53   1200s] #Build RC corners: cpu time = 00:00:11, elapsed time = 00:00:14, memory = 2438.72 (MB), peak = 2661.27 (MB)
[06/03 23:40:54   1201s] #Finish check_net_pin_list step Enter extract
[06/03 23:40:54   1201s] #Start init net ripin tree building
[06/03 23:40:54   1201s] #Finish init net ripin tree building
[06/03 23:40:54   1201s] #Cpu time = 00:00:00
[06/03 23:40:54   1201s] #Elapsed time = 00:00:00
[06/03 23:40:54   1201s] #Increased memory = 0.06 (MB)
[06/03 23:40:54   1201s] #Total memory = 2447.25 (MB)
[06/03 23:40:54   1201s] #Peak memory = 2661.27 (MB)
[06/03 23:40:54   1201s] #Using multithreading with 8 threads.
[06/03 23:40:54   1201s] #begin processing metal fill model file
[06/03 23:40:54   1201s] #end processing metal fill model file
[06/03 23:40:54   1201s] ### track-assign external-init starts on Mon Jun  3 23:40:54 2024 with memory = 2447.26 (MB), peak = 2661.27 (MB)
[06/03 23:40:54   1201s] ### Time Record (Track Assignment) is installed.
[06/03 23:40:54   1201s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:40:54   1201s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.37 [8]--
[06/03 23:40:54   1201s] ### track-assign engine-init starts on Mon Jun  3 23:40:54 2024 with memory = 2447.30 (MB), peak = 2661.27 (MB)
[06/03 23:40:54   1201s] ### Time Record (Track Assignment) is installed.
[06/03 23:40:54   1201s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.25 [8]--
[06/03 23:40:54   1201s] #
[06/03 23:40:54   1201s] #Start Post Track Assignment Wire Spread.
[06/03 23:40:55   1202s] #Done with 2513 horizontal wires in 5 hboxes and 2705 vertical wires in 5 hboxes.
[06/03 23:40:55   1202s] #Complete Post Track Assignment Wire Spread.
[06/03 23:40:55   1202s] #
[06/03 23:40:55   1202s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:40:55   1202s] #Length limit = 200 pitches
[06/03 23:40:55   1202s] #opt mode = 2
[06/03 23:40:55   1202s] #Finish check_net_pin_list step Fix net pin list
[06/03 23:40:55   1202s] #Start generate extraction boxes.
[06/03 23:40:55   1202s] #
[06/03 23:40:55   1202s] #Extract using 30 x 30 Hboxes
[06/03 23:40:55   1202s] #7x7 initial hboxes
[06/03 23:40:55   1202s] #Use area based hbox pruning.
[06/03 23:40:55   1202s] #0/0 hboxes pruned.
[06/03 23:40:55   1202s] #Complete generating extraction boxes.
[06/03 23:40:55   1202s] #Extract 32 hboxes with 8 threads on machine with  Xeon 2.40GHz 15360KB Cache 24CPU...
[06/03 23:40:55   1202s] #Process 0 special clock nets for rc extraction
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:i_data[4] of net 1358(i_data[4]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:i_data[0] of net 1359(i_data[0]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:i_data[2] of net 1360(i_data[2]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[14] of net 1813(o_data[14]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[8] of net 1814(o_data[8]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:i_data[3] of net 1361(i_data[3]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[11] of net 1815(o_data[11]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:i_data[6] of net 1363(i_data[6]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[3] of net 1816(o_data[3]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:i_data[7] of net 1364(i_data[7]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[4] of net 1817(o_data[4]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:i_data[1] of net 1365(i_data[1]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[5] of net 1818(o_data[5]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:i_data[5] of net 1366(i_data[5]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[6] of net 1819(o_data[6]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[7] of net 1820(o_data[7]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[10] of net 1821(o_data[10]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[12] of net 1823(o_data[12]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[13] of net 1824(o_data[13]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[0] of net 1825(o_data[0]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[1] of net 1826(o_data[1]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[2] of net 1827(o_data[2]) into rc tree
[06/03 23:40:55   1202s] #Need to add unplaced ipin PIN:o_data[9] of net 1828(o_data[9]) into rc tree
[06/03 23:40:55   1202s] #Total 14090 nets were built. 275 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/03 23:40:57   1210s] #Run Statistics for Extraction:
[06/03 23:40:57   1210s] #   Cpu time = 00:00:08, elapsed time = 00:00:02 .
[06/03 23:40:57   1210s] #   Increased memory =   182.63 (MB), total memory =  2633.28 (MB), peak memory =  2661.27 (MB)
[06/03 23:40:57   1210s] #
[06/03 23:40:57   1210s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[06/03 23:40:57   1211s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2501.61 (MB), peak = 2661.27 (MB)
[06/03 23:40:57   1211s] #RC Statistics: 0 Res, 30988 Ground Cap, 0 XCap (Edge to Edge)
[06/03 23:40:57   1211s] #Register nets and terms for rcdb /tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d
[06/03 23:40:58   1211s] #Finish registering nets and terms for rcdb.
[06/03 23:40:58   1211s] #Start writing RC data.
[06/03 23:40:58   1212s] #Finish writing RC data
[06/03 23:40:58   1212s] #Finish writing rcdb with 75762 nodes, 61672 edges, and 0 xcaps
[06/03 23:40:58   1212s] #275 inserted nodes are removed
[06/03 23:40:58   1212s] ### track-assign external-init starts on Mon Jun  3 23:40:58 2024 with memory = 2505.66 (MB), peak = 2661.27 (MB)
[06/03 23:40:58   1212s] ### Time Record (Track Assignment) is installed.
[06/03 23:40:58   1212s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:40:58   1212s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.09 [8]--
[06/03 23:40:58   1212s] ### track-assign engine-init starts on Mon Jun  3 23:40:58 2024 with memory = 2505.66 (MB), peak = 2661.27 (MB)
[06/03 23:40:58   1212s] ### Time Record (Track Assignment) is installed.
[06/03 23:40:58   1212s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.16 [8]--
[06/03 23:40:58   1212s] #Remove Post Track Assignment Wire Spread
[06/03 23:40:58   1212s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:40:58   1212s] Restoring parasitic data from file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d' ...
[06/03 23:40:58   1212s] Opening parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d' for reading (mem: 4143.109M)
[06/03 23:40:58   1212s] Reading RCDB with compressed RC data.
[06/03 23:40:58   1212s] Opening parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d' for content verification (mem: 4143.109M)
[06/03 23:40:58   1212s] Reading RCDB with compressed RC data.
[06/03 23:40:58   1212s] Closing parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d': 0 access done (mem: 4143.109M)
[06/03 23:40:58   1212s] Closing parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d': 0 access done (mem: 4143.109M)
[06/03 23:40:58   1212s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4143.109M)
[06/03 23:40:58   1212s] Following multi-corner parasitics specified:
[06/03 23:40:58   1212s] 	/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d (rcdb)
[06/03 23:40:58   1212s] Opening parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d' for reading (mem: 4143.109M)
[06/03 23:40:58   1212s] Reading RCDB with compressed RC data.
[06/03 23:40:58   1212s] 		Cell CHIP has rcdb /tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d specified
[06/03 23:40:58   1212s] Cell CHIP, hinst 
[06/03 23:40:58   1212s] processing rcdb (/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d) for hinst (top) of cell (CHIP);
[06/03 23:40:58   1212s] Closing parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/nr32177_O9OEsc.rcdb.d': 0 access done (mem: 4175.125M)
[06/03 23:40:58   1212s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4111.109M)
[06/03 23:40:58   1212s] Opening parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_ZrDWcK.rcdb.d/CHIP.rcdb.d' for reading (mem: 4111.109M)
[06/03 23:40:58   1212s] Reading RCDB with compressed RC data.
[06/03 23:40:59   1213s] Closing parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_ZrDWcK.rcdb.d/CHIP.rcdb.d': 0 access done (mem: 4111.109M)
[06/03 23:40:59   1213s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=4111.109M)
[06/03 23:40:59   1213s] Done read_parasitics... (cpu: 0:00:00.9 real: 0:00:01.0 mem: 4111.109M)
[06/03 23:40:59   1213s] #
[06/03 23:40:59   1213s] #Restore RCDB.
[06/03 23:40:59   1213s] ### track-assign external-init starts on Mon Jun  3 23:40:59 2024 with memory = 2502.48 (MB), peak = 2661.27 (MB)
[06/03 23:40:59   1213s] ### Time Record (Track Assignment) is installed.
[06/03 23:40:59   1213s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:40:59   1213s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.14 [8]--
[06/03 23:40:59   1213s] ### track-assign engine-init starts on Mon Jun  3 23:40:59 2024 with memory = 2502.48 (MB), peak = 2661.27 (MB)
[06/03 23:40:59   1213s] ### Time Record (Track Assignment) is installed.
[06/03 23:40:59   1213s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.22 [8]--
[06/03 23:40:59   1213s] #Remove Post Track Assignment Wire Spread
[06/03 23:40:59   1213s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:40:59   1213s] #
[06/03 23:40:59   1213s] #Complete tQuantus RC extraction.
[06/03 23:40:59   1213s] #Cpu time = 00:00:24
[06/03 23:40:59   1213s] #Elapsed time = 00:00:20
[06/03 23:40:59   1213s] #Increased memory = 56.51 (MB)
[06/03 23:40:59   1213s] #Total memory = 2483.61 (MB)
[06/03 23:40:59   1213s] #Peak memory = 2661.27 (MB)
[06/03 23:40:59   1213s] #
[06/03 23:40:59   1213s] Un-suppress "**WARN ..." messages.
[06/03 23:40:59   1213s] #RC Extraction Completed...
[06/03 23:40:59   1213s] ### update_timing starts on Mon Jun  3 23:40:59 2024 with memory = 2483.61 (MB), peak = 2661.27 (MB)
[06/03 23:40:59   1213s] AAE_INFO: switching -siAware from false to true ...
[06/03 23:40:59   1213s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[06/03 23:40:59   1213s] ### generate_timing_data starts on Mon Jun  3 23:40:59 2024 with memory = 2465.61 (MB), peak = 2661.27 (MB)
[06/03 23:40:59   1213s] #Reporting timing...
[06/03 23:40:59   1213s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[06/03 23:40:59   1215s] ### report_timing starts on Mon Jun  3 23:40:59 2024 with memory = 2472.36 (MB), peak = 2661.27 (MB)
[06/03 23:41:03   1230s] ### report_timing cpu:00:00:15, real:00:00:04, mem:2.4 GB, peak:2.6 GB --4.20 [8]--
[06/03 23:41:03   1230s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 4.000 (ns)
[06/03 23:41:03   1230s] #Stage 1: cpu time = 00:00:17, elapsed time = 00:00:04, memory = 2490.23 (MB), peak = 2661.27 (MB)
[06/03 23:41:03   1230s] #Library Standard Delay: 53.90ps
[06/03 23:41:03   1230s] #Slack threshold: 0.00ps
[06/03 23:41:03   1230s] ### generate_net_cdm_timing starts on Mon Jun  3 23:41:03 2024 with memory = 2490.23 (MB), peak = 2661.27 (MB)
[06/03 23:41:03   1231s] ### generate_net_cdm_timing cpu:00:00:01, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.17 [8]--
[06/03 23:41:04   1231s] #*** Analyzed 0 timing critical paths, and collected 0.
[06/03 23:41:04   1231s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2491.51 (MB), peak = 2661.27 (MB)
[06/03 23:41:04   1231s] ### Use bna from skp: 0
[06/03 23:41:04   1231s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2492.15 (MB), peak = 2661.27 (MB)
[06/03 23:41:04   1231s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[06/03 23:41:05   1233s] Worst slack reported in the design = 1.066540 (late)
[06/03 23:41:05   1233s] *** writeDesignTiming (0:00:01.8) ***
[06/03 23:41:05   1233s] #Stage 4: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2492.44 (MB), peak = 2661.27 (MB)
[06/03 23:41:06   1233s] Un-suppress "**WARN ..." messages.
[06/03 23:41:06   1233s] ### generate_timing_data cpu:00:00:20, real:00:00:07, mem:2.4 GB, peak:2.6 GB --2.97 [8]--
[06/03 23:41:06   1235s] #Number of victim nets: 0
[06/03 23:41:06   1235s] #Number of aggressor nets: 0
[06/03 23:41:06   1235s] #Number of weak nets: 0
[06/03 23:41:06   1235s] #Number of critical nets: 0
[06/03 23:41:06   1235s] #	level 1 [   0.0, -1000.0]: 0 nets
[06/03 23:41:06   1235s] #	level 2 [   0.0, -1000.0]: 0 nets
[06/03 23:41:06   1235s] #	level 3 [   0.0, -1000.0]: 0 nets
[06/03 23:41:06   1235s] #Total number of nets: 14090
[06/03 23:41:06   1235s] ### update_timing cpu:00:00:22, real:00:00:07, mem:2.4 GB, peak:2.6 GB --2.93 [8]--
[06/03 23:41:06   1235s] ### Time Record (Timing Data Generation) is uninstalled.
[06/03 23:41:06   1235s] ### update_timing_after_routing cpu:00:00:46, real:00:00:27, mem:2.4 GB, peak:2.6 GB --1.68 [8]--
[06/03 23:41:06   1235s] #Total number of significant detoured timing critical nets is 0
[06/03 23:41:06   1235s] #Total number of selected detoured timing critical nets is 0
[06/03 23:41:06   1235s] #
[06/03 23:41:06   1235s] #----------------------------------------------------
[06/03 23:41:06   1235s] # Summary of active signal nets routing constraints
[06/03 23:41:06   1235s] #+--------------------------+-----------+
[06/03 23:41:06   1235s] #+--------------------------+-----------+
[06/03 23:41:06   1235s] #
[06/03 23:41:06   1235s] #----------------------------------------------------
[06/03 23:41:06   1235s] ### run_free_timing_graph starts on Mon Jun  3 23:41:06 2024 with memory = 2502.26 (MB), peak = 2661.27 (MB)
[06/03 23:41:06   1235s] ### Time Record (Timing Data Generation) is installed.
[06/03 23:41:07   1236s] ### Time Record (Timing Data Generation) is uninstalled.
[06/03 23:41:07   1236s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:2.5 GB, peak:2.6 GB --0.94 [8]--
[06/03 23:41:07   1236s] ### run_build_timing_graph starts on Mon Jun  3 23:41:07 2024 with memory = 2517.08 (MB), peak = 2661.27 (MB)
[06/03 23:41:07   1236s] ### Time Record (Timing Data Generation) is installed.
[06/03 23:41:08   1236s] Current (total cpu=0:20:37, real=0:18:03, peak res=2661.3M, current mem=2251.0M)
[06/03 23:41:08   1236s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.9M, current mem=2261.9M)
[06/03 23:41:08   1236s] Current (total cpu=0:20:37, real=0:18:03, peak res=2661.3M, current mem=2261.9M)
[06/03 23:41:08   1237s] Current (total cpu=0:20:37, real=0:18:03, peak res=2661.3M, current mem=2261.9M)
[06/03 23:41:08   1237s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2262.3M, current mem=2262.3M)
[06/03 23:41:08   1237s] Current (total cpu=0:20:37, real=0:18:03, peak res=2661.3M, current mem=2262.3M)
[06/03 23:41:08   1237s] ### Time Record (Timing Data Generation) is uninstalled.
[06/03 23:41:08   1237s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.6 GB --1.06 [8]--
[06/03 23:41:08   1237s] ### track-assign external-init starts on Mon Jun  3 23:41:08 2024 with memory = 2262.39 (MB), peak = 2661.27 (MB)
[06/03 23:41:08   1237s] ### Time Record (Track Assignment) is installed.
[06/03 23:41:08   1237s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:41:08   1237s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --2.33 [8]--
[06/03 23:41:08   1237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2262.38 (MB), peak = 2661.27 (MB)
[06/03 23:41:08   1237s] #* Importing design timing data...
[06/03 23:41:08   1237s] #Number of victim nets: 0
[06/03 23:41:08   1237s] #Number of aggressor nets: 0
[06/03 23:41:08   1237s] #Number of weak nets: 0
[06/03 23:41:08   1237s] #Number of critical nets: 0
[06/03 23:41:08   1237s] #	level 1 [   0.0, -1000.0]: 0 nets
[06/03 23:41:08   1237s] #	level 2 [   0.0, -1000.0]: 0 nets
[06/03 23:41:08   1237s] #	level 3 [   0.0, -1000.0]: 0 nets
[06/03 23:41:08   1237s] #Total number of nets: 14090
[06/03 23:41:08   1237s] ### track-assign engine-init starts on Mon Jun  3 23:41:08 2024 with memory = 2262.39 (MB), peak = 2661.27 (MB)
[06/03 23:41:08   1237s] ### Time Record (Track Assignment) is installed.
[06/03 23:41:08   1237s] #
[06/03 23:41:08   1237s] #timing driven effort level: 3
[06/03 23:41:08   1237s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --2.59 [8]--
[06/03 23:41:08   1237s] ### track-assign core-engine starts on Mon Jun  3 23:41:08 2024 with memory = 2262.82 (MB), peak = 2661.27 (MB)
[06/03 23:41:08   1237s] #Start Track Assignment With Timing Driven.
[06/03 23:41:09   1238s] #Done with 451 horizontal wires in 5 hboxes and 583 vertical wires in 5 hboxes.
[06/03 23:41:09   1238s] #Done with 72 horizontal wires in 5 hboxes and 174 vertical wires in 5 hboxes.
[06/03 23:41:09   1239s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[06/03 23:41:09   1239s] #
[06/03 23:41:09   1239s] #Track assignment summary:
[06/03 23:41:09   1239s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/03 23:41:09   1239s] #------------------------------------------------------------------------
[06/03 23:41:09   1239s] # metal1      4350.06 	 21.70%  	 18.75% 	 21.70%
[06/03 23:41:09   1239s] # metal2    163139.22 	  0.74%  	  0.58% 	  0.72%
[06/03 23:41:09   1239s] # metal3    165497.85 	  1.07%  	  0.90% 	  1.03%
[06/03 23:41:09   1239s] # metal4     37792.52 	  1.44%  	  1.44% 	  1.44%
[06/03 23:41:09   1239s] # metal5      7078.18 	  3.85%  	  3.70% 	  3.85%
[06/03 23:41:09   1239s] # metal6       213.52 	131.00%  	 55.99% 	131.00%
[06/03 23:41:09   1239s] #------------------------------------------------------------------------
[06/03 23:41:09   1239s] # All      378071.35  	  1.33% 	  1.11% 	131.00%
[06/03 23:41:09   1239s] #Complete Track Assignment With Timing Driven.
[06/03 23:41:09   1239s] #Total number of nets with non-default rule or having extra spacing = 72
[06/03 23:41:09   1239s] #Total wire length = 412775 um.
[06/03 23:41:09   1239s] #Total half perimeter of net bounding box = 426733 um.
[06/03 23:41:09   1239s] #Total wire length on LAYER metal1 = 4435 um.
[06/03 23:41:09   1239s] #Total wire length on LAYER metal2 = 165232 um.
[06/03 23:41:09   1239s] #Total wire length on LAYER metal3 = 185399 um.
[06/03 23:41:09   1239s] #Total wire length on LAYER metal4 = 50374 um.
[06/03 23:41:09   1239s] #Total wire length on LAYER metal5 = 7124 um.
[06/03 23:41:09   1239s] #Total wire length on LAYER metal6 = 211 um.
[06/03 23:41:09   1239s] #Total number of vias = 70104
[06/03 23:41:09   1239s] #Up-Via Summary (total 70104):
[06/03 23:41:09   1239s] #           
[06/03 23:41:09   1239s] #-----------------------
[06/03 23:41:09   1239s] # metal1          42401
[06/03 23:41:09   1239s] # metal2          24380
[06/03 23:41:09   1239s] # metal3           3250
[06/03 23:41:09   1239s] # metal4             70
[06/03 23:41:09   1239s] # metal5              3
[06/03 23:41:09   1239s] #-----------------------
[06/03 23:41:09   1239s] #                 70104 
[06/03 23:41:09   1239s] #
[06/03 23:41:09   1239s] ### track-assign core-engine cpu:00:00:02, real:00:00:01, mem:2.2 GB, peak:2.6 GB --1.54 [8]--
[06/03 23:41:09   1239s] ### Time Record (Track Assignment) is uninstalled.
[06/03 23:41:09   1239s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2264.47 (MB), peak = 2661.27 (MB)
[06/03 23:41:09   1239s] #
[06/03 23:41:10   1239s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/03 23:41:10   1239s] #Cpu time = 00:01:06
[06/03 23:41:10   1239s] #Elapsed time = 00:00:41
[06/03 23:41:10   1239s] #Increased memory = -120.71 (MB)
[06/03 23:41:10   1239s] #Total memory = 2264.48 (MB)
[06/03 23:41:10   1239s] #Peak memory = 2661.27 (MB)
[06/03 23:41:10   1239s] #Using superthreading with total 8 threads.
[06/03 23:41:10   1239s] ### Time Record (Detail Routing) is installed.
[06/03 23:41:10   1239s] #
[06/03 23:41:10   1239s] #Server cad16.ee.ntu.edu.tw is up on port 50862 ...
[06/03 23:41:10   1239s] #
[06/03 23:41:10   1239s] ### Launching client 1 using command:
[06/03 23:41:10   1239s] ### nanoroute -batch -log client_log/cad16.ee.ntu.edu.tw_32177.client_1.log1 -server cad16.ee.ntu.edu.tw 50862 8 1717429526 droute 
[06/03 23:41:10   1239s] #Start reading timing information from file .timing_file_32177.tif.gz ...
[06/03 23:41:10   1239s] #Read in timing information for 27 ports, 13903 instances from timing file .timing_file_32177.tif.gz.
[06/03 23:41:10   1239s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[06/03 23:41:10   1239s] #
[06/03 23:41:10   1239s] #Start Detail Routing..
[06/03 23:41:10   1239s] #
[06/03 23:41:10   1239s] #Start litho driven routing to prevent litho hotspot patterns.
[06/03 23:41:10   1239s] #start initial detail routing ...
[06/03 23:41:10   1240s] ### Design has 0 dirty nets, 9596 dirty-areas)
[06/03 23:41:10   1240s] ### starting 8 local threads.
[06/03 23:41:10   1240s] #    Client 1 from cad16.ee.ntu.edu.tw is connected
[06/03 23:41:10   1240s] #    Sending design data to client 1 on host cad16.
[06/03 23:41:11   1247s] ### local thread 5 exited.
[06/03 23:41:11   1247s] ### local thread 8 exited.
[06/03 23:41:11   1247s] ### local thread 1 exited.
[06/03 23:41:11   1247s] ### local thread 6 exited.
[06/03 23:41:20   1335s] #   number of violations = 205
[06/03 23:41:20   1335s] #
[06/03 23:41:20   1335s] #    By Layer and Type :
[06/03 23:41:20   1335s] #	         MetSpc    Short      Mar   Totals
[06/03 23:41:20   1335s] #	metal1        3       17        0       20
[06/03 23:41:20   1335s] #	metal2        2       25        3       30
[06/03 23:41:20   1335s] #	metal3        2       99        1      102
[06/03 23:41:20   1335s] #	metal4        0       19        0       19
[06/03 23:41:20   1335s] #	metal5        0       10        0       10
[06/03 23:41:20   1335s] #	metal6        0       24        0       24
[06/03 23:41:20   1335s] #	Totals        7      194        4      205
[06/03 23:41:20   1335s] #3322 out of 14206 instances (23.4%) need to be verified(marked ipoed), dirty area = 3.3%.
[06/03 23:41:20   1335s] #36.3% of the total area is being checked for drcs
[06/03 23:41:22   1348s] #36.3% of the total area was checked
[06/03 23:41:22   1348s] ### Routing stats: routing = 64.97% drc-check-only = 12.21% dirty-area = 38.61%
[06/03 23:41:22   1348s] #   number of violations = 18
[06/03 23:41:22   1348s] #
[06/03 23:41:22   1348s] #    By Layer and Type :
[06/03 23:41:22   1348s] #	         MetSpc    Short   Totals
[06/03 23:41:22   1348s] #	metal1        3        3        6
[06/03 23:41:22   1348s] #	metal2        1       11       12
[06/03 23:41:22   1348s] #	Totals        4       14       18
[06/03 23:41:22   1348s] #    client cpu time = 00:00:10, memory = 82.05 (MB)
[06/03 23:41:22   1348s] #cpu time = 00:01:49, elapsed time = 00:00:12, memory = 2306.45 (MB), peak = 2661.27 (MB)
[06/03 23:41:22   1350s] #start 1st optimization iteration ...
[06/03 23:41:22   1350s] ### Routing stats: routing = 64.97% drc-check-only = 12.21% dirty-area = 38.61%
[06/03 23:41:22   1350s] #   number of violations = 0
[06/03 23:41:22   1350s] #    client cpu time = 00:00:01, memory = 82.94 (MB)
[06/03 23:41:22   1350s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2306.60 (MB), peak = 2661.27 (MB)
[06/03 23:41:22   1350s] #Complete Detail Routing.
[06/03 23:41:22   1350s] #Total number of nets with non-default rule or having extra spacing = 72
[06/03 23:41:22   1350s] #Total wire length = 457012 um.
[06/03 23:41:22   1350s] #Total half perimeter of net bounding box = 426733 um.
[06/03 23:41:22   1350s] #Total wire length on LAYER metal1 = 32398 um.
[06/03 23:41:22   1350s] #Total wire length on LAYER metal2 = 181599 um.
[06/03 23:41:22   1350s] #Total wire length on LAYER metal3 = 168018 um.
[06/03 23:41:22   1350s] #Total wire length on LAYER metal4 = 67008 um.
[06/03 23:41:22   1350s] #Total wire length on LAYER metal5 = 7772 um.
[06/03 23:41:22   1350s] #Total wire length on LAYER metal6 = 217 um.
[06/03 23:41:22   1350s] #Total number of vias = 71991
[06/03 23:41:22   1350s] #Up-Via Summary (total 71991):
[06/03 23:41:22   1350s] #           
[06/03 23:41:22   1350s] #-----------------------
[06/03 23:41:22   1350s] # metal1          43278
[06/03 23:41:22   1350s] # metal2          23951
[06/03 23:41:22   1350s] # metal3           4654
[06/03 23:41:22   1350s] # metal4            103
[06/03 23:41:22   1350s] # metal5              5
[06/03 23:41:22   1350s] #-----------------------
[06/03 23:41:22   1350s] #                 71991 
[06/03 23:41:22   1350s] #
[06/03 23:41:22   1350s] #Total number of DRC violations = 0
[06/03 23:41:22   1350s] ### Time Record (Detail Routing) is uninstalled.
[06/03 23:41:22   1350s] #Cpu time = 00:01:53
[06/03 23:41:22   1350s] #Elapsed time = 00:00:13
[06/03 23:41:22   1350s] #Increased memory = 42.12 (MB)
[06/03 23:41:22   1350s] #Total memory = 2306.60 (MB)
[06/03 23:41:22   1350s] #Peak memory = 2661.27 (MB)
[06/03 23:41:22   1350s] #detailRoute Statistics:
[06/03 23:41:22   1350s] #Cpu time = 00:01:53
[06/03 23:41:22   1350s] #Elapsed time = 00:00:13
[06/03 23:41:22   1350s] #Increased memory = 42.14 (MB)
[06/03 23:41:22   1350s] #Total memory = 2306.61 (MB)
[06/03 23:41:22   1350s] #Peak memory = 2661.27 (MB)
[06/03 23:41:22   1350s] ### global_detail_route design signature (37): route=898949292 flt_obj=0 vio=1905142130 shield_wire=1
[06/03 23:41:22   1350s] ### Time Record (DB Export) is installed.
[06/03 23:41:22   1350s] ### export design design signature (38): route=898949292 fixed_route=1472392687 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1505801405 dirty_area=0 del_dirty_area=0 cell=691648144 placement=275000735 pin_access=2101552957 inst_pattern=1
[06/03 23:41:23   1351s] #	no debugging net set
[06/03 23:41:23   1351s] ### Time Record (DB Export) is uninstalled.
[06/03 23:41:23   1351s] ### Time Record (Post Callback) is installed.
[06/03 23:41:23   1351s] ### Time Record (Post Callback) is uninstalled.
[06/03 23:41:23   1351s] #Client cpu time = 00:01:05
[06/03 23:41:23   1351s] #Client peak memory = 339.41 (MB)
[06/03 23:41:23   1351s] #
[06/03 23:41:23   1351s] #globalDetailRoute statistics:
[06/03 23:41:23   1351s] #Cpu time = 00:03:21
[06/03 23:41:23   1351s] #Elapsed time = 00:01:07
[06/03 23:41:23   1351s] #Increased memory = -31.52 (MB)
[06/03 23:41:23   1351s] #Total memory = 2277.11 (MB)
[06/03 23:41:23   1351s] #Peak memory = 2661.27 (MB)
[06/03 23:41:23   1351s] #Number of warnings = 2
[06/03 23:41:23   1351s] #Total number of warnings = 7
[06/03 23:41:23   1351s] #Number of fails = 0
[06/03 23:41:23   1351s] #Total number of fails = 0
[06/03 23:41:23   1351s] #Complete globalDetailRoute on Mon Jun  3 23:41:23 2024
[06/03 23:41:23   1351s] #
[06/03 23:41:24   1351s] ### import design signature (39): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2101552957 inst_pattern=1
[06/03 23:41:24   1351s] ### Time Record (globalDetailRoute) is uninstalled.
[06/03 23:41:25   1351s] #***Restoring views
[06/03 23:41:25   1351s] #Default setup view is reset to av_func_mode_max.
[06/03 23:41:25   1351s] 
[06/03 23:41:25   1351s] detailRoute
[06/03 23:41:25   1351s] 
[06/03 23:41:25   1351s] #Start detailRoute on Mon Jun  3 23:41:25 2024
[06/03 23:41:25   1351s] #
[06/03 23:41:25   1351s] ### Time Record (detailRoute) is installed.
[06/03 23:41:25   1351s] ### Time Record (Pre Callback) is installed.
[06/03 23:41:25   1351s] ### Time Record (Pre Callback) is uninstalled.
[06/03 23:41:25   1351s] ### Time Record (DB Import) is installed.
[06/03 23:41:25   1351s] ### Time Record (Timing Data Generation) is installed.
[06/03 23:41:25   1351s] ### Time Record (Timing Data Generation) is uninstalled.
[06/03 23:41:25   1351s] 
[06/03 23:41:25   1351s] Trim Metal Layers:
[06/03 23:41:25   1352s] LayerId::1 widthSet size::4
[06/03 23:41:25   1352s] LayerId::2 widthSet size::4
[06/03 23:41:25   1352s] LayerId::3 widthSet size::4
[06/03 23:41:25   1352s] LayerId::4 widthSet size::4
[06/03 23:41:25   1352s] LayerId::5 widthSet size::4
[06/03 23:41:25   1352s] LayerId::6 widthSet size::2
[06/03 23:41:25   1352s] Updating RC grid for preRoute extraction ...
[06/03 23:41:25   1352s] eee: pegSigSF::1.070000
[06/03 23:41:25   1352s] Initializing multi-corner capacitance tables ... 
[06/03 23:41:25   1352s] Initializing multi-corner resistance tables ...
[06/03 23:41:25   1352s] eee: l::1 avDens::0.118357 usedTrk::4432.936591 availTrk::37453.982399 sigTrk::4432.936591
[06/03 23:41:25   1352s] eee: l::2 avDens::0.118716 usedTrk::3603.145439 availTrk::30350.912853 sigTrk::3603.145439
[06/03 23:41:25   1352s] eee: l::3 avDens::0.101612 usedTrk::3335.386565 availTrk::32824.783872 sigTrk::3335.386565
[06/03 23:41:25   1352s] eee: l::4 avDens::0.089084 usedTrk::2755.871702 availTrk::30935.481421 sigTrk::2755.871702
[06/03 23:41:25   1352s] eee: l::5 avDens::0.119933 usedTrk::1474.164306 availTrk::12291.538335 sigTrk::1474.164306
[06/03 23:41:25   1352s] eee: l::6 avDens::0.271113 usedTrk::5.514464 availTrk::20.340115 sigTrk::5.514464
[06/03 23:41:25   1352s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:41:25   1352s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248689 ; uaWl: 1.000000 ; uaWlH: 0.147214 ; aWlH: 0.000000 ; Pmax: 0.824400 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:41:25   1352s] ### Net info: total nets: 14276
[06/03 23:41:25   1352s] ### Net info: dirty nets: 0
[06/03 23:41:25   1352s] ### Net info: marked as disconnected nets: 0
[06/03 23:41:25   1352s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[06/03 23:41:25   1352s] #num needed restored net=0
[06/03 23:41:25   1352s] #need_extraction net=0 (total=14276)
[06/03 23:41:25   1352s] ### Net info: fully routed nets: 14090
[06/03 23:41:25   1352s] ### Net info: trivial (< 2 pins) nets: 182
[06/03 23:41:25   1352s] ### Net info: unrouted nets: 4
[06/03 23:41:25   1352s] ### Net info: re-extraction nets: 0
[06/03 23:41:25   1352s] ### Net info: ignored nets: 0
[06/03 23:41:25   1352s] ### Net info: skip routing nets: 0
[06/03 23:41:25   1353s] #Start reading timing information from file .timing_file_32177.tif.gz ...
[06/03 23:41:25   1353s] #Read in timing information for 27 ports, 13903 instances from timing file .timing_file_32177.tif.gz.
[06/03 23:41:25   1353s] ### import design signature (40): route=1883898754 fixed_route=1472392687 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1062372966 dirty_area=0 del_dirty_area=0 cell=691648144 placement=275000735 pin_access=2101552957 inst_pattern=1
[06/03 23:41:25   1353s] ### Time Record (DB Import) is uninstalled.
[06/03 23:41:25   1353s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[06/03 23:41:25   1353s] #RTESIG:78da95954b6bdd301085bbceaf18942c6e21d7d58cf5b09709647b5b42daad7162f9c6e0
[06/03 23:41:25   1353s] #       07d8f222fdf599945248713c8af04afe3873743c235f5efdbabb074598617e5c50eb0ae1
[06/03 23:41:25   1353s] #       744fa4f9396a34fa1b61c5af7edeaa8bcbabef3f1e28378070e8c618ce61be867509332c
[06/03 23:41:25   1353s] #       21c66e3c7ffd8b94046ddd2f010e8fd3d45f43f332d643f7044d68ebb58fffe1ae4088f3
[06/03 23:41:25   1353s] #       fa8fde50748503850a0e4b9c797793f1584a329e1054bdc689956298c77a7ed9e44aa741
[06/03 23:41:25   1353s] #       cd4fd53035a1cf1ebb71bf725998f7e7dd60507bd11ef27ac7ece78648e67378f9199cc8
[06/03 23:41:25   1353s] #       81ceb4d5bce0d0f6531db75d93e5b49ebbf3f37e4acc250a1ad4729e863498fd3e642687
[06/03 23:41:25   1353s] #       23692eaae5a2a6049b045a04cc6c02e80aa024457900d0f04cc98c4960acc8d8dc24304e
[06/03 23:41:25   1353s] #       6638299b67a59c80755e56f385dc159647510da1e9d641e8469b1096e38e154b7a47a06e
[06/03 23:41:25   1353s] #       4e0f77a7d38d50d37b94ee4e665cd234158e4fbac47a6ceab961368cebf01169418dd318
[06/03 23:41:25   1353s] #       f628d24e6c30d2859599d2a7f827d4ecff4fb81268109cf0c3e106128de1dba52ed57298
[06/03 23:41:25   1353s] #       a06364a62c4065b11b78af6abb3e5439f197e59d363bfffed0c497574e724c59
[06/03 23:41:25   1353s] #
[06/03 23:41:25   1353s] #WARNING (NRDR-247) Option droutePostRouteLithoRepair was disabled by option droutePostRouteSpreadWire . Please set them to false for doing litho repair.
[06/03 23:41:25   1353s] ### Time Record (Data Preparation) is installed.
[06/03 23:41:25   1353s] #Start routing data preparation on Mon Jun  3 23:41:25 2024
[06/03 23:41:25   1353s] #
[06/03 23:41:25   1353s] #Minimum voltage of a net in the design = 0.000.
[06/03 23:41:25   1353s] #Maximum voltage of a net in the design = 1.980.
[06/03 23:41:25   1353s] #Voltage range [0.000 - 1.980] has 14274 nets.
[06/03 23:41:25   1353s] #Voltage range [0.000 - 0.000] has 1 net.
[06/03 23:41:25   1353s] #Voltage range [1.620 - 1.980] has 1 net.
[06/03 23:41:25   1353s] #Build and mark too close pins for the same net.
[06/03 23:41:25   1353s] ### Time Record (Cell Pin Access) is installed.
[06/03 23:41:25   1353s] #Initial pin access analysis.
[06/03 23:41:26   1353s] #Detail pin access analysis.
[06/03 23:41:26   1353s] ### Time Record (Cell Pin Access) is uninstalled.
[06/03 23:41:26   1353s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/03 23:41:26   1353s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/03 23:41:26   1353s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/03 23:41:26   1353s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/03 23:41:26   1353s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/03 23:41:26   1353s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/03 23:41:26   1353s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2229.08 (MB), peak = 2661.27 (MB)
[06/03 23:41:26   1354s] #Regenerating Ggrids automatically.
[06/03 23:41:26   1354s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[06/03 23:41:26   1354s] #Using automatically generated G-grids.
[06/03 23:41:26   1354s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[06/03 23:41:27   1355s] #Done routing data preparation.
[06/03 23:41:27   1355s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2232.11 (MB), peak = 2661.27 (MB)
[06/03 23:41:27   1355s] ### Time Record (Data Preparation) is uninstalled.
[06/03 23:41:27   1356s] ### Time Record (Post Route Wire Spreading) is installed.
[06/03 23:41:27   1357s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[06/03 23:41:27   1357s] #
[06/03 23:41:27   1357s] #Start Post Route wire spreading..
[06/03 23:41:27   1357s] #
[06/03 23:41:27   1357s] #Start data preparation for wire spreading...
[06/03 23:41:27   1357s] #
[06/03 23:41:27   1357s] #Data preparation is done on Mon Jun  3 23:41:27 2024
[06/03 23:41:27   1357s] #
[06/03 23:41:27   1357s] ### track-assign engine-init starts on Mon Jun  3 23:41:27 2024 with memory = 2232.65 (MB), peak = 2661.27 (MB)
[06/03 23:41:27   1357s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.12 [8]--
[06/03 23:41:27   1357s] #
[06/03 23:41:27   1357s] #Start Post Route Wire Spread.
[06/03 23:41:28   1358s] #Done with 1878 horizontal wires in 11 hboxes and 1714 vertical wires in 11 hboxes.
[06/03 23:41:28   1358s] #Complete Post Route Wire Spread.
[06/03 23:41:28   1358s] #
[06/03 23:41:28   1358s] #Total number of nets with non-default rule or having extra spacing = 72
[06/03 23:41:28   1358s] #Total wire length = 460800 um.
[06/03 23:41:28   1358s] #Total half perimeter of net bounding box = 426733 um.
[06/03 23:41:28   1358s] #Total wire length on LAYER metal1 = 32530 um.
[06/03 23:41:28   1358s] #Total wire length on LAYER metal2 = 182998 um.
[06/03 23:41:28   1358s] #Total wire length on LAYER metal3 = 169688 um.
[06/03 23:41:28   1358s] #Total wire length on LAYER metal4 = 67581 um.
[06/03 23:41:28   1358s] #Total wire length on LAYER metal5 = 7786 um.
[06/03 23:41:28   1358s] #Total wire length on LAYER metal6 = 217 um.
[06/03 23:41:28   1358s] #Total number of vias = 71991
[06/03 23:41:28   1358s] #Up-Via Summary (total 71991):
[06/03 23:41:28   1358s] #           
[06/03 23:41:28   1358s] #-----------------------
[06/03 23:41:28   1358s] # metal1          43278
[06/03 23:41:28   1358s] # metal2          23951
[06/03 23:41:28   1358s] # metal3           4654
[06/03 23:41:28   1358s] # metal4            103
[06/03 23:41:28   1358s] # metal5              5
[06/03 23:41:28   1358s] #-----------------------
[06/03 23:41:28   1358s] #                 71991 
[06/03 23:41:28   1358s] #
[06/03 23:41:28   1359s] #   number of violations = 0
[06/03 23:41:28   1359s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2231.67 (MB), peak = 2661.27 (MB)
[06/03 23:41:28   1359s] #CELL_VIEW CHIP,init has no DRC violation.
[06/03 23:41:28   1359s] #Total number of DRC violations = 0
[06/03 23:41:28   1359s] #Total number of process antenna violations = 0
[06/03 23:41:28   1359s] #Total number of net violated process antenna rule = 0
[06/03 23:41:28   1359s] #Post Route wire spread is done.
[06/03 23:41:28   1359s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/03 23:41:28   1359s] #Total number of nets with non-default rule or having extra spacing = 72
[06/03 23:41:28   1359s] #Total wire length = 460800 um.
[06/03 23:41:28   1359s] #Total half perimeter of net bounding box = 426733 um.
[06/03 23:41:28   1359s] #Total wire length on LAYER metal1 = 32530 um.
[06/03 23:41:28   1359s] #Total wire length on LAYER metal2 = 182998 um.
[06/03 23:41:28   1359s] #Total wire length on LAYER metal3 = 169688 um.
[06/03 23:41:28   1359s] #Total wire length on LAYER metal4 = 67581 um.
[06/03 23:41:28   1359s] #Total wire length on LAYER metal5 = 7786 um.
[06/03 23:41:28   1359s] #Total wire length on LAYER metal6 = 217 um.
[06/03 23:41:28   1359s] #Total number of vias = 71991
[06/03 23:41:28   1359s] #Up-Via Summary (total 71991):
[06/03 23:41:28   1359s] #           
[06/03 23:41:28   1359s] #-----------------------
[06/03 23:41:28   1359s] # metal1          43278
[06/03 23:41:28   1359s] # metal2          23951
[06/03 23:41:28   1359s] # metal3           4654
[06/03 23:41:28   1359s] # metal4            103
[06/03 23:41:28   1359s] # metal5              5
[06/03 23:41:28   1359s] #-----------------------
[06/03 23:41:28   1359s] #                 71991 
[06/03 23:41:28   1359s] #
[06/03 23:41:28   1360s] ### Time Record (DB Export) is installed.
[06/03 23:41:28   1360s] ### export design design signature (45): route=1527657864 fixed_route=1472392687 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1716886530 dirty_area=0 del_dirty_area=0 cell=691648144 placement=275000735 pin_access=2101552957 inst_pattern=1
[06/03 23:41:28   1360s] #	no debugging net set
[06/03 23:41:28   1360s] ### Time Record (DB Export) is uninstalled.
[06/03 23:41:28   1360s] ### Time Record (Post Callback) is installed.
[06/03 23:41:28   1360s] ### Time Record (Post Callback) is uninstalled.
[06/03 23:41:28   1360s] #
[06/03 23:41:28   1360s] #detailRoute statistics:
[06/03 23:41:28   1360s] #Cpu time = 00:00:09
[06/03 23:41:28   1360s] #Elapsed time = 00:00:04
[06/03 23:41:28   1360s] #Increased memory = -7.13 (MB)
[06/03 23:41:28   1360s] #Total memory = 2224.08 (MB)
[06/03 23:41:28   1360s] #Peak memory = 2661.27 (MB)
[06/03 23:41:28   1360s] #Number of warnings = 1
[06/03 23:41:28   1360s] #Total number of warnings = 8
[06/03 23:41:28   1360s] #Number of fails = 0
[06/03 23:41:28   1360s] #Total number of fails = 0
[06/03 23:41:28   1360s] #Complete detailRoute on Mon Jun  3 23:41:28 2024
[06/03 23:41:28   1360s] #
[06/03 23:41:28   1360s] ### import design signature (46): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2101552957 inst_pattern=1
[06/03 23:41:28   1360s] ### Time Record (detailRoute) is uninstalled.
[06/03 23:41:28   1360s] #Default setup view is reset to av_func_mode_max.
[06/03 23:41:28   1360s] AAE_INFO: Post Route call back at the end of routeDesign
[06/03 23:41:29   1360s] #routeDesign: cpu time = 00:03:31, elapsed time = 00:01:13, memory = 2219.20 (MB), peak = 2661.27 (MB)
[06/03 23:41:29   1360s] 
[06/03 23:41:29   1360s] *** Summary of all messages that are not suppressed in this session:
[06/03 23:41:29   1360s] Severity  ID               Count  Summary                                  
[06/03 23:41:29   1360s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[06/03 23:41:29   1360s] WARNING   IMPESI-3086         11  The cell '%s' does not have characterize...
[06/03 23:41:29   1360s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[06/03 23:41:29   1360s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[06/03 23:41:29   1360s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/03 23:41:29   1360s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/03 23:41:29   1360s] *** Message Summary: 21 warning(s), 0 error(s)
[06/03 23:41:29   1360s] 
[06/03 23:41:29   1360s] ### Time Record (routeDesign) is uninstalled.
[06/03 23:41:29   1360s] ### 
[06/03 23:41:29   1360s] ###   Scalability Statistics
[06/03 23:41:29   1360s] ### 
[06/03 23:41:29   1360s] ### --------------------------------+----------------+----------------+----------------+
[06/03 23:41:29   1360s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[06/03 23:41:29   1360s] ### --------------------------------+----------------+----------------+----------------+
[06/03 23:41:29   1360s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/03 23:41:29   1360s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/03 23:41:29   1360s] ###   Timing Data Generation        |        00:01:08|        00:00:41|             1.7|
[06/03 23:41:29   1360s] ###   DB Import                     |        00:00:02|        00:00:01|             1.7|
[06/03 23:41:29   1360s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[06/03 23:41:29   1360s] ###   Cell Pin Access               |        00:00:04|        00:00:01|             1.0|
[06/03 23:41:29   1360s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.1|
[06/03 23:41:29   1360s] ###   Global Routing                |        00:00:06|        00:00:06|             1.1|
[06/03 23:41:29   1360s] ###   Track Assignment              |        00:00:07|        00:00:04|             1.5|
[06/03 23:41:29   1360s] ###   Detail Routing                |        00:01:53|        00:00:13|             8.8|
[06/03 23:41:29   1360s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:01|             1.0|
[06/03 23:41:29   1360s] ###   Entire Command                |        00:03:31|        00:01:13|             2.9|
[06/03 23:41:29   1360s] ### --------------------------------+----------------+----------------+----------------+
[06/03 23:41:29   1360s] ### 
[06/03 23:41:44   1362s] <CMD> setLayerPreference violation -isVisible 1
[06/03 23:41:45   1362s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[06/03 23:41:51   1362s] <CMD_INTERNAL> violationBrowserDelete -tool CheckPlace
[06/03 23:41:51   1362s] Deleted 78 violation(s).
[06/03 23:41:55   1363s] <CMD_INTERNAL> violationBrowserClose
[06/03 23:42:21   1365s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/03 23:42:40   1366s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/03 23:42:40   1366s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[06/03 23:42:40   1366s] Switching SI Aware to true by default in postroute mode   
[06/03 23:42:40   1366s] AAE_INFO: switching -siAware from false to true ...
[06/03 23:42:40   1366s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[06/03 23:42:40   1366s] *** timeDesign #3 [begin] : totSession cpu/real = 0:22:46.9/0:19:27.1 (1.2), mem = 3833.0M
[06/03 23:42:40   1366s]  Reset EOS DB
[06/03 23:42:40   1366s] Ignoring AAE DB Resetting ...
[06/03 23:42:40   1366s] Extraction called for design 'CHIP' of instances=14206 and nets=14276 using extraction engine 'postRoute' at effort level 'low' .
[06/03 23:42:40   1366s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:42:40   1366s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:42:40   1366s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[06/03 23:42:40   1366s] RC Extraction called in multi-corner(2) mode.
[06/03 23:42:40   1366s] Process corner(s) are loaded.
[06/03 23:42:40   1366s]  Corner: RC_worst
[06/03 23:42:40   1366s]  Corner: RC_best
[06/03 23:42:40   1366s] extractDetailRC Option : -outfile /tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_m7J4uN.rcdb.d  -extended
[06/03 23:42:40   1366s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/03 23:42:40   1366s]       RC Corner Indexes            0       1   
[06/03 23:42:40   1366s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:42:40   1366s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/03 23:42:40   1366s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:42:40   1366s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:42:40   1366s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:42:40   1366s] Shrink Factor                : 1.00000
[06/03 23:42:40   1367s] 
[06/03 23:42:40   1367s] Trim Metal Layers:
[06/03 23:42:40   1367s] LayerId::1 widthSet size::4
[06/03 23:42:40   1367s] LayerId::2 widthSet size::4
[06/03 23:42:40   1367s] LayerId::3 widthSet size::4
[06/03 23:42:40   1367s] LayerId::4 widthSet size::4
[06/03 23:42:40   1367s] LayerId::5 widthSet size::4
[06/03 23:42:40   1367s] LayerId::6 widthSet size::2
[06/03 23:42:40   1367s] eee: pegSigSF::1.070000
[06/03 23:42:40   1367s] Initializing multi-corner capacitance tables ... 
[06/03 23:42:41   1367s] Initializing multi-corner resistance tables ...
[06/03 23:42:41   1367s] eee: l::1 avDens::0.118427 usedTrk::4435.558807 availTrk::37453.982399 sigTrk::4435.558807
[06/03 23:42:41   1367s] eee: l::2 avDens::0.119631 usedTrk::3630.922423 availTrk::30350.912853 sigTrk::3630.922423
[06/03 23:42:41   1367s] eee: l::3 avDens::0.102062 usedTrk::3368.519898 availTrk::33004.783872 sigTrk::3368.519898
[06/03 23:42:41   1367s] eee: l::4 avDens::0.089452 usedTrk::2767.238373 availTrk::30935.481421 sigTrk::2767.238373
[06/03 23:42:41   1367s] eee: l::5 avDens::0.119955 usedTrk::1474.430971 availTrk::12291.538335 sigTrk::1474.430971
[06/03 23:42:41   1367s] eee: l::6 avDens::0.271113 usedTrk::5.514464 availTrk::20.340115 sigTrk::5.514464
[06/03 23:42:41   1367s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248421 ; uaWl: 1.000000 ; uaWlH: 0.147281 ; aWlH: 0.000000 ; Pmax: 0.824400 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:42:41   1367s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3825.0M)
[06/03 23:42:41   1367s] Creating parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_m7J4uN.rcdb.d' for storing RC.
[06/03 23:42:41   1367s] Extracted 10.0014% (CPU Time= 0:00:00.6  MEM= 3865.0M)
[06/03 23:42:41   1367s] Extracted 20.0019% (CPU Time= 0:00:00.9  MEM= 3865.0M)
[06/03 23:42:41   1367s] Extracted 30.0014% (CPU Time= 0:00:01.0  MEM= 3865.0M)
[06/03 23:42:41   1368s] Extracted 40.0019% (CPU Time= 0:00:01.1  MEM= 3865.0M)
[06/03 23:42:42   1368s] Extracted 50.0014% (CPU Time= 0:00:01.2  MEM= 3865.0M)
[06/03 23:42:42   1368s] Extracted 60.0019% (CPU Time= 0:00:01.4  MEM= 3865.0M)
[06/03 23:42:42   1368s] Extracted 70.0014% (CPU Time= 0:00:01.8  MEM= 3869.0M)
[06/03 23:42:42   1368s] Extracted 80.0019% (CPU Time= 0:00:01.9  MEM= 3869.0M)
[06/03 23:42:42   1369s] Extracted 90.0014% (CPU Time= 0:00:02.1  MEM= 3869.0M)
[06/03 23:42:43   1369s] Extracted 100% (CPU Time= 0:00:02.4  MEM= 3869.0M)
[06/03 23:42:43   1369s] Number of Extracted Resistors     : 183211
[06/03 23:42:43   1369s] Number of Extracted Ground Cap.   : 190868
[06/03 23:42:43   1369s] Number of Extracted Coupling Cap. : 277504
[06/03 23:42:43   1369s] Opening parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_m7J4uN.rcdb.d' for reading (mem: 3849.008M)
[06/03 23:42:43   1369s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/03 23:42:43   1369s]  Corner: RC_worst
[06/03 23:42:43   1369s]  Corner: RC_best
[06/03 23:42:43   1369s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3849.0M)
[06/03 23:42:43   1369s] Creating parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_m7J4uN.rcdb_Filter.rcdb.d' for storing RC.
[06/03 23:42:44   1369s] Closing parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_m7J4uN.rcdb.d': 14094 access done (mem: 3853.008M)
[06/03 23:42:44   1369s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3853.008M)
[06/03 23:42:44   1369s] Opening parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_m7J4uN.rcdb.d' for reading (mem: 3853.008M)
[06/03 23:42:44   1369s] processing rcdb (/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_m7J4uN.rcdb.d) for hinst (top) of cell (CHIP);
[06/03 23:42:45   1370s] Closing parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_m7J4uN.rcdb.d': 0 access done (mem: 3853.008M)
[06/03 23:42:45   1370s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3853.008M)
[06/03 23:42:45   1370s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:05.0  MEM: 3853.008M)
[06/03 23:42:45   1370s] Starting delay calculation for Setup views
[06/03 23:42:45   1370s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/03 23:42:45   1370s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[06/03 23:42:45   1370s] AAE DB initialization (MEM=3853.01 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/03 23:42:45   1370s] AAE_INFO: resetNetProps viewIdx 0 
[06/03 23:42:45   1370s] AAE_INFO: resetNetProps viewIdx 1 
[06/03 23:42:45   1370s] Starting SI iteration 1 using Infinite Timing Windows
[06/03 23:42:45   1371s] #################################################################################
[06/03 23:42:45   1371s] # Design Stage: PostRoute
[06/03 23:42:45   1371s] # Design Name: CHIP
[06/03 23:42:45   1371s] # Design Mode: 90nm
[06/03 23:42:45   1371s] # Analysis Mode: MMMC OCV 
[06/03 23:42:45   1371s] # Parasitics Mode: SPEF/RCDB 
[06/03 23:42:45   1371s] # Signoff Settings: SI On 
[06/03 23:42:45   1371s] #################################################################################
[06/03 23:42:45   1372s] Topological Sorting (REAL = 0:00:00.0, MEM = 3964.8M, InitMEM = 3964.8M)
[06/03 23:42:46   1372s] Setting infinite Tws ...
[06/03 23:42:46   1372s] First Iteration Infinite Tw... 
[06/03 23:42:46   1372s] Calculate early delays in OCV mode...
[06/03 23:42:46   1372s] Calculate late delays in OCV mode...
[06/03 23:42:46   1372s] Calculate early delays in OCV mode...
[06/03 23:42:46   1372s] Calculate late delays in OCV mode...
[06/03 23:42:46   1372s] Start delay calculation (fullDC) (8 T). (MEM=4004.87)
[06/03 23:42:46   1372s] 
[06/03 23:42:46   1372s] Trim Metal Layers:
[06/03 23:42:46   1372s] LayerId::1 widthSet size::4
[06/03 23:42:46   1372s] LayerId::2 widthSet size::4
[06/03 23:42:46   1372s] LayerId::3 widthSet size::4
[06/03 23:42:46   1372s] LayerId::4 widthSet size::4
[06/03 23:42:46   1372s] LayerId::5 widthSet size::4
[06/03 23:42:46   1372s] LayerId::6 widthSet size::2
[06/03 23:42:46   1372s] eee: pegSigSF::1.070000
[06/03 23:42:46   1372s] Initializing multi-corner capacitance tables ... 
[06/03 23:42:46   1372s] Initializing multi-corner resistance tables ...
[06/03 23:42:46   1373s] eee: l::1 avDens::0.118427 usedTrk::4435.558807 availTrk::37453.982399 sigTrk::4435.558807
[06/03 23:42:46   1373s] eee: l::2 avDens::0.119631 usedTrk::3630.922423 availTrk::30350.912853 sigTrk::3630.922423
[06/03 23:42:46   1373s] eee: l::3 avDens::0.102062 usedTrk::3368.519898 availTrk::33004.783872 sigTrk::3368.519898
[06/03 23:42:46   1373s] eee: l::4 avDens::0.089452 usedTrk::2767.238373 availTrk::30935.481421 sigTrk::2767.238373
[06/03 23:42:46   1373s] eee: l::5 avDens::0.119955 usedTrk::1474.430971 availTrk::12291.538335 sigTrk::1474.430971
[06/03 23:42:46   1373s] eee: l::6 avDens::0.271113 usedTrk::5.514464 availTrk::20.340115 sigTrk::5.514464
[06/03 23:42:46   1373s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248421 ; uaWl: 1.000000 ; uaWlH: 0.147281 ; aWlH: 0.000000 ; Pmax: 0.824400 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:42:46   1373s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[06/03 23:42:46   1373s] AAE_INFO: Cdb files are: 
[06/03 23:42:46   1373s]  	celtic/u18_ss.cdb
[06/03 23:42:46   1373s] 	celtic/u18_ff.cdb
[06/03 23:42:46   1373s]  
[06/03 23:42:46   1373s] Start AAE Lib Loading. (MEM=4016.66)
[06/03 23:42:48   1374s] End AAE Lib Loading. (MEM=4096.37 CPU=0:00:01.5 Real=0:00:02.0)
[06/03 23:42:48   1374s] End AAE Lib Interpolated Model. (MEM=4096.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:42:48   1374s] Opening parasitic data file '/tmp/innovus_temp_32177_cad16_r2945050_SMyx2F/CHIP_32177_m7J4uN.rcdb.d' for reading (mem: 4096.367M)
[06/03 23:42:48   1374s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4096.4M)
[06/03 23:42:48   1374s] AAE_INFO: 8 threads acquired from CTE.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:48   1375s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:42:48   1375s] Type 'man IMPESI-3086' for more detail.
[06/03 23:42:50   1385s] Total number of fetched objects 14210
[06/03 23:42:50   1385s] AAE_INFO-618: Total number of nets in the design is 14276,  99.9 percent of the nets selected for SI analysis
[06/03 23:42:50   1386s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[06/03 23:42:50   1386s] End delay calculation. (MEM=4571.69 CPU=0:00:10.7 REAL=0:00:02.0)
[06/03 23:42:51   1386s] End delay calculation (fullDC). (MEM=4412.3 CPU=0:00:13.6 REAL=0:00:05.0)
[06/03 23:42:51   1386s] *** CDM Built up (cpu=0:00:15.4  real=0:00:06.0  mem= 4412.3M) ***
[06/03 23:42:52   1388s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4412.3M)
[06/03 23:42:52   1388s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/03 23:42:52   1388s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4412.3M)
[06/03 23:42:52   1388s] Starting SI iteration 2
[06/03 23:42:52   1389s] Calculate early delays in OCV mode...
[06/03 23:42:52   1389s] Calculate late delays in OCV mode...
[06/03 23:42:52   1389s] Calculate early delays in OCV mode...
[06/03 23:42:52   1389s] Calculate late delays in OCV mode...
[06/03 23:42:52   1389s] Start delay calculation (fullDC) (8 T). (MEM=4255.56)
[06/03 23:42:52   1389s] End AAE Lib Interpolated Model. (MEM=4255.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:42:52   1390s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[06/03 23:42:52   1390s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14210. 
[06/03 23:42:52   1390s] Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Skipped = 0. 
[06/03 23:42:52   1390s] Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Analyzed = 58. 
[06/03 23:42:52   1390s] Total number of fetched objects 14210
[06/03 23:42:52   1390s] AAE_INFO-618: Total number of nets in the design is 14276,  0.4 percent of the nets selected for SI analysis
[06/03 23:42:52   1390s] End delay calculation. (MEM=4588.86 CPU=0:00:00.8 REAL=0:00:00.0)
[06/03 23:42:52   1390s] End delay calculation (fullDC). (MEM=4588.86 CPU=0:00:00.8 REAL=0:00:00.0)
[06/03 23:42:52   1390s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4588.9M) ***
[06/03 23:42:52   1391s] *** Done Building Timing Graph (cpu=0:00:20.5 real=0:00:07.0 totSessionCpu=0:23:11 mem=4586.9M)
[06/03 23:42:53   1391s] Effort level <high> specified for reg2reg path_group
[06/03 23:42:53   1392s] All LLGs are deleted
[06/03 23:42:53   1392s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4272.9M, EPOCH TIME: 1717429373.326330
[06/03 23:42:53   1392s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:4272.9M, EPOCH TIME: 1717429373.326984
[06/03 23:42:53   1392s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4273.9M, EPOCH TIME: 1717429373.332691
[06/03 23:42:53   1392s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4401.9M, EPOCH TIME: 1717429373.337583
[06/03 23:42:53   1392s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4401.9M, EPOCH TIME: 1717429373.352918
[06/03 23:42:53   1392s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.009, MEM:4434.9M, EPOCH TIME: 1717429373.361647
[06/03 23:42:53   1392s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4402.9M, EPOCH TIME: 1717429373.370518
[06/03 23:42:53   1392s] Process 1633 wires and vias for routing blockage analysis
[06/03 23:42:53   1392s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.008, MEM:4434.9M, EPOCH TIME: 1717429373.378092
[06/03 23:42:53   1392s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.043, MEM:4434.9M, EPOCH TIME: 1717429373.380483
[06/03 23:42:53   1392s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.055, MEM:4306.9M, EPOCH TIME: 1717429373.388166
[06/03 23:42:53   1392s] All LLGs are deleted
[06/03 23:42:53   1392s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4306.9M, EPOCH TIME: 1717429373.404738
[06/03 23:42:53   1392s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4306.9M, EPOCH TIME: 1717429373.405196
[06/03 23:42:57   1396s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.168  |  1.168  |  1.179  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |     15 (30)      |
|   max_fanout   |      0 (0)       |     0      |     46 (46)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:42:57   1396s] Density: 45.306%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[06/03 23:42:57   1396s] Total CPU time: 29.4 sec
[06/03 23:42:57   1396s] Total Real time: 17.0 sec
[06/03 23:42:57   1396s] Total Memory Usage: 4306.6875 Mbytes
[06/03 23:42:57   1396s] Info: pop threads available for lower-level modules during optimization.
[06/03 23:42:57   1396s] Reset AAE Options
[06/03 23:42:57   1396s] *** timeDesign #3 [finish] : cpu/real = 0:00:29.4/0:00:16.9 (1.7), totSession cpu/real = 0:23:16.2/0:19:44.0 (1.2), mem = 4306.7M
[06/03 23:42:57   1396s] 
[06/03 23:42:57   1396s] =============================================================================================
[06/03 23:42:57   1396s]  Final TAT Report for timeDesign #3                                             21.13-s100_1
[06/03 23:42:57   1396s] =============================================================================================
[06/03 23:42:57   1396s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:42:57   1396s] ---------------------------------------------------------------------------------------------
[06/03 23:42:57   1396s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:42:57   1396s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:04.3 /  0:00:04.1    0.9
[06/03 23:42:57   1396s] [ DrvReport              ]      1   0:00:03.2  (  18.7 % )     0:00:03.2 /  0:00:01.5    0.5
[06/03 23:42:57   1396s] [ ExtractRC              ]      1   0:00:04.4  (  25.8 % )     0:00:04.4 /  0:00:03.8    0.9
[06/03 23:42:57   1396s] [ TimingUpdate           ]      2   0:00:00.3  (   2.0 % )     0:00:07.9 /  0:00:21.6    2.7
[06/03 23:42:57   1396s] [ FullDelayCalc          ]      1   0:00:07.6  (  44.7 % )     0:00:07.6 /  0:00:19.5    2.6
[06/03 23:42:57   1396s] [ TimingReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.5    3.8
[06/03 23:42:57   1396s] [ GenerateReports        ]      1   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:00.7    1.0
[06/03 23:42:57   1396s] [ MISC                   ]          0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:01.1    2.1
[06/03 23:42:57   1396s] ---------------------------------------------------------------------------------------------
[06/03 23:42:57   1396s]  timeDesign #3 TOTAL                0:00:16.9  ( 100.0 % )     0:00:16.9 /  0:00:29.4    1.7
[06/03 23:42:57   1396s] ---------------------------------------------------------------------------------------------
[06/03 23:42:57   1396s] 
[06/03 23:43:18   1397s] <CMD> saveDesign DBS/Route
[06/03 23:43:18   1397s] The in-memory database contained RC information but was not saved. To save 
[06/03 23:43:18   1397s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/03 23:43:18   1397s] so it should only be saved when it is really desired.
[06/03 23:43:18   1398s] #% Begin save design ... (date=06/03 23:43:18, mem=2727.8M)
[06/03 23:43:18   1398s] % Begin Save ccopt configuration ... (date=06/03 23:43:18, mem=2727.8M)
[06/03 23:43:18   1398s] % End Save ccopt configuration ... (date=06/03 23:43:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=2728.1M, current mem=2728.1M)
[06/03 23:43:18   1398s] % Begin Save netlist data ... (date=06/03 23:43:18, mem=2728.2M)
[06/03 23:43:18   1398s] Writing Binary DB to DBS/Route.dat/vbin/CHIP.v.bin in multi-threaded mode...
[06/03 23:43:19   1398s] % End Save netlist data ... (date=06/03 23:43:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=2729.6M, current mem=2729.6M)
[06/03 23:43:19   1398s] Saving symbol-table file in separate thread ...
[06/03 23:43:19   1398s] Saving congestion map file in separate thread ...
[06/03 23:43:19   1398s] Saving congestion map file DBS/Route.dat/CHIP.route.congmap.gz ...
[06/03 23:43:19   1398s] % Begin Save AAE data ... (date=06/03 23:43:19, mem=2730.1M)
[06/03 23:43:19   1398s] Saving AAE Data ...
[06/03 23:43:19   1398s] % End Save AAE data ... (date=06/03 23:43:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=2730.1M, current mem=2730.1M)
[06/03 23:43:19   1398s] Saving preference file DBS/Route.dat/gui.pref.tcl ...
[06/03 23:43:19   1398s] Saving mode setting ...
[06/03 23:43:19   1398s] Saving global file ...
[06/03 23:43:20   1398s] Saving Drc markers ...
[06/03 23:43:20   1398s] ... No Drc file written since there is no markers found.
[06/03 23:43:20   1398s] Saving special route data file in separate thread ...
[06/03 23:43:20   1398s] Saving PG file in separate thread ...
[06/03 23:43:20   1398s] Saving placement file in separate thread ...
[06/03 23:43:20   1398s] Saving route file in separate thread ...
[06/03 23:43:20   1398s] Saving PG file DBS/Route.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Mon Jun  3 23:43:20 2024)
[06/03 23:43:20   1398s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/03 23:43:20   1398s] Saving property file DBS/Route.dat/CHIP.prop
[06/03 23:43:20   1399s] Save Adaptive View Pruning View Names to Binary file
[06/03 23:43:20   1399s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=4396.9M) ***
[06/03 23:43:20   1399s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4396.9M) ***
[06/03 23:43:20   1399s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:43:20   1399s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=4388.8M) ***
[06/03 23:43:20   1399s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:43:20   1399s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:43:20   1399s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=4372.8M) ***
[06/03 23:43:20   1399s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:43:20   1399s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:43:21   1399s] #Saving pin access data to file DBS/Route.dat/CHIP.apa ...
[06/03 23:43:21   1399s] #
[06/03 23:43:21   1399s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:43:21   1399s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/03 23:43:21   1399s] % Begin Save power constraints data ... (date=06/03 23:43:21, mem=2730.7M)
[06/03 23:43:21   1399s] % End Save power constraints data ... (date=06/03 23:43:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2730.7M, current mem=2730.7M)
[06/03 23:43:22   1400s] Generated self-contained design Route.dat
[06/03 23:43:22   1400s] #% End save design ... (date=06/03 23:43:22, total cpu=0:00:02.3, real=0:00:04.0, peak res=2769.2M, current mem=2728.3M)
[06/03 23:43:22   1400s] *** Message Summary: 0 warning(s), 0 error(s)
[06/03 23:43:22   1400s] 
[06/03 23:43:30   1400s] <CMD> getFillerMode -quiet
[06/03 23:43:44   1401s] <CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8C FILLER4C FILLER2C -prefix FILLER
[06/03 23:43:44   1401s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/03 23:43:44   1401s] Type 'man IMPSP-5217' for more detail.
[06/03 23:43:44   1401s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:4313.0M, EPOCH TIME: 1717429424.573130
[06/03 23:43:44   1401s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4313.0M, EPOCH TIME: 1717429424.574512
[06/03 23:43:44   1401s] z: 2, totalTracks: 1
[06/03 23:43:44   1401s] z: 4, totalTracks: 1
[06/03 23:43:44   1401s] z: 6, totalTracks: 1
[06/03 23:43:44   1401s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:43:44   1401s] All LLGs are deleted
[06/03 23:43:44   1401s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4313.0M, EPOCH TIME: 1717429424.600504
[06/03 23:43:44   1401s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:4313.0M, EPOCH TIME: 1717429424.601015
[06/03 23:43:44   1401s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4313.0M, EPOCH TIME: 1717429424.606727
[06/03 23:43:44   1401s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:4441.0M, EPOCH TIME: 1717429424.619741
[06/03 23:43:44   1401s] Core basic site is core_5040
[06/03 23:43:44   1402s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:4441.0M, EPOCH TIME: 1717429424.634721
[06/03 23:43:44   1402s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.160, REAL:0.031, MEM:4441.0M, EPOCH TIME: 1717429424.665969
[06/03 23:43:44   1402s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/03 23:43:44   1402s] SiteArray: use 1,105,920 bytes
[06/03 23:43:44   1402s] SiteArray: current memory after site array memory allocation 4441.0M
[06/03 23:43:44   1402s] SiteArray: FP blocked sites are writable
[06/03 23:43:44   1402s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:43:44   1402s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:4409.0M, EPOCH TIME: 1717429424.675153
[06/03 23:43:44   1402s] Process 183433 wires and vias for routing blockage analysis
[06/03 23:43:44   1402s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.150, REAL:0.029, MEM:4441.0M, EPOCH TIME: 1717429424.704279
[06/03 23:43:44   1402s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.360, REAL:0.087, MEM:4441.0M, EPOCH TIME: 1717429424.706757
[06/03 23:43:44   1402s] 
[06/03 23:43:44   1402s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:43:44   1402s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.370, REAL:0.108, MEM:4313.0M, EPOCH TIME: 1717429424.714641
[06/03 23:43:44   1402s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4313.0M, EPOCH TIME: 1717429424.714775
[06/03 23:43:44   1402s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.004, MEM:4313.0M, EPOCH TIME: 1717429424.718888
[06/03 23:43:44   1402s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4313.0MB).
[06/03 23:43:44   1402s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.410, REAL:0.147, MEM:4313.0M, EPOCH TIME: 1717429424.721953
[06/03 23:43:44   1402s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:4313.0M, EPOCH TIME: 1717429424.722057
[06/03 23:43:44   1402s]   Signal wire search tree: 182578 elements. (cpu=0:00:00.1, mem=0.0M)
[06/03 23:43:44   1402s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.100, REAL:0.093, MEM:4313.0M, EPOCH TIME: 1717429424.815344
[06/03 23:43:44   1402s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4409.0M, EPOCH TIME: 1717429424.867916
[06/03 23:43:44   1402s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4409.0M, EPOCH TIME: 1717429424.868112
[06/03 23:43:44   1402s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4409.0M, EPOCH TIME: 1717429424.868495
[06/03 23:43:44   1402s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4409.0M, EPOCH TIME: 1717429424.868784
[06/03 23:43:44   1402s] AddFiller init all instances time CPU:0.000, REAL:0.002
[06/03 23:43:46   1404s] AddFiller main function time CPU:1.974, REAL:1.341
[06/03 23:43:46   1404s] Filler instance commit time CPU:0.267, REAL:0.265
[06/03 23:43:46   1404s] *INFO: Adding fillers to top-module.
[06/03 23:43:46   1404s] *INFO:   Added 925 filler insts (cell FILLERCC / prefix FILLER).
[06/03 23:43:46   1404s] *INFO:   Added 418 filler insts (cell FILLERBC / prefix FILLER).
[06/03 23:43:46   1404s] *INFO:   Added 956 filler insts (cell FILLERAC / prefix FILLER).
[06/03 23:43:46   1404s] *INFO:   Added 1771 filler insts (cell FILLER8C / prefix FILLER).
[06/03 23:43:46   1404s] *INFO:   Added 1601 filler insts (cell FILLER4C / prefix FILLER).
[06/03 23:43:46   1404s] *INFO:   Added 3189 filler insts (cell FILLER2C / prefix FILLER).
[06/03 23:43:46   1404s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.990, REAL:1.345, MEM:4441.0M, EPOCH TIME: 1717429426.213583
[06/03 23:43:46   1404s] *INFO: Total 8860 filler insts added - prefix FILLER (CPU: 0:00:02.5).
[06/03 23:43:46   1404s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.990, REAL:1.345, MEM:4441.0M, EPOCH TIME: 1717429426.213812
[06/03 23:43:46   1404s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:4441.0M, EPOCH TIME: 1717429426.213934
[06/03 23:43:46   1404s] For 8860 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[06/03 23:43:46   1404s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.007, MEM:4441.0M, EPOCH TIME: 1717429426.220592
[06/03 23:43:46   1404s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:2.000, REAL:1.353, MEM:4441.0M, EPOCH TIME: 1717429426.220718
[06/03 23:43:46   1404s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:2.000, REAL:1.353, MEM:4441.0M, EPOCH TIME: 1717429426.220823
[06/03 23:43:46   1404s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 23:43:46   1404s] *INFO: Second pass addFiller without DRC checking.
[06/03 23:43:46   1404s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4441.0M, EPOCH TIME: 1717429426.221019
[06/03 23:43:46   1404s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4441.0M, EPOCH TIME: 1717429426.221164
[06/03 23:43:46   1404s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4441.0M, EPOCH TIME: 1717429426.221733
[06/03 23:43:46   1404s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4441.0M, EPOCH TIME: 1717429426.222018
[06/03 23:43:46   1404s] AddFiller init all instances time CPU:0.000, REAL:0.002
[06/03 23:43:46   1404s] AddFiller main function time CPU:0.185, REAL:0.167
[06/03 23:43:46   1404s] Filler instance commit time CPU:0.120, REAL:0.122
[06/03 23:43:46   1404s] *INFO: Adding fillers to top-module.
[06/03 23:43:46   1404s] *INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER_incr).
[06/03 23:43:46   1404s] *INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER_incr).
[06/03 23:43:46   1404s] *INFO:   Added 2 filler insts (cell FILLERAC / prefix FILLER_incr).
[06/03 23:43:46   1404s] *INFO:   Added 32 filler insts (cell FILLER8C / prefix FILLER_incr).
[06/03 23:43:46   1404s] *INFO:   Added 1527 filler insts (cell FILLER4C / prefix FILLER_incr).
[06/03 23:43:46   1404s] *INFO:   Added 3601 filler insts (cell FILLER2C / prefix FILLER_incr).
[06/03 23:43:46   1404s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.190, REAL:0.170, MEM:4441.0M, EPOCH TIME: 1717429426.392097
[06/03 23:43:46   1404s] *INFO: Total 5162 filler insts added - prefix FILLER_incr (CPU: 0:00:00.2).
[06/03 23:43:46   1404s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.190, REAL:0.171, MEM:4441.0M, EPOCH TIME: 1717429426.392323
[06/03 23:43:46   1404s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:4441.0M, EPOCH TIME: 1717429426.392446
[06/03 23:43:46   1404s] For 5162 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[06/03 23:43:46   1404s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.020, REAL:0.004, MEM:4441.0M, EPOCH TIME: 1717429426.396676
[06/03 23:43:46   1404s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.220, REAL:0.176, MEM:4441.0M, EPOCH TIME: 1717429426.396799
[06/03 23:43:46   1404s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.220, REAL:0.176, MEM:4441.0M, EPOCH TIME: 1717429426.396903
[06/03 23:43:46   1405s] Pre-route DRC Violation:	5162
[06/03 23:43:46   1405s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4442.0M, EPOCH TIME: 1717429426.804255
[06/03 23:43:46   1405s] All LLGs are deleted
[06/03 23:43:46   1405s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4314.0M, EPOCH TIME: 1717429426.824411
[06/03 23:43:46   1405s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.011, MEM:4314.0M, EPOCH TIME: 1717429426.835524
[06/03 23:43:46   1405s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.036, MEM:4314.0M, EPOCH TIME: 1717429426.840575
[06/03 23:43:46   1405s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:3.270, REAL:2.268, MEM:4314.0M, EPOCH TIME: 1717429426.840720
[06/03 23:44:16   1408s] <CMD> encMessage warning 0
[06/03 23:44:16   1408s] Suppress "**WARN ..." messages.
[06/03 23:44:16   1408s] <CMD> encMessage debug 0
[06/03 23:44:16   1408s] <CMD> is_common_ui_mode
[06/03 23:44:16   1408s] <CMD> restoreDesign /home/raid7_2/user12/r2945050/ICDLab/APR/DBS/Route.dat CHIP
[06/03 23:44:16   1408s] #% Begin load design ... (date=06/03 23:44:16, mem=2738.8M)
[06/03 23:44:16   1408s] 
[06/03 23:44:16   1408s] 
[06/03 23:44:16   1408s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[06/03 23:44:16   1408s] 
[06/03 23:44:16   1408s] 
[06/03 23:44:16   1408s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[06/03 23:44:16   1408s] 
[06/03 23:44:16   1408s]     while executing
[06/03 23:44:16   1408s] "error $catchMsg"
[06/03 23:44:16   1408s]     (procedure "restoreDesign" line 33)
[06/03 23:44:16   1408s] 
[06/03 23:44:16   1408s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[06/03 23:44:16   1408s] 
[06/03 23:44:20   1409s] <CMD> encMessage warning 1
[06/03 23:44:20   1409s] Un-suppress "**WARN ..." messages.
[06/03 23:44:20   1409s] <CMD> encMessage debug 0
[06/03 23:44:56   1411s] <CMD> setDrawView place
[06/03 23:44:59   1412s] <CMD> setDrawView place
[06/03 23:45:06   1412s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Jun  3 23:45:06 2024
  Total CPU time:     0:22:49
  Total real time:    0:22:02
  Peak memory (main): 2747.42MB

[06/03 23:45:06   1412s] 
[06/03 23:45:06   1412s] *** Memory Usage v#1 (Current mem = 4323.688M, initial mem = 395.363M) ***
[06/03 23:45:06   1412s] 
[06/03 23:45:06   1412s] *** Summary of all messages that are not suppressed in this session:
[06/03 23:45:06   1412s] Severity  ID               Count  Summary                                  
[06/03 23:45:06   1412s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[06/03 23:45:06   1412s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[06/03 23:45:06   1412s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/03 23:45:06   1412s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[06/03 23:45:06   1412s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/03 23:45:06   1412s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[06/03 23:45:06   1412s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[06/03 23:45:06   1412s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[06/03 23:45:06   1412s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/03 23:45:06   1412s] WARNING   IMPEXT-3530         11  The process node is not set. Use the com...
[06/03 23:45:06   1412s] ERROR     IMPSYT-6300          2  Failed to execute command '%s'. For more...
[06/03 23:45:06   1412s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[06/03 23:45:06   1412s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/03 23:45:06   1412s] WARNING   IMPESI-3086         45  The cell '%s' does not have characterize...
[06/03 23:45:06   1412s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[06/03 23:45:06   1412s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[06/03 23:45:06   1412s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[06/03 23:45:06   1412s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[06/03 23:45:06   1412s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/03 23:45:06   1412s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[06/03 23:45:06   1412s] WARNING   IMPOPT-6118          2  The following cells have a dont_touch pr...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. Cl...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[06/03 23:45:06   1412s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[06/03 23:45:06   1412s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[06/03 23:45:06   1412s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[06/03 23:45:06   1412s] ERROR     IMPIMEX-7031         1  %s more than once in the same Innovus se...
[06/03 23:45:06   1412s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[06/03 23:45:06   1412s] WARNING   TA-112              20  A timing loop was found in the design. T...
[06/03 23:45:06   1412s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[06/03 23:45:06   1412s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/03 23:45:06   1412s] ERROR     TCLCMD-290           2  Could not find technology library '%s'   
[06/03 23:45:06   1412s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[06/03 23:45:06   1412s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/03 23:45:06   1412s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[06/03 23:45:06   1412s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[06/03 23:45:06   1412s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[06/03 23:45:06   1412s] *** Message Summary: 1346 warning(s), 5 error(s)
[06/03 23:45:06   1412s] 
[06/03 23:45:06   1412s] --- Ending "Innovus" (totcpu=0:23:32, real=0:22:01, mem=4323.7M) ---
