# BCD_ADDER
BCD adder to generate the output in the form of BCD (Binary Coded Decimal)

RTL design : Verilog HDL

Validation and verification : SystemVerilog


# RTL design

![bcd_rtl](https://github.com/arpitpaul/BCD_ADDER/assets/111978808/6b355813-2e4e-4c40-9ebc-33c55965b555)


# Timing diagram verification and validation

![bcd_time](https://github.com/arpitpaul/BCD_ADDER/assets/111978808/30beb14c-664f-44c3-9ce2-7cb9e417845f)


# Scoreboard

![bcd_tcl](https://github.com/arpitpaul/BCD_ADDER/assets/111978808/74fd8d7d-50a3-4784-9b18-eb9ac899453d)
