// Seed: 1931156910
module module_0 ();
  logic [7:0] id_1;
  logic [7:0] id_2;
  assign id_2 = id_1;
  wire id_3;
  assign id_1[1] = 1;
  assign id_1 = id_1;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output tri id_2,
    input tri id_3,
    input wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input wire id_8,
    output tri id_9,
    input tri id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    output uwire id_14,
    output supply0 id_15,
    output supply1 id_16
    , id_37,
    input uwire id_17,
    output wor id_18,
    input tri id_19,
    output tri0 id_20,
    input tri id_21,
    output tri0 id_22,
    inout tri id_23,
    output wor id_24,
    input supply0 id_25,
    input tri id_26,
    input tri0 id_27,
    input wand id_28,
    input tri id_29,
    input wire id_30,
    output tri0 id_31,
    input supply0 id_32,
    output wire id_33,
    output wire id_34,
    input tri0 id_35
);
  wire id_38;
  xnor (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_17,
      id_19,
      id_21,
      id_23,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_32,
      id_35,
      id_37,
      id_38,
      id_4,
      id_6,
      id_7,
      id_8);
  module_0();
endmodule
