// Seed: 2516601858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_6;
  id_7(
      .id_0(id_2), .id_1(id_1)
  );
  supply1 id_8 = 1;
  generate
    assign id_3 = 1;
  endgenerate
  wire id_9;
  wor  id_10 = id_6 ^ 1 - 1;
  id_11(
      .id_0(id_9), .id_1(1)
  );
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output wire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output tri1 id_13,
    output wor id_14,
    output logic id_15,
    input tri0 id_16
    , id_21,
    input supply0 id_17,
    output supply1 id_18,
    input wand id_19
);
  reg id_22;
  always_comb begin
    id_15 <= 1;
    id_15 <= id_22;
  end
  wire id_23;
  module_0(
      id_21, id_23, id_21, id_21, id_21
  );
  always begin
    id_13 = id_10;
  end
  assign id_6 = id_10;
  wire id_24;
  assign id_21 = 1;
  wire id_25;
endmodule
