// Seed: 2953696029
module module_0 #(
    parameter id_4 = 32'd59
);
  wand id_1;
  ;
  assign id_1 = id_1;
  logic id_2;
  localparam id_3 = -1;
  wire _id_4;
  assign module_1.id_22 = 0;
  bit [-1 : id_4] id_5;
  parameter id_6 = id_3;
  wire id_7;
  assign id_5 = id_6[id_4 :-1] ? 1'h0 : id_1;
  assign id_1 = id_6;
  always @(posedge id_4 or {id_2,
    id_1++
  })
  begin : LABEL_0
    id_5 <= id_2;
  end
endmodule
module module_1 #(
    parameter id_27 = 32'd17
) (
    input wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wand id_3,
    input wor id_4,
    input supply1 id_5,
    input uwire id_6,
    output wor id_7,
    input wor id_8,
    output tri id_9,
    output tri1 id_10,
    input tri id_11,
    input tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    output tri0 id_15,
    input supply0 id_16,
    input wor id_17,
    input uwire id_18,
    input tri1 id_19,
    input tri id_20,
    input wand id_21,
    output wor id_22,
    input uwire id_23,
    output tri0 id_24,
    input tri0 id_25,
    input tri1 id_26,
    input tri0 _id_27,
    output uwire id_28
    , id_30
);
  assign {{id_13{1}}} = id_14 && id_14;
  supply1 id_31 = 1;
  module_0 modCall_1 ();
  and primCall (
      id_1,
      id_11,
      id_12,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_23,
      id_25,
      id_26,
      id_3,
      id_30,
      id_31,
      id_4,
      id_5,
      id_6,
      id_8
  );
  supply0 [-1 : id_27] id_32 = 1 * id_20 + -1;
endmodule
