// Seed: 350975865
`timescale 1ps / 1ps
module module_0 (
    input id_1,
    input id_2,
    output id_3,
    input logic id_4
    , id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output logic id_10
);
  logic id_11;
  assign id_8 = ~id_4;
  logic id_12;
  logic id_13;
  assign id_4[1'b0] = id_3;
  assign id_3 = id_2;
endmodule
