<stg><name>accelerator_controller_Pipeline_VITIS_LOOP_26_1</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %array_back1_bias_change = alloca i32 1

]]></Node>
<StgValue><ssdm name="array_back1_bias_change"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %array_back1_bias_change_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %w1_local_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %w1_local_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_6"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %w1_local = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %w1_local_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i16 0, i16 %w1_local_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i16 0, i16 %w1_local

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i16 0, i16 %w1_local_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i16 0, i16 %w1_local_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i16 0, i16 %array_back1_bias_change_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i16 0, i16 %array_back1_bias_change

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:15 %store_ln26 = store i2 0, i2 %n

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %VITIS_LOOP_28_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2:0 %n_1 = load i2 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_28_2:1 %icmp_ln26 = icmp_eq  i2 %n_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_28_2:2 %add_ln26 = add i2 %n_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_28_2:3 %br_ln26 = br i1 %icmp_ln26, void %VITIS_LOOP_28_2.split, void %for.end42.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:6 %trunc_ln26 = trunc i2 %n_1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:7 %zext_ln26 = zext i2 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:8 %shl_ln29 = shl i2 %n_1, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:9 %zext_ln29 = zext i2 %shl_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.split:10 %w1_addr = getelementptr i16 %w1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="w1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_28_2.split:11 %tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln26, i1 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:12 %zext_ln29_1 = zext i2 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.split:13 %w1_addr_1 = getelementptr i16 %w1, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="w1_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.split:17 %bias_1_addr = getelementptr i16 %bias_1, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="bias_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1">
<![CDATA[
VITIS_LOOP_28_2.split:18 %bias_1_local = load i1 %bias_1_addr

]]></Node>
<StgValue><ssdm name="bias_1_local"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:19 %icmp_ln27 = icmp_eq  i2 %n_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:20 %w1_load = load i2 %w1_addr

]]></Node>
<StgValue><ssdm name="w1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:21 %w1_load_1 = load i2 %w1_addr_1

]]></Node>
<StgValue><ssdm name="w1_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:34 %store_ln26 = store i2 %add_ln26, i2 %n

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end42.exitStub:0 %array_back1_bias_change_load = load i16 %array_back1_bias_change

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end42.exitStub:1 %array_back1_bias_change_1_load = load i16 %array_back1_bias_change_1

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_1_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end42.exitStub:2 %w1_local_5_load = load i16 %w1_local_5

]]></Node>
<StgValue><ssdm name="w1_local_5_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end42.exitStub:3 %w1_local_6_load = load i16 %w1_local_6

]]></Node>
<StgValue><ssdm name="w1_local_6_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end42.exitStub:4 %w1_local_load = load i16 %w1_local

]]></Node>
<StgValue><ssdm name="w1_local_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end42.exitStub:5 %w1_local_4_load = load i16 %w1_local_4

]]></Node>
<StgValue><ssdm name="w1_local_4_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end42.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_4_out, i16 %w1_local_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end42.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_out, i16 %w1_local_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end42.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_6_out, i16 %w1_local_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end42.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_5_out, i16 %w1_local_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end42.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_1_out, i16 %array_back1_bias_change_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end42.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_out, i16 %array_back1_bias_change_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
for.end42.exitStub:12 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:0 %array_back1_bias_change_load_1 = load i16 %array_back1_bias_change

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:1 %array_back1_bias_change_1_load_1 = load i16 %array_back1_bias_change_1

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_1_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:2 %w1_local_5_load_1 = load i16 %w1_local_5

]]></Node>
<StgValue><ssdm name="w1_local_5_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:3 %w1_local_6_load_1 = load i16 %w1_local_6

]]></Node>
<StgValue><ssdm name="w1_local_6_load_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:4 %w1_local_load_1 = load i16 %w1_local

]]></Node>
<StgValue><ssdm name="w1_local_load_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:5 %w1_local_4_load_1 = load i16 %w1_local_4

]]></Node>
<StgValue><ssdm name="w1_local_4_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:14 %specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_28_2.split:15 %speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln26"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:16 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1">
<![CDATA[
VITIS_LOOP_28_2.split:18 %bias_1_local = load i1 %bias_1_addr

]]></Node>
<StgValue><ssdm name="bias_1_local"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:20 %w1_load = load i2 %w1_addr

]]></Node>
<StgValue><ssdm name="w1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="2">
<![CDATA[
VITIS_LOOP_28_2.split:21 %w1_load_1 = load i2 %w1_addr_1

]]></Node>
<StgValue><ssdm name="w1_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_28_2.split:22 %select_ln27 = select i1 %icmp_ln27, i16 %w1_load_1, i16 %w1_local_4_load_1

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_28_2.split:23 %select_ln27_1 = select i1 %icmp_ln27, i16 %w1_load, i16 %w1_local_load_1

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_28_2.split:24 %select_ln27_2 = select i1 %icmp_ln27, i16 %w1_local_6_load_1, i16 %w1_load_1

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_28_2.split:25 %select_ln27_3 = select i1 %icmp_ln27, i16 %w1_local_5_load_1, i16 %w1_load

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_28_2.split:26 %select_ln27_4 = select i1 %icmp_ln27, i16 %array_back1_bias_change_1_load_1, i16 %bias_1_local

]]></Node>
<StgValue><ssdm name="select_ln27_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_28_2.split:27 %select_ln27_5 = select i1 %icmp_ln27, i16 %bias_1_local, i16 %array_back1_bias_change_load_1

]]></Node>
<StgValue><ssdm name="select_ln27_5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:28 %store_ln27 = store i16 %select_ln27, i16 %w1_local_4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:29 %store_ln27 = store i16 %select_ln27_1, i16 %w1_local

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:30 %store_ln27 = store i16 %select_ln27_2, i16 %w1_local_6

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:31 %store_ln27 = store i16 %select_ln27_3, i16 %w1_local_5

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:32 %store_ln27 = store i16 %select_ln27_4, i16 %array_back1_bias_change_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:33 %store_ln27 = store i16 %select_ln27_5, i16 %array_back1_bias_change

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_28_2.split:35 %br_ln26 = br void %VITIS_LOOP_28_2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="w1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="bias_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="w1_local_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="w1_local_4_out"/></StgValue>
</port>
<port id="90" name="w1_local_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="w1_local_out"/></StgValue>
</port>
<port id="91" name="w1_local_6_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="w1_local_6_out"/></StgValue>
</port>
<port id="92" name="w1_local_5_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="w1_local_5_out"/></StgValue>
</port>
<port id="93" name="array_back1_bias_change_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="array_back1_bias_change_1_out"/></StgValue>
</port>
<port id="94" name="array_back1_bias_change_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="array_back1_bias_change_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="96" from="StgValue_95" to="n" fromId="95" toId="5">
</dataflow>
<dataflow id="97" from="StgValue_95" to="array_back1_bias_change" fromId="95" toId="6">
</dataflow>
<dataflow id="98" from="StgValue_95" to="array_back1_bias_change_1" fromId="95" toId="7">
</dataflow>
<dataflow id="99" from="StgValue_95" to="w1_local_5" fromId="95" toId="8">
</dataflow>
<dataflow id="100" from="StgValue_95" to="w1_local_6" fromId="95" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_95" to="w1_local" fromId="95" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_95" to="w1_local_4" fromId="95" toId="11">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="105" from="bias_1" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="107" from="empty" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="12">
</dataflow>
<dataflow id="126" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="127" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="129" from="w1" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="130" from="empty" to="specinterface_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="141" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="142" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="145" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="13">
</dataflow>
<dataflow id="146" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="147" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="149" from="StgValue_148" to="store_ln0" fromId="148" toId="14">
</dataflow>
<dataflow id="150" from="w1_local_4" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="151" from="StgValue_148" to="store_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="152" from="w1_local" to="store_ln0" fromId="10" toId="15">
</dataflow>
<dataflow id="153" from="StgValue_148" to="store_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="154" from="w1_local_6" to="store_ln0" fromId="9" toId="16">
</dataflow>
<dataflow id="155" from="StgValue_148" to="store_ln0" fromId="148" toId="17">
</dataflow>
<dataflow id="156" from="w1_local_5" to="store_ln0" fromId="8" toId="17">
</dataflow>
<dataflow id="157" from="StgValue_148" to="store_ln0" fromId="148" toId="18">
</dataflow>
<dataflow id="158" from="array_back1_bias_change_1" to="store_ln0" fromId="7" toId="18">
</dataflow>
<dataflow id="159" from="StgValue_148" to="store_ln0" fromId="148" toId="19">
</dataflow>
<dataflow id="160" from="array_back1_bias_change" to="store_ln0" fromId="6" toId="19">
</dataflow>
<dataflow id="162" from="StgValue_161" to="store_ln26" fromId="161" toId="20">
</dataflow>
<dataflow id="163" from="n" to="store_ln26" fromId="5" toId="20">
</dataflow>
<dataflow id="164" from="n" to="n_1" fromId="5" toId="22">
</dataflow>
<dataflow id="165" from="n_1" to="icmp_ln26" fromId="22" toId="23">
</dataflow>
<dataflow id="167" from="StgValue_166" to="icmp_ln26" fromId="166" toId="23">
</dataflow>
<dataflow id="168" from="n_1" to="add_ln26" fromId="22" toId="24">
</dataflow>
<dataflow id="170" from="StgValue_169" to="add_ln26" fromId="169" toId="24">
</dataflow>
<dataflow id="171" from="icmp_ln26" to="br_ln26" fromId="23" toId="25">
</dataflow>
<dataflow id="172" from="n_1" to="trunc_ln26" fromId="22" toId="26">
</dataflow>
<dataflow id="173" from="n_1" to="zext_ln26" fromId="22" toId="27">
</dataflow>
<dataflow id="174" from="n_1" to="shl_ln29" fromId="22" toId="28">
</dataflow>
<dataflow id="175" from="StgValue_169" to="shl_ln29" fromId="169" toId="28">
</dataflow>
<dataflow id="176" from="shl_ln29" to="zext_ln29" fromId="28" toId="29">
</dataflow>
<dataflow id="177" from="w1" to="w1_addr" fromId="87" toId="30">
</dataflow>
<dataflow id="179" from="StgValue_178" to="w1_addr" fromId="178" toId="30">
</dataflow>
<dataflow id="180" from="zext_ln29" to="w1_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="182" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="tmp_1" fromId="181" toId="31">
</dataflow>
<dataflow id="183" from="trunc_ln26" to="tmp_1" fromId="26" toId="31">
</dataflow>
<dataflow id="185" from="StgValue_184" to="tmp_1" fromId="184" toId="31">
</dataflow>
<dataflow id="186" from="tmp_1" to="zext_ln29_1" fromId="31" toId="32">
</dataflow>
<dataflow id="187" from="w1" to="w1_addr_1" fromId="87" toId="33">
</dataflow>
<dataflow id="188" from="StgValue_178" to="w1_addr_1" fromId="178" toId="33">
</dataflow>
<dataflow id="189" from="zext_ln29_1" to="w1_addr_1" fromId="32" toId="33">
</dataflow>
<dataflow id="190" from="bias_1" to="bias_1_addr" fromId="88" toId="34">
</dataflow>
<dataflow id="191" from="StgValue_178" to="bias_1_addr" fromId="178" toId="34">
</dataflow>
<dataflow id="192" from="zext_ln26" to="bias_1_addr" fromId="27" toId="34">
</dataflow>
<dataflow id="193" from="bias_1_addr" to="bias_1_local" fromId="34" toId="35">
</dataflow>
<dataflow id="194" from="n_1" to="icmp_ln27" fromId="22" toId="36">
</dataflow>
<dataflow id="195" from="StgValue_161" to="icmp_ln27" fromId="161" toId="36">
</dataflow>
<dataflow id="196" from="w1_addr" to="w1_load" fromId="30" toId="37">
</dataflow>
<dataflow id="197" from="w1_addr_1" to="w1_load_1" fromId="33" toId="38">
</dataflow>
<dataflow id="198" from="add_ln26" to="store_ln26" fromId="24" toId="39">
</dataflow>
<dataflow id="199" from="n" to="store_ln26" fromId="5" toId="39">
</dataflow>
<dataflow id="200" from="array_back1_bias_change" to="array_back1_bias_change_load_1" fromId="6" toId="40">
</dataflow>
<dataflow id="201" from="array_back1_bias_change_1" to="array_back1_bias_change_1_load_1" fromId="7" toId="41">
</dataflow>
<dataflow id="202" from="w1_local_5" to="w1_local_5_load_1" fromId="8" toId="42">
</dataflow>
<dataflow id="203" from="w1_local_6" to="w1_local_6_load_1" fromId="9" toId="43">
</dataflow>
<dataflow id="204" from="w1_local" to="w1_local_load_1" fromId="10" toId="44">
</dataflow>
<dataflow id="205" from="w1_local_4" to="w1_local_4_load_1" fromId="11" toId="45">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecPipeline" to="specpipeline_ln26" fromId="206" toId="46">
</dataflow>
<dataflow id="208" from="StgValue_113" to="specpipeline_ln26" fromId="113" toId="46">
</dataflow>
<dataflow id="209" from="StgValue_108" to="specpipeline_ln26" fromId="108" toId="46">
</dataflow>
<dataflow id="210" from="StgValue_108" to="specpipeline_ln26" fromId="108" toId="46">
</dataflow>
<dataflow id="211" from="StgValue_108" to="specpipeline_ln26" fromId="108" toId="46">
</dataflow>
<dataflow id="212" from="empty_0" to="specpipeline_ln26" fromId="111" toId="46">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln26" fromId="213" toId="47">
</dataflow>
<dataflow id="216" from="StgValue_215" to="speclooptripcount_ln26" fromId="215" toId="47">
</dataflow>
<dataflow id="217" from="StgValue_215" to="speclooptripcount_ln26" fromId="215" toId="47">
</dataflow>
<dataflow id="218" from="StgValue_215" to="speclooptripcount_ln26" fromId="215" toId="47">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="219" toId="48">
</dataflow>
<dataflow id="222" from="empty_10" to="specloopname_ln26" fromId="221" toId="48">
</dataflow>
<dataflow id="223" from="bias_1_addr" to="bias_1_local" fromId="34" toId="49">
</dataflow>
<dataflow id="224" from="w1_addr" to="w1_load" fromId="30" toId="50">
</dataflow>
<dataflow id="225" from="w1_addr_1" to="w1_load_1" fromId="33" toId="51">
</dataflow>
<dataflow id="226" from="icmp_ln27" to="select_ln27" fromId="36" toId="52">
</dataflow>
<dataflow id="227" from="w1_load_1" to="select_ln27" fromId="51" toId="52">
</dataflow>
<dataflow id="228" from="w1_local_4_load_1" to="select_ln27" fromId="45" toId="52">
</dataflow>
<dataflow id="229" from="icmp_ln27" to="select_ln27_1" fromId="36" toId="53">
</dataflow>
<dataflow id="230" from="w1_load" to="select_ln27_1" fromId="50" toId="53">
</dataflow>
<dataflow id="231" from="w1_local_load_1" to="select_ln27_1" fromId="44" toId="53">
</dataflow>
<dataflow id="232" from="icmp_ln27" to="select_ln27_2" fromId="36" toId="54">
</dataflow>
<dataflow id="233" from="w1_local_6_load_1" to="select_ln27_2" fromId="43" toId="54">
</dataflow>
<dataflow id="234" from="w1_load_1" to="select_ln27_2" fromId="51" toId="54">
</dataflow>
<dataflow id="235" from="icmp_ln27" to="select_ln27_3" fromId="36" toId="55">
</dataflow>
<dataflow id="236" from="w1_local_5_load_1" to="select_ln27_3" fromId="42" toId="55">
</dataflow>
<dataflow id="237" from="w1_load" to="select_ln27_3" fromId="50" toId="55">
</dataflow>
<dataflow id="238" from="icmp_ln27" to="select_ln27_4" fromId="36" toId="56">
</dataflow>
<dataflow id="239" from="array_back1_bias_change_1_load_1" to="select_ln27_4" fromId="41" toId="56">
</dataflow>
<dataflow id="240" from="bias_1_local" to="select_ln27_4" fromId="49" toId="56">
</dataflow>
<dataflow id="241" from="icmp_ln27" to="select_ln27_5" fromId="36" toId="57">
</dataflow>
<dataflow id="242" from="bias_1_local" to="select_ln27_5" fromId="49" toId="57">
</dataflow>
<dataflow id="243" from="array_back1_bias_change_load_1" to="select_ln27_5" fromId="40" toId="57">
</dataflow>
<dataflow id="244" from="select_ln27" to="store_ln27" fromId="52" toId="58">
</dataflow>
<dataflow id="245" from="w1_local_4" to="store_ln27" fromId="11" toId="58">
</dataflow>
<dataflow id="246" from="select_ln27_1" to="store_ln27" fromId="53" toId="59">
</dataflow>
<dataflow id="247" from="w1_local" to="store_ln27" fromId="10" toId="59">
</dataflow>
<dataflow id="248" from="select_ln27_2" to="store_ln27" fromId="54" toId="60">
</dataflow>
<dataflow id="249" from="w1_local_6" to="store_ln27" fromId="9" toId="60">
</dataflow>
<dataflow id="250" from="select_ln27_3" to="store_ln27" fromId="55" toId="61">
</dataflow>
<dataflow id="251" from="w1_local_5" to="store_ln27" fromId="8" toId="61">
</dataflow>
<dataflow id="252" from="select_ln27_4" to="store_ln27" fromId="56" toId="62">
</dataflow>
<dataflow id="253" from="array_back1_bias_change_1" to="store_ln27" fromId="7" toId="62">
</dataflow>
<dataflow id="254" from="select_ln27_5" to="store_ln27" fromId="57" toId="63">
</dataflow>
<dataflow id="255" from="array_back1_bias_change" to="store_ln27" fromId="6" toId="63">
</dataflow>
<dataflow id="256" from="array_back1_bias_change" to="array_back1_bias_change_load" fromId="6" toId="65">
</dataflow>
<dataflow id="257" from="array_back1_bias_change_1" to="array_back1_bias_change_1_load" fromId="7" toId="66">
</dataflow>
<dataflow id="258" from="w1_local_5" to="w1_local_5_load" fromId="8" toId="67">
</dataflow>
<dataflow id="259" from="w1_local_6" to="w1_local_6_load" fromId="9" toId="68">
</dataflow>
<dataflow id="260" from="w1_local" to="w1_local_load" fromId="10" toId="69">
</dataflow>
<dataflow id="261" from="w1_local_4" to="w1_local_4_load" fromId="11" toId="70">
</dataflow>
<dataflow id="263" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="262" toId="71">
</dataflow>
<dataflow id="264" from="w1_local_4_out" to="write_ln0" fromId="89" toId="71">
</dataflow>
<dataflow id="265" from="w1_local_4_load" to="write_ln0" fromId="70" toId="71">
</dataflow>
<dataflow id="266" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="262" toId="72">
</dataflow>
<dataflow id="267" from="w1_local_out" to="write_ln0" fromId="90" toId="72">
</dataflow>
<dataflow id="268" from="w1_local_load" to="write_ln0" fromId="69" toId="72">
</dataflow>
<dataflow id="269" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="262" toId="73">
</dataflow>
<dataflow id="270" from="w1_local_6_out" to="write_ln0" fromId="91" toId="73">
</dataflow>
<dataflow id="271" from="w1_local_6_load" to="write_ln0" fromId="68" toId="73">
</dataflow>
<dataflow id="272" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="262" toId="74">
</dataflow>
<dataflow id="273" from="w1_local_5_out" to="write_ln0" fromId="92" toId="74">
</dataflow>
<dataflow id="274" from="w1_local_5_load" to="write_ln0" fromId="67" toId="74">
</dataflow>
<dataflow id="275" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="262" toId="75">
</dataflow>
<dataflow id="276" from="array_back1_bias_change_1_out" to="write_ln0" fromId="93" toId="75">
</dataflow>
<dataflow id="277" from="array_back1_bias_change_1_load" to="write_ln0" fromId="66" toId="75">
</dataflow>
<dataflow id="278" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="262" toId="76">
</dataflow>
<dataflow id="279" from="array_back1_bias_change_out" to="write_ln0" fromId="94" toId="76">
</dataflow>
<dataflow id="280" from="array_back1_bias_change_load" to="write_ln0" fromId="65" toId="76">
</dataflow>
<dataflow id="281" from="icmp_ln26" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="282" from="icmp_ln27" to="StgValue_3" fromId="36" toId="3">
</dataflow>
</dataflows>


</stg>
