Timing Analyzer report for rgb_display
Sat May 25 22:06:18 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; rgb_display                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 136.02 MHz ; 136.02 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 192.648 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.429 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.858  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 99.715 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+---------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 192.648 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 7.273      ;
; 192.651 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 7.270      ;
; 192.700 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 7.221      ;
; 192.818 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 7.103      ;
; 192.820 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 7.101      ;
; 192.878 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 7.043      ;
; 192.916 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 7.005      ;
; 192.918 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 7.003      ;
; 192.976 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.945      ;
; 192.993 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.928      ;
; 192.995 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.926      ;
; 193.053 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.868      ;
; 193.214 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.707      ;
; 193.216 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.705      ;
; 193.239 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.682      ;
; 193.241 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.680      ;
; 193.274 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.647      ;
; 193.277 ; spi_tx:spi_interface|state.ST_SEND_PIXELS             ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 6.642      ;
; 193.299 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.622      ;
; 193.361 ; fifo:sync_fifo|d_reg[1]                               ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.424     ; 6.216      ;
; 193.369 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.552      ;
; 193.371 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.550      ;
; 193.376 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.545      ;
; 193.378 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.543      ;
; 193.406 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.515      ;
; 193.408 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.513      ;
; 193.429 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.492      ;
; 193.436 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.485      ;
; 193.466 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.455      ;
; 193.512 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.409      ;
; 193.514 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.407      ;
; 193.516 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.405      ;
; 193.518 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.403      ;
; 193.572 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.349      ;
; 193.576 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.345      ;
; 193.604 ; fifo:sync_fifo|d_reg[0]                               ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.424     ; 5.973      ;
; 193.681 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.240      ;
; 193.684 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.237      ;
; 193.714 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 6.233      ;
; 193.733 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.188      ;
; 193.739 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.182      ;
; 193.825 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.089     ; 6.087      ;
; 193.828 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.089     ; 6.084      ;
; 193.874 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.047      ;
; 193.877 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.089     ; 6.035      ;
; 193.905 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.016      ;
; 193.907 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.014      ;
; 193.965 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.956      ;
; 193.972 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.949      ;
; 194.030 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 5.902      ;
; 194.030 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 5.902      ;
; 194.030 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 5.902      ;
; 194.030 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 5.902      ;
; 194.030 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 5.902      ;
; 194.030 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 5.902      ;
; 194.049 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.872      ;
; 194.107 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.814      ;
; 194.107 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.812      ;
; 194.126 ; spi_tx:spi_interface|state.ST_SLEEP_OUT_CMD           ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.051     ; 5.824      ;
; 194.182 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.717      ;
; 194.184 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.715      ;
; 194.185 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.714      ;
; 194.187 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.712      ;
; 194.195 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.051     ; 5.755      ;
; 194.234 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.665      ;
; 194.236 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.663      ;
; 194.247 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD          ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.051     ; 5.703      ;
; 194.248 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD        ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.051     ; 5.702      ;
; 194.262 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.659      ;
; 194.270 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.651      ;
; 194.295 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.626      ;
; 194.329 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.590      ;
; 194.333 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.566      ;
; 194.336 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.563      ;
; 194.341 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.578      ;
; 194.341 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.578      ;
; 194.341 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.578      ;
; 194.341 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.578      ;
; 194.341 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.578      ;
; 194.341 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.578      ;
; 194.353 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.566      ;
; 194.353 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.566      ;
; 194.353 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.566      ;
; 194.353 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.566      ;
; 194.353 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.566      ;
; 194.353 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 5.566      ;
; 194.360 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.561      ;
; 194.385 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.514      ;
; 194.407 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.492      ;
; 194.410 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.102     ; 5.489      ;
; 194.425 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.496      ;
; 194.429 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[14]                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 5.491      ;
; 194.429 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[9]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 5.491      ;
; 194.429 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[0]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 5.491      ;
; 194.429 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[1]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 5.491      ;
; 194.429 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[2]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 5.491      ;
; 194.429 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[3]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 5.491      ;
; 194.429 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[4]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 5.491      ;
; 194.429 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[5]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 5.491      ;
; 194.429 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[6]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 5.491      ;
+---------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.429 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.171      ;
; 0.441 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.174      ;
; 0.449 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.182      ;
; 0.452 ; spi_tx:spi_interface|mosi_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[7]                    ; uart_rx:uart_interface|data_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[8]                    ; uart_rx:uart_interface|data_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[4]                    ; uart_rx:uart_interface|data_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[1]                    ; uart_rx:uart_interface|data_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[3]                    ; uart_rx:uart_interface|data_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[5]                    ; uart_rx:uart_interface|data_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[2]                    ; uart_rx:uart_interface|data_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi_tx:spi_interface|index_reg[2]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|index_reg[3]                   ; uart_rx:uart_interface|index_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|index_reg[1]                   ; uart_rx:uart_interface|index_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|index_reg[2]                   ; uart_rx:uart_interface|index_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|index_reg[0]                   ; uart_rx:uart_interface|index_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|bsel_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_5MS                     ; spi_tx:spi_interface|state.ST_5MS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|state.ST_DISP_ON_CMD                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_120MS                   ; spi_tx:spi_interface|state.ST_120MS                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_TFT_RST                 ; spi_tx:spi_interface|state.ST_TFT_RST                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.460 ; encoder:colour_encoder|colour_reg[1]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.195      ;
; 0.464 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck1_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.478 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.211      ;
; 0.482 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.211      ;
; 0.484 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.213      ;
; 0.489 ; encoder:colour_encoder|colour_reg[0]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.224      ;
; 0.492 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; uart_rx:uart_interface|data_reg[7]                    ; encoder:colour_encoder|ascii_reg[6]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; uart_rx:uart_interface|data_reg[4]                    ; encoder:colour_encoder|ascii_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.510 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.239      ;
; 0.510 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.514 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.243      ;
; 0.524 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.529 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.258      ;
; 0.544 ; spi_tx:spi_interface|state.ST_TRIGGER                 ; spi_tx:spi_interface|state.ST_READY                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.836      ;
; 0.657 ; spi_tx:spi_interface|state.ST_DONE                    ; spi_tx:spi_interface|state.ST_TRIGGER                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.949      ;
; 0.668 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_DONE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.691 ; uart_rx:uart_interface|data_reg[2]                    ; encoder:colour_encoder|ascii_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.985      ;
; 0.697 ; uart_rx:uart_interface|data_reg[5]                    ; encoder:colour_encoder|ascii_reg[4]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; uart_rx:uart_interface|data_reg[8]                    ; encoder:colour_encoder|ascii_reg[7]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; uart_rx:uart_interface|data_reg[3]                    ; encoder:colour_encoder|ascii_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; uart_rx:uart_interface|data_reg[1]                    ; encoder:colour_encoder|ascii_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.707 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[14]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck2_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.001      ;
; 0.740 ; encoder:colour_encoder|done_reg                       ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.743 ; spi_tx:spi_interface|cnt3_reg[1]                      ; spi_tx:spi_interface|cnt3_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; spi_tx:spi_interface|cnt3_reg[3]                      ; spi_tx:spi_interface|cnt3_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|sck3_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; spi_tx:spi_interface|cnt3_reg[2]                      ; spi_tx:spi_interface|cnt3_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; encoder:colour_encoder|ascii_reg[0]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|cnt1_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; uart_rx:uart_interface|clks_reg[5]                    ; uart_rx:uart_interface|clks_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; uart_rx:uart_interface|clks_reg[3]                    ; uart_rx:uart_interface|clks_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|cnt1_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|cnt1_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|cnt1_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.749 ; uart_rx:uart_interface|clks_reg[4]                    ; uart_rx:uart_interface|clks_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.752 ; spi_tx:spi_interface|cnt2_reg[1]                      ; spi_tx:spi_interface|cnt2_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; spi_tx:spi_interface|cnt2_reg[3]                      ; spi_tx:spi_interface|cnt2_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; uart_rx:uart_interface|clks_reg[1]                    ; uart_rx:uart_interface|clks_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; uart_rx:uart_interface|clks_reg[7]                    ; uart_rx:uart_interface|clks_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.755 ; spi_tx:spi_interface|cnt2_reg[5]                      ; spi_tx:spi_interface|cnt2_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; spi_tx:spi_interface|cnt2_reg[4]                      ; spi_tx:spi_interface|cnt2_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; spi_tx:spi_interface|cnt2_reg[2]                      ; spi_tx:spi_interface|cnt2_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; spi_tx:spi_interface|cnt2_reg[6]                      ; spi_tx:spi_interface|cnt2_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
; 0.761 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; spi_tx:spi_interface|cnt3_reg[5]                      ; spi_tx:spi_interface|cnt3_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; spi_tx:spi_interface|cnt3_reg[13]                     ; spi_tx:spi_interface|cnt3_reg[13]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|cnt1_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|cnt1_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|cnt1_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[9]                      ; spi_tx:spi_interface|cnt3_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[6]                      ; spi_tx:spi_interface|cnt3_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[7]                      ; spi_tx:spi_interface|cnt3_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; spi_tx:spi_interface|cnt3_reg[4]                      ; spi_tx:spi_interface|cnt3_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|cnt1_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; spi_tx:spi_interface|cnt3_reg[8]                      ; spi_tx:spi_interface|cnt3_reg[8]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; spi_tx:spi_interface|cnt3_reg[10]                     ; spi_tx:spi_interface|cnt3_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 146.2 MHz ; 146.2 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 193.160 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.855  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 99.716 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+---------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 193.160 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.770      ;
; 193.163 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.767      ;
; 193.215 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.715      ;
; 193.215 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.715      ;
; 193.218 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.712      ;
; 193.270 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.660      ;
; 193.394 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.536      ;
; 193.397 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.533      ;
; 193.449 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.481      ;
; 193.464 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.466      ;
; 193.467 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.463      ;
; 193.519 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.411      ;
; 193.586 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.344      ;
; 193.589 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.341      ;
; 193.597 ; spi_tx:spi_interface|state.ST_SEND_PIXELS             ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 6.331      ;
; 193.625 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.305      ;
; 193.628 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.302      ;
; 193.641 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.289      ;
; 193.680 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.250      ;
; 193.712 ; fifo:sync_fifo|d_reg[1]                               ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.376     ; 5.914      ;
; 193.767 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.163      ;
; 193.770 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.160      ;
; 193.777 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.153      ;
; 193.780 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.150      ;
; 193.782 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.148      ;
; 193.785 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.145      ;
; 193.822 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.108      ;
; 193.832 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.098      ;
; 193.837 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.093      ;
; 193.864 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.066      ;
; 193.867 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.063      ;
; 193.899 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.031      ;
; 193.902 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.028      ;
; 193.919 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.011      ;
; 193.934 ; fifo:sync_fifo|d_reg[0]                               ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.376     ; 5.692      ;
; 193.954 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.976      ;
; 194.022 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 5.933      ;
; 194.064 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.866      ;
; 194.067 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.863      ;
; 194.119 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.811      ;
; 194.163 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.767      ;
; 194.202 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.720      ;
; 194.205 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.717      ;
; 194.218 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.712      ;
; 194.254 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 5.668      ;
; 194.310 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.620      ;
; 194.313 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.617      ;
; 194.365 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.565      ;
; 194.390 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 5.538      ;
; 194.394 ; spi_tx:spi_interface|state.ST_SLEEP_OUT_CMD           ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 5.564      ;
; 194.397 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.533      ;
; 194.413 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 5.529      ;
; 194.413 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 5.529      ;
; 194.413 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 5.529      ;
; 194.413 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 5.529      ;
; 194.413 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 5.529      ;
; 194.413 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 5.529      ;
; 194.467 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.463      ;
; 194.493 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 5.465      ;
; 194.521 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.409      ;
; 194.555 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD          ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 5.403      ;
; 194.570 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.093     ; 5.339      ;
; 194.573 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.093     ; 5.336      ;
; 194.576 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.354      ;
; 194.584 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.093     ; 5.325      ;
; 194.587 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.093     ; 5.322      ;
; 194.589 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.341      ;
; 194.622 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.093     ; 5.287      ;
; 194.626 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD        ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 5.332      ;
; 194.628 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.302      ;
; 194.636 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.093     ; 5.273      ;
; 194.648 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 5.280      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[14]                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[9]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[0]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[1]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[2]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[3]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[4]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[5]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[6]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[7]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[8]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[10]                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[11]                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[12]                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.673 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[13]                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.257      ;
; 194.712 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.093     ; 5.197      ;
; 194.715 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.093     ; 5.194      ;
; 194.727 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.202      ;
; 194.727 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.202      ;
; 194.727 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.202      ;
; 194.727 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.202      ;
; 194.727 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.202      ;
; 194.727 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.202      ;
; 194.739 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[14]                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.191      ;
; 194.739 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[9]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.191      ;
; 194.739 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[0]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.191      ;
; 194.739 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[1]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.191      ;
; 194.739 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[2]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 5.191      ;
+---------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.400 ; spi_tx:spi_interface|mosi_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_rx:uart_interface|data_reg[7]                    ; uart_rx:uart_interface|data_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_rx:uart_interface|data_reg[8]                    ; uart_rx:uart_interface|data_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_rx:uart_interface|data_reg[4]                    ; uart_rx:uart_interface|data_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_rx:uart_interface|data_reg[1]                    ; uart_rx:uart_interface|data_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_rx:uart_interface|data_reg[3]                    ; uart_rx:uart_interface|data_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_rx:uart_interface|data_reg[5]                    ; uart_rx:uart_interface|data_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_rx:uart_interface|data_reg[2]                    ; uart_rx:uart_interface|data_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; spi_tx:spi_interface|index_reg[2]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|index_reg[3]                   ; uart_rx:uart_interface|index_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|index_reg[1]                   ; uart_rx:uart_interface|index_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|index_reg[2]                   ; uart_rx:uart_interface|index_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|index_reg[0]                   ; uart_rx:uart_interface|index_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|bsel_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_5MS                     ; spi_tx:spi_interface|state.ST_5MS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|state.ST_DISP_ON_CMD                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_120MS                   ; spi_tx:spi_interface|state.ST_120MS                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_TFT_RST                 ; spi_tx:spi_interface|state.ST_TFT_RST                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.066      ;
; 0.415 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck1_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.419 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.073      ;
; 0.428 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.082      ;
; 0.434 ; encoder:colour_encoder|colour_reg[1]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.091      ;
; 0.453 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.107      ;
; 0.455 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.104      ;
; 0.455 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.457 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.106      ;
; 0.460 ; encoder:colour_encoder|colour_reg[0]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.117      ;
; 0.466 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.735      ;
; 0.469 ; uart_rx:uart_interface|data_reg[7]                    ; encoder:colour_encoder|ascii_reg[6]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; uart_rx:uart_interface|data_reg[4]                    ; encoder:colour_encoder|ascii_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.477 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.481 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.130      ;
; 0.483 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.752      ;
; 0.485 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.134      ;
; 0.496 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.145      ;
; 0.508 ; spi_tx:spi_interface|state.ST_TRIGGER                 ; spi_tx:spi_interface|state.ST_READY                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.775      ;
; 0.614 ; spi_tx:spi_interface|state.ST_DONE                    ; spi_tx:spi_interface|state.ST_TRIGGER                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.881      ;
; 0.615 ; uart_rx:uart_interface|data_reg[2]                    ; encoder:colour_encoder|ascii_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.884      ;
; 0.620 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_DONE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.637 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[14]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.904      ;
; 0.644 ; uart_rx:uart_interface|data_reg[8]                    ; encoder:colour_encoder|ascii_reg[7]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; uart_rx:uart_interface|data_reg[3]                    ; encoder:colour_encoder|ascii_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; uart_rx:uart_interface|data_reg[5]                    ; encoder:colour_encoder|ascii_reg[4]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.645 ; uart_rx:uart_interface|data_reg[1]                    ; encoder:colour_encoder|ascii_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.654 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck2_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.923      ;
; 0.660 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.928      ;
; 0.688 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|sck3_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.957      ;
; 0.689 ; encoder:colour_encoder|done_reg                       ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.692 ; spi_tx:spi_interface|cnt3_reg[3]                      ; spi_tx:spi_interface|cnt3_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|cnt1_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; spi_tx:spi_interface|cnt3_reg[1]                      ; spi_tx:spi_interface|cnt3_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; encoder:colour_encoder|ascii_reg[0]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; uart_rx:uart_interface|clks_reg[3]                    ; uart_rx:uart_interface|clks_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; uart_rx:uart_interface|clks_reg[5]                    ; uart_rx:uart_interface|clks_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|cnt1_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|cnt1_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; spi_tx:spi_interface|cnt3_reg[2]                      ; spi_tx:spi_interface|cnt3_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; spi_tx:spi_interface|cnt2_reg[1]                      ; spi_tx:spi_interface|cnt2_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; uart_rx:uart_interface|clks_reg[4]                    ; uart_rx:uart_interface|clks_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|cnt1_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; uart_rx:uart_interface|clks_reg[1]                    ; uart_rx:uart_interface|clks_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; uart_rx:uart_interface|clks_reg[7]                    ; uart_rx:uart_interface|clks_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.970      ;
; 0.702 ; spi_tx:spi_interface|cnt2_reg[3]                      ; spi_tx:spi_interface|cnt2_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.704 ; spi_tx:spi_interface|cnt2_reg[5]                      ; spi_tx:spi_interface|cnt2_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; spi_tx:spi_interface|cnt2_reg[4]                      ; spi_tx:spi_interface|cnt2_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; spi_tx:spi_interface|cnt2_reg[2]                      ; spi_tx:spi_interface|cnt2_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; spi_tx:spi_interface|cnt3_reg[5]                      ; spi_tx:spi_interface|cnt3_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|cnt1_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; spi_tx:spi_interface|cnt3_reg[13]                     ; spi_tx:spi_interface|cnt3_reg[13]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|cnt1_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|cnt1_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; spi_tx:spi_interface|cnt2_reg[6]                      ; spi_tx:spi_interface|cnt2_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; spi_tx:spi_interface|cnt3_reg[6]                      ; spi_tx:spi_interface|cnt3_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; spi_tx:spi_interface|cnt3_reg[9]                      ; spi_tx:spi_interface|cnt3_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; spi_tx:spi_interface|cnt3_reg[7]                      ; spi_tx:spi_interface|cnt3_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|cnt1_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; spi_tx:spi_interface|cnt3_reg[4]                      ; spi_tx:spi_interface|cnt3_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; spi_tx:spi_interface|cnt3_reg[12]                     ; spi_tx:spi_interface|cnt3_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|cnt1_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 196.394 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.134 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.423  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 99.734 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+---------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 196.394 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.557      ;
; 196.397 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.554      ;
; 196.414 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.537      ;
; 196.561 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.390      ;
; 196.564 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.387      ;
; 196.581 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.370      ;
; 196.680 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.271      ;
; 196.683 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.268      ;
; 196.686 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.265      ;
; 196.689 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.262      ;
; 196.700 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.251      ;
; 196.706 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.245      ;
; 196.717 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.234      ;
; 196.720 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.231      ;
; 196.737 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.214      ;
; 196.746 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.205      ;
; 196.749 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.202      ;
; 196.766 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.185      ;
; 196.839 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.112      ;
; 196.842 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.109      ;
; 196.859 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.092      ;
; 196.864 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.087      ;
; 196.867 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.084      ;
; 196.867 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.084      ;
; 196.870 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.081      ;
; 196.870 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.081      ;
; 196.884 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.067      ;
; 196.887 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.064      ;
; 196.903 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.048      ;
; 196.906 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.045      ;
; 196.922 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.029      ;
; 196.923 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.028      ;
; 196.925 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.026      ;
; 196.942 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.009      ;
; 196.943 ; spi_tx:spi_interface|state.ST_SEND_PIXELS             ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 3.007      ;
; 196.945 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.006      ;
; 196.948 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.003      ;
; 196.951 ; fifo:sync_fifo|d_reg[1]                               ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.199     ; 2.837      ;
; 196.965 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.986      ;
; 197.032 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.919      ;
; 197.037 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.914      ;
; 197.061 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.018     ; 2.908      ;
; 197.097 ; fifo:sync_fifo|d_reg[0]                               ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.199     ; 2.691      ;
; 197.135 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.816      ;
; 197.138 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.813      ;
; 197.155 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.796      ;
; 197.156 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.795      ;
; 197.162 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.789      ;
; 197.193 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.758      ;
; 197.199 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.752      ;
; 197.222 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.729      ;
; 197.229 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 2.718      ;
; 197.232 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 2.715      ;
; 197.260 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.690      ;
; 197.261 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 2.686      ;
; 197.315 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.636      ;
; 197.318 ; spi_tx:spi_interface|cnt1_reg[0]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.633      ;
; 197.324 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.627      ;
; 197.340 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.611      ;
; 197.343 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.608      ;
; 197.355 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.596      ;
; 197.364 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.024     ; 2.599      ;
; 197.364 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.024     ; 2.599      ;
; 197.364 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.024     ; 2.599      ;
; 197.364 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.024     ; 2.599      ;
; 197.364 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.024     ; 2.599      ;
; 197.364 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.024     ; 2.599      ;
; 197.364 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.016     ; 2.607      ;
; 197.379 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.572      ;
; 197.383 ; spi_tx:spi_interface|state.ST_SLEEP_OUT_CMD           ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.016     ; 2.588      ;
; 197.384 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.567      ;
; 197.385 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 2.550      ;
; 197.386 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD          ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.016     ; 2.585      ;
; 197.388 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 2.547      ;
; 197.398 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.553      ;
; 197.399 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt2_reg[6]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 2.560      ;
; 197.399 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt2_reg[1]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 2.560      ;
; 197.399 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt2_reg[0]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 2.560      ;
; 197.399 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt2_reg[2]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 2.560      ;
; 197.399 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt2_reg[3]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 2.560      ;
; 197.399 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt2_reg[5]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 2.560      ;
; 197.399 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt2_reg[4]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 2.560      ;
; 197.406 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 2.529      ;
; 197.409 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; spi_tx:spi_interface|state.ST_5MS                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 2.526      ;
; 197.412 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD        ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.016     ; 2.559      ;
; 197.417 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 2.518      ;
; 197.421 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|state.ST_120MS                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.530      ;
; 197.433 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.517      ;
; 197.438 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; spi_tx:spi_interface|state.ST_READY                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 2.497      ;
; 197.477 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.474      ;
; 197.502 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|mosi_reg                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.448      ;
; 197.502 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.449      ;
; 197.505 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|state.ST_TRIGGER                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.446      ;
; 197.520 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.431      ;
; 197.520 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.431      ;
; 197.520 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.431      ;
; 197.520 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.431      ;
; 197.520 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.431      ;
; 197.520 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.431      ;
; 197.520 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 2.415      ;
+---------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.134 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.471      ;
; 0.149 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.152 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.162 ; encoder:colour_encoder|colour_reg[1]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.164 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.172 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; encoder:colour_encoder|colour_reg[0]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.184 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.509      ;
; 0.186 ; spi_tx:spi_interface|mosi_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[7]                    ; uart_rx:uart_interface|data_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[8]                    ; uart_rx:uart_interface|data_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[4]                    ; uart_rx:uart_interface|data_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[1]                    ; uart_rx:uart_interface|data_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[3]                    ; uart_rx:uart_interface|data_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[5]                    ; uart_rx:uart_interface|data_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[2]                    ; uart_rx:uart_interface|data_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|state.ST_5MS                     ; spi_tx:spi_interface|state.ST_5MS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|state.ST_DISP_ON_CMD                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|state.ST_120MS                   ; spi_tx:spi_interface|state.ST_120MS                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|state.ST_TFT_RST                 ; spi_tx:spi_interface|state.ST_TFT_RST                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|index_reg[2]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|bsel_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[3]                   ; uart_rx:uart_interface|index_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[1]                   ; uart_rx:uart_interface|index_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[2]                   ; uart_rx:uart_interface|index_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[0]                   ; uart_rx:uart_interface|index_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.515      ;
; 0.193 ; uart_rx:uart_interface|data_reg[7]                    ; encoder:colour_encoder|ascii_reg[6]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_rx:uart_interface|data_reg[4]                    ; encoder:colour_encoder|ascii_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck1_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.202 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.212 ; spi_tx:spi_interface|state.ST_TRIGGER                 ; spi_tx:spi_interface|state.ST_READY                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.260 ; uart_rx:uart_interface|data_reg[2]                    ; encoder:colour_encoder|ascii_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; spi_tx:spi_interface|state.ST_DONE                    ; spi_tx:spi_interface|state.ST_TRIGGER                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.266 ; uart_rx:uart_interface|data_reg[8]                    ; encoder:colour_encoder|ascii_reg[7]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; uart_rx:uart_interface|data_reg[3]                    ; encoder:colour_encoder|ascii_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_DONE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; uart_rx:uart_interface|data_reg[5]                    ; encoder:colour_encoder|ascii_reg[4]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; uart_rx:uart_interface|data_reg[1]                    ; encoder:colour_encoder|ascii_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.272 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[14]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck2_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.289 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|sck3_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.294 ; encoder:colour_encoder|done_reg                       ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; spi_tx:spi_interface|cnt3_reg[1]                      ; spi_tx:spi_interface|cnt3_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; spi_tx:spi_interface|cnt3_reg[3]                      ; spi_tx:spi_interface|cnt3_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; spi_tx:spi_interface|cnt3_reg[2]                      ; spi_tx:spi_interface|cnt3_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; encoder:colour_encoder|ascii_reg[0]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|cnt1_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_rx:uart_interface|clks_reg[3]                    ; uart_rx:uart_interface|clks_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|cnt1_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_rx:uart_interface|clks_reg[4]                    ; uart_rx:uart_interface|clks_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_rx:uart_interface|clks_reg[5]                    ; uart_rx:uart_interface|clks_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; spi_tx:spi_interface|cnt2_reg[1]                      ; spi_tx:spi_interface|cnt2_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|cnt1_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|cnt1_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; uart_rx:uart_interface|clks_reg[1]                    ; uart_rx:uart_interface|clks_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; uart_rx:uart_interface|clks_reg[7]                    ; uart_rx:uart_interface|clks_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; spi_tx:spi_interface|cnt2_reg[3]                      ; spi_tx:spi_interface|cnt2_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; spi_tx:spi_interface|cnt2_reg[5]                      ; spi_tx:spi_interface|cnt2_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; spi_tx:spi_interface|cnt3_reg[5]                      ; spi_tx:spi_interface|cnt3_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_tx:spi_interface|cnt3_reg[13]                     ; spi_tx:spi_interface|cnt3_reg[13]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_tx:spi_interface|cnt2_reg[6]                      ; spi_tx:spi_interface|cnt2_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_tx:spi_interface|cnt2_reg[2]                      ; spi_tx:spi_interface|cnt2_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_tx:spi_interface|cnt2_reg[4]                      ; spi_tx:spi_interface|cnt2_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|cnt3_reg[9]                      ; spi_tx:spi_interface|cnt3_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_tx:spi_interface|cnt3_reg[6]                      ; spi_tx:spi_interface|cnt3_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_tx:spi_interface|cnt3_reg[7]                      ; spi_tx:spi_interface|cnt3_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|cnt1_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|cnt1_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|cnt1_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[4]                      ; spi_tx:spi_interface|cnt3_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[8]                      ; spi_tx:spi_interface|cnt3_reg[8]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|cnt1_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; spi_tx:spi_interface|cnt3_reg[10]                     ; spi_tx:spi_interface|cnt3_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; spi_tx:spi_interface|cnt3_reg[12]                     ; spi_tx:spi_interface|cnt3_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 192.648 ; 0.134 ; N/A      ; N/A     ; 9.423               ;
;  clk                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 192.648 ; 0.134 ; N/A      ; N/A     ; 99.715              ;
; Design-wide TNS                                  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sck           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mosi          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2824     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2824     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 117   ; 117  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d_rst_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d_rst_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 25 22:06:16 2024
Info: Command: quartus_sta rgb_display -c rgb_display
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rgb_display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 192.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   192.648               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.429               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 clk 
    Info (332119):    99.715               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 193.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   193.160               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 clk 
    Info (332119):    99.716               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 196.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   196.394               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):    99.734               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4731 megabytes
    Info: Processing ended: Sat May 25 22:06:18 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


