<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/kvm/armv8_cpu.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_8e9ac25f52a9f9534844aab188f358c5.html">kvm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">armv8_cpu.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="armv8__cpu_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015, 2017 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andreas Sandberg</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_KVM_ARMV8_CPU_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_ARM_KVM_ARMV8_CPU_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="intregs_8hh.html">arch/arm/intregs.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base__cpu_8hh.html">arch/arm/kvm/base_cpu.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2miscregs_8hh.html">arch/arm/miscregs.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">struct </span>ArmV8KvmCPUParams;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html">   81</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmV8KvmCPU.html">ArmV8KvmCPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseArmKvmCPU.html">BaseArmKvmCPU</a></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;{</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="classArmV8KvmCPU.html#a09126d3e5985281f3f96eaeeb69bc329">ArmV8KvmCPU</a>(ArmV8KvmCPUParams *<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classArmV8KvmCPU.html#a05e821a52905ea2158b43e6286882722">~ArmV8KvmCPU</a>();</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmV8KvmCPU.html#a8fa86a27753fa3f9e2dd97f870baec1a">startup</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmV8KvmCPU.html#a0340548192670e0070f6f127e2977276">dump</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmV8KvmCPU.html#a91eb0142189e4b7ff654f5bc4db36d71">updateKvmState</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmV8KvmCPU.html#a93af0d2906d5b6b979abbfed27ddb28c">updateThreadContext</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1IntRegInfo.html">   97</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html">IntRegInfo</a> {</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1IntRegInfo.html#abb1b19d2b5a7e5d075dc6c10cf83f108">   98</a></span>&#160;        <a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#abb1b19d2b5a7e5d075dc6c10cf83f108">IntRegInfo</a>(uint64_t _kvm, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _idx, <span class="keyword">const</span> <span class="keywordtype">char</span> *_name)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            : <a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#af5fea50abf3466574e503bf5491b3229">kvm</a>(_kvm), <a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#a0c339903d516efb77b596816380a62c5">idx</a>(_idx), <a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#ad9cb3954921eabd787bd4bb790347cf3">name</a>(_name) {}</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1IntRegInfo.html#af5fea50abf3466574e503bf5491b3229">  102</a></span>&#160;        uint64_t <a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#af5fea50abf3466574e503bf5491b3229">kvm</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1IntRegInfo.html#a0c339903d516efb77b596816380a62c5">  104</a></span>&#160;        <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#a0c339903d516efb77b596816380a62c5">idx</a>;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1IntRegInfo.html#ad9cb3954921eabd787bd4bb790347cf3">  106</a></span>&#160;        <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#ad9cb3954921eabd787bd4bb790347cf3">name</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    };</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1MiscRegInfo.html">  110</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structArmV8KvmCPU_1_1MiscRegInfo.html">MiscRegInfo</a> {</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1MiscRegInfo.html#aeebd837cb765b20895a2cb95dfde1840">  111</a></span>&#160;        <a class="code" href="structArmV8KvmCPU_1_1MiscRegInfo.html#aeebd837cb765b20895a2cb95dfde1840">MiscRegInfo</a>(uint64_t _kvm, <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> _idx, <span class="keyword">const</span> <span class="keywordtype">char</span> *_name,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                    <span class="keywordtype">bool</span> _is_device = <span class="keyword">false</span>)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            : <a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#af5fea50abf3466574e503bf5491b3229">kvm</a>(_kvm), <a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#a0c339903d516efb77b596816380a62c5">idx</a>(_idx), <a class="code" href="structArmV8KvmCPU_1_1IntRegInfo.html#ad9cb3954921eabd787bd4bb790347cf3">name</a>(_name), is_device(_is_device) {}</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a0b1aa57cb39f9f87631cb4fb9a8db62e">  116</a></span>&#160;        uint64_t <a class="code" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a0b1aa57cb39f9f87631cb4fb9a8db62e">kvm</a>;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a762382835ea54b8e6b37ac7c68169d86">  118</a></span>&#160;        <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> <a class="code" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a762382835ea54b8e6b37ac7c68169d86">idx</a>;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a880098810c94a14d96d6cff1af0b8cde">  120</a></span>&#160;        <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a880098810c94a14d96d6cff1af0b8cde">name</a>;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a9aad94b15547eaf49c361a22f910830c">  122</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a9aad94b15547eaf49c361a22f910830c">is_device</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    };</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::MiscRegInfo&gt;</a> &amp;<a class="code" href="classArmV8KvmCPU.html#a4c741ef819b56ab181f39e24500a0e1e">getSysRegMap</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c">  138</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::IntRegInfo&gt;</a> <a class="code" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c">intRegMap</a>;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065">  140</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::MiscRegInfo&gt;</a> <a class="code" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065">miscRegMap</a>;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a5bca8947982c3a1ef0d5cc291467badc">  142</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> std::set&lt;MiscRegIndex&gt; <a class="code" href="classArmV8KvmCPU.html#a5bca8947982c3a1ef0d5cc291467badc">deviceRegSet</a>;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#ad5d9579bc59fa0ee527c3ce8d2802158">  144</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::MiscRegInfo&gt;</a> <a class="code" href="classArmV8KvmCPU.html#ad5d9579bc59fa0ee527c3ce8d2802158">miscRegIdMap</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242">  147</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::MiscRegInfo&gt;</a> <a class="code" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242">sysRegMap</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;};</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#endif // __ARCH_ARM_KVM_ARMV8_CPU_HH__</span></div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">AlphaISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00064">registers.hh:64</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1MiscRegInfo_html_a9aad94b15547eaf49c361a22f910830c"><div class="ttname"><a href="structArmV8KvmCPU_1_1MiscRegInfo.html#a9aad94b15547eaf49c361a22f910830c">ArmV8KvmCPU::MiscRegInfo::is_device</a></div><div class="ttdeci">bool is_device</div><div class="ttdoc">is device register? (needs &amp;#39;effectful&amp;#39; state update) </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00122">armv8_cpu.hh:122</a></div></div>
<div class="ttc" id="intregs_8hh_html"><div class="ttname"><a href="intregs_8hh.html">intregs.hh</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1MiscRegInfo_html"><div class="ttname"><a href="structArmV8KvmCPU_1_1MiscRegInfo.html">ArmV8KvmCPU::MiscRegInfo</a></div><div class="ttdoc">Mapping between misc registers in gem5 and registers in KVM. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00110">armv8_cpu.hh:110</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a91eb0142189e4b7ff654f5bc4db36d71"><div class="ttname"><a href="classArmV8KvmCPU.html#a91eb0142189e4b7ff654f5bc4db36d71">ArmV8KvmCPU::updateKvmState</a></div><div class="ttdeci">void updateKvmState() override</div><div class="ttdoc">Update the KVM state from the current thread context. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00216">armv8_cpu.cc:216</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a93af0d2906d5b6b979abbfed27ddb28c"><div class="ttname"><a href="classArmV8KvmCPU.html#a93af0d2906d5b6b979abbfed27ddb28c">ArmV8KvmCPU::updateThreadContext</a></div><div class="ttdeci">void updateThreadContext() override</div><div class="ttdoc">Update the current thread context with the KVM state. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00282">armv8_cpu.cc:282</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; ArmV8KvmCPU::MiscRegInfo &gt;</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html"><div class="ttname"><a href="classArmV8KvmCPU.html">ArmV8KvmCPU</a></div><div class="ttdoc">This is an implementation of a KVM-based ARMv8-compatible CPU. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00081">armv8_cpu.hh:81</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a4c741ef819b56ab181f39e24500a0e1e"><div class="ttname"><a href="classArmV8KvmCPU.html#a4c741ef819b56ab181f39e24500a0e1e">ArmV8KvmCPU::getSysRegMap</a></div><div class="ttdeci">const std::vector&lt; ArmV8KvmCPU::MiscRegInfo &gt; &amp; getSysRegMap() const</div><div class="ttdoc">Get a map between system registers in kvm and gem5 registers. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00359">armv8_cpu.cc:359</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_ad5d9579bc59fa0ee527c3ce8d2802158"><div class="ttname"><a href="classArmV8KvmCPU.html#ad5d9579bc59fa0ee527c3ce8d2802158">ArmV8KvmCPU::miscRegIdMap</a></div><div class="ttdeci">static const std::vector&lt; ArmV8KvmCPU::MiscRegInfo &gt; miscRegIdMap</div><div class="ttdoc">Mapping between gem5 ID misc registers and registers in kvm. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00144">armv8_cpu.hh:144</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a8fa86a27753fa3f9e2dd97f870baec1a"><div class="ttname"><a href="classArmV8KvmCPU.html#a8fa86a27753fa3f9e2dd97f870baec1a">ArmV8KvmCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00136">armv8_cpu.cc:136</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1IntRegInfo_html_a0c339903d516efb77b596816380a62c5"><div class="ttname"><a href="structArmV8KvmCPU_1_1IntRegInfo.html#a0c339903d516efb77b596816380a62c5">ArmV8KvmCPU::IntRegInfo::idx</a></div><div class="ttdeci">IntRegIndex idx</div><div class="ttdoc">Register index in gem5. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00104">armv8_cpu.hh:104</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a5bca8947982c3a1ef0d5cc291467badc"><div class="ttname"><a href="classArmV8KvmCPU.html#a5bca8947982c3a1ef0d5cc291467badc">ArmV8KvmCPU::deviceRegSet</a></div><div class="ttdeci">static const std::set&lt; MiscRegIndex &gt; deviceRegSet</div><div class="ttdoc">Device registers (needing &quot;effectful&quot; MiscReg writes) </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00142">armv8_cpu.hh:142</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a09126d3e5985281f3f96eaeeb69bc329"><div class="ttname"><a href="classArmV8KvmCPU.html#a09126d3e5985281f3f96eaeeb69bc329">ArmV8KvmCPU::ArmV8KvmCPU</a></div><div class="ttdeci">ArmV8KvmCPU(ArmV8KvmCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00126">armv8_cpu.cc:126</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1IntRegInfo_html"><div class="ttname"><a href="structArmV8KvmCPU_1_1IntRegInfo.html">ArmV8KvmCPU::IntRegInfo</a></div><div class="ttdoc">Mapping between integer registers in gem5 and KVM. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00097">armv8_cpu.hh:97</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1MiscRegInfo_html_a762382835ea54b8e6b37ac7c68169d86"><div class="ttname"><a href="structArmV8KvmCPU_1_1MiscRegInfo.html#a762382835ea54b8e6b37ac7c68169d86">ArmV8KvmCPU::MiscRegInfo::idx</a></div><div class="ttdeci">MiscRegIndex idx</div><div class="ttdoc">Register index in gem5. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00118">armv8_cpu.hh:118</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1IntRegInfo_html_ad9cb3954921eabd787bd4bb790347cf3"><div class="ttname"><a href="structArmV8KvmCPU_1_1IntRegInfo.html#ad9cb3954921eabd787bd4bb790347cf3">ArmV8KvmCPU::IntRegInfo::name</a></div><div class="ttdeci">const char * name</div><div class="ttdoc">Name to use in debug dumps. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00106">armv8_cpu.hh:106</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1IntRegInfo_html_abb1b19d2b5a7e5d075dc6c10cf83f108"><div class="ttname"><a href="structArmV8KvmCPU_1_1IntRegInfo.html#abb1b19d2b5a7e5d075dc6c10cf83f108">ArmV8KvmCPU::IntRegInfo::IntRegInfo</a></div><div class="ttdeci">IntRegInfo(uint64_t _kvm, IntRegIndex _idx, const char *_name)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00098">armv8_cpu.hh:98</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html"><div class="ttname"><a href="classBaseArmKvmCPU.html">BaseArmKvmCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8hh_source.html#l00049">base_cpu.hh:49</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1MiscRegInfo_html_a0b1aa57cb39f9f87631cb4fb9a8db62e"><div class="ttname"><a href="structArmV8KvmCPU_1_1MiscRegInfo.html#a0b1aa57cb39f9f87631cb4fb9a8db62e">ArmV8KvmCPU::MiscRegInfo::kvm</a></div><div class="ttdeci">uint64_t kvm</div><div class="ttdoc">Register index in KVM. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00116">armv8_cpu.hh:116</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a43da0e4a006bce52aa054bacea2b4242"><div class="ttname"><a href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242">ArmV8KvmCPU::sysRegMap</a></div><div class="ttdeci">std::vector&lt; ArmV8KvmCPU::MiscRegInfo &gt; sysRegMap</div><div class="ttdoc">Cached mapping between system registers in kvm and misc regs in gem5. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00147">armv8_cpu.hh:147</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a0340548192670e0070f6f127e2977276"><div class="ttname"><a href="classArmV8KvmCPU.html#a0340548192670e0070f6f127e2977276">ArmV8KvmCPU::dump</a></div><div class="ttdeci">void dump() const override</div><div class="ttdoc">Dump the internal state to the terminal. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00149">armv8_cpu.cc:149</a></div></div>
<div class="ttc" id="base__cpu_8hh_html"><div class="ttname"><a href="base__cpu_8hh.html">base_cpu.hh</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1MiscRegInfo_html_a880098810c94a14d96d6cff1af0b8cde"><div class="ttname"><a href="structArmV8KvmCPU_1_1MiscRegInfo.html#a880098810c94a14d96d6cff1af0b8cde">ArmV8KvmCPU::MiscRegInfo::name</a></div><div class="ttdeci">const char * name</div><div class="ttdoc">Name to use in debug dumps. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00120">armv8_cpu.hh:120</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1MiscRegInfo_html_aeebd837cb765b20895a2cb95dfde1840"><div class="ttname"><a href="structArmV8KvmCPU_1_1MiscRegInfo.html#aeebd837cb765b20895a2cb95dfde1840">ArmV8KvmCPU::MiscRegInfo::MiscRegInfo</a></div><div class="ttdeci">MiscRegInfo(uint64_t _kvm, MiscRegIndex _idx, const char *_name, bool _is_device=false)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00111">armv8_cpu.hh:111</a></div></div>
<div class="ttc" id="structArmV8KvmCPU_1_1IntRegInfo_html_af5fea50abf3466574e503bf5491b3229"><div class="ttname"><a href="structArmV8KvmCPU_1_1IntRegInfo.html#af5fea50abf3466574e503bf5491b3229">ArmV8KvmCPU::IntRegInfo::kvm</a></div><div class="ttdeci">uint64_t kvm</div><div class="ttdoc">Register index in KVM. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00102">armv8_cpu.hh:102</a></div></div>
<div class="ttc" id="arm_2miscregs_8hh_html"><div class="ttname"><a href="arm_2miscregs_8hh.html">miscregs.hh</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a404b8196ba61a8398f3c660af97c977c"><div class="ttname"><a href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c">ArmV8KvmCPU::intRegMap</a></div><div class="ttdeci">static const std::vector&lt; ArmV8KvmCPU::IntRegInfo &gt; intRegMap</div><div class="ttdoc">Mapping between gem5 integer registers and integer registers in kvm. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00138">armv8_cpu.hh:138</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a2ad7971fa046d7bb623529fa481bc065"><div class="ttname"><a href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065">ArmV8KvmCPU::miscRegMap</a></div><div class="ttdeci">static const std::vector&lt; ArmV8KvmCPU::MiscRegInfo &gt; miscRegMap</div><div class="ttdoc">Mapping between gem5 misc registers and registers in kvm. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00140">armv8_cpu.hh:140</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a05e821a52905ea2158b43e6286882722"><div class="ttname"><a href="classArmV8KvmCPU.html#a05e821a52905ea2158b43e6286882722">ArmV8KvmCPU::~ArmV8KvmCPU</a></div><div class="ttdeci">virtual ~ArmV8KvmCPU()</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00131">armv8_cpu.cc:131</a></div></div>
<div class="ttc" id="classBaseCPU_html_a258986ef5de8019c07bc338f1254e671"><div class="ttname"><a href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">BaseCPU::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00311">base.hh:311</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
