<dec f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='139' type='3'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='137'>/// Can load/store 1 register/cycle, but needs an extra cycle for address
    /// computation and potentially also for register writeback.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3810' c='_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='308' u='r' c='_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='324' u='r' c='_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_'/>
