
ubuntu-preinstalled/soelim:     file format elf32-littlearm


Disassembly of section .init:

00000ac0 <.init>:
 ac0:	push	{r3, lr}
 ac4:	bl	f3c <__printf_chk@plt+0x270>
 ac8:	pop	{r3, pc}

Disassembly of section .plt:

00000acc <__aeabi_atexit@plt-0x14>:
 acc:	push	{lr}		; (str lr, [sp, #-4]!)
 ad0:	ldr	lr, [pc, #4]	; adc <__aeabi_atexit@plt-0x4>
 ad4:	add	lr, pc, lr
 ad8:	ldr	pc, [lr, #8]!
 adc:	andeq	r5, r1, r4, lsr #8

00000ae0 <__aeabi_atexit@plt>:
 ae0:			; <UNDEFINED> instruction: 0xe7fd4778
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #86016	; 0x15000
 aec:	ldr	pc, [ip, #1056]!	; 0x420

00000af0 <free@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #86016	; 0x15000
 af8:	ldr	pc, [ip, #1048]!	; 0x418

00000afc <strncmp@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #86016	; 0x15000
 b04:	ldr	pc, [ip, #1040]!	; 0x410

00000b08 <exit@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #86016	; 0x15000
 b10:	ldr	pc, [ip, #1032]!	; 0x408

00000b14 <strerror@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #86016	; 0x15000
 b1c:	ldr	pc, [ip, #1024]!	; 0x400

00000b20 <stpcpy@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #86016	; 0x15000
 b28:	ldr	pc, [ip, #1016]!	; 0x3f8

00000b2c <_Znaj@plt>:
 b2c:			; <UNDEFINED> instruction: 0xe7fd4778
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #86016	; 0x15000
 b38:	ldr	pc, [ip, #1004]!	; 0x3ec

00000b3c <abort@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #86016	; 0x15000
 b44:	ldr	pc, [ip, #996]!	; 0x3e4

00000b48 <realloc@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #86016	; 0x15000
 b50:	ldr	pc, [ip, #988]!	; 0x3dc

00000b54 <strcpy@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #86016	; 0x15000
 b5c:	ldr	pc, [ip, #980]!	; 0x3d4

00000b60 <strcat@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #86016	; 0x15000
 b68:	ldr	pc, [ip, #972]!	; 0x3cc

00000b6c <__stack_chk_fail@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #86016	; 0x15000
 b74:	ldr	pc, [ip, #964]!	; 0x3c4

00000b78 <__cxa_end_cleanup@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #86016	; 0x15000
 b80:	ldr	pc, [ip, #956]!	; 0x3bc

00000b84 <putc@plt>:
 b84:			; <UNDEFINED> instruction: 0xe7fd4778
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #86016	; 0x15000
 b90:	ldr	pc, [ip, #944]!	; 0x3b0

00000b94 <getc@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #86016	; 0x15000
 b9c:	ldr	pc, [ip, #936]!	; 0x3a8

00000ba0 <_ZdaPv@plt>:
 ba0:			; <UNDEFINED> instruction: 0xe7fd4778
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #86016	; 0x15000
 bac:	ldr	pc, [ip, #924]!	; 0x39c

00000bb0 <__ctype_b_loc@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #86016	; 0x15000
 bb8:	ldr	pc, [ip, #916]!	; 0x394

00000bbc <ferror@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #86016	; 0x15000
 bc4:	ldr	pc, [ip, #908]!	; 0x38c

00000bc8 <fputc@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #86016	; 0x15000
 bd0:	ldr	pc, [ip, #900]!	; 0x384

00000bd4 <fwrite@plt>:
 bd4:	add	ip, pc, #0, 12
 bd8:	add	ip, ip, #86016	; 0x15000
 bdc:	ldr	pc, [ip, #892]!	; 0x37c

00000be0 <memcpy@plt>:
 be0:	add	ip, pc, #0, 12
 be4:	add	ip, ip, #86016	; 0x15000
 be8:	ldr	pc, [ip, #884]!	; 0x374

00000bec <malloc@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #86016	; 0x15000
 bf4:	ldr	pc, [ip, #876]!	; 0x36c

00000bf8 <strlen@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #86016	; 0x15000
 c00:	ldr	pc, [ip, #868]!	; 0x364

00000c04 <__snprintf_chk@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #86016	; 0x15000
 c0c:	ldr	pc, [ip, #860]!	; 0x35c

00000c10 <fclose@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #86016	; 0x15000
 c18:	ldr	pc, [ip, #852]!	; 0x354

00000c1c <__gxx_personality_v0@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #86016	; 0x15000
 c24:	ldr	pc, [ip, #844]!	; 0x34c

00000c28 <strcmp@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #86016	; 0x15000
 c30:	ldr	pc, [ip, #836]!	; 0x344

00000c34 <__errno_location@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #86016	; 0x15000
 c3c:	ldr	pc, [ip, #828]!	; 0x33c

00000c40 <memchr@plt>:
 c40:	add	ip, pc, #0, 12
 c44:	add	ip, ip, #86016	; 0x15000
 c48:	ldr	pc, [ip, #820]!	; 0x334

00000c4c <fflush@plt>:
 c4c:			; <UNDEFINED> instruction: 0xe7fd4778
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #86016	; 0x15000
 c58:	ldr	pc, [ip, #808]!	; 0x328

00000c5c <fopen64@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #86016	; 0x15000
 c64:	ldr	pc, [ip, #800]!	; 0x320

00000c68 <memcmp@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #86016	; 0x15000
 c70:	ldr	pc, [ip, #792]!	; 0x318

00000c74 <__sprintf_chk@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #86016	; 0x15000
 c7c:	ldr	pc, [ip, #784]!	; 0x310

00000c80 <fputs@plt>:
 c80:			; <UNDEFINED> instruction: 0xe7fd4778
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #86016	; 0x15000
 c8c:	ldr	pc, [ip, #772]!	; 0x304

00000c90 <getenv@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #86016	; 0x15000
 c98:	ldr	pc, [ip, #764]!	; 0x2fc

00000c9c <__libc_start_main@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #86016	; 0x15000
 ca4:	ldr	pc, [ip, #756]!	; 0x2f4

00000ca8 <__gmon_start__@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #86016	; 0x15000
 cb0:	ldr	pc, [ip, #748]!	; 0x2ec

00000cb4 <strchr@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #86016	; 0x15000
 cbc:	ldr	pc, [ip, #740]!	; 0x2e4

00000cc0 <__cxa_finalize@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #86016	; 0x15000
 cc8:	ldr	pc, [ip, #732]!	; 0x2dc

00000ccc <__printf_chk@plt>:
 ccc:			; <UNDEFINED> instruction: 0xe7fd4778
 cd0:	add	ip, pc, #0, 12
 cd4:	add	ip, ip, #86016	; 0x15000
 cd8:	ldr	pc, [ip, #720]!	; 0x2d0

Disassembly of section .text:

00000cdc <.text>:
     cdc:	ldrbmi	lr, [r0, sp, lsr #18]!
     ce0:			; <UNDEFINED> instruction: 0xf8dfb082
     ce4:	strmi	r8, [sp], -ip, asr #2
     ce8:			; <UNDEFINED> instruction: 0x46064a52
     cec:	svcmi	0x005244f8
     cf0:	ldrdge	pc, [r8, #-143]	; 0xffffff71
     cf4:	ldrbtmi	r6, [pc], #-2059	; cfc <__printf_chk@plt+0x30>
     cf8:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
     cfc:	ldrbtmi	r3, [sl], #1800	; 0x708
     d00:	andcc	pc, r0, r9, asr #17
     d04:	ldrbmi	r4, [r3], -lr, asr #20
     d08:	strtmi	r2, [r9], -r0, lsl #8
     d0c:			; <UNDEFINED> instruction: 0x4630447a
     d10:			; <UNDEFINED> instruction: 0xf0019400
     d14:	mcrrne	11, 5, pc, r3, cr13	; <UNPREDICTABLE>
     d18:	ldmdacs	r2!, {r0, r2, r6, ip, lr, pc}^
     d1c:	ldcle	0, cr13, [r1, #-248]	; 0xffffff08
     d20:	eorle	r2, pc, r6, ror r8	; <UNPREDICTABLE>
     d24:	svcvc	0x0080f5b0
     d28:	blmi	11b5190 <__printf_chk@plt+0x11b44c4>
     d2c:			; <UNDEFINED> instruction: 0xf8d94946
     d30:			; <UNDEFINED> instruction: 0xf8582000
     d34:	ldrbtmi	r3, [r9], #-3
     d38:			; <UNDEFINED> instruction: 0xf0026818
     d3c:			; <UNDEFINED> instruction: 0x4620fb75
     d40:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     d44:	andsle	r2, r8, r3, asr #16
     d48:	tstle	lr, r9, asr #16
     d4c:			; <UNDEFINED> instruction: 0x46384b3f
     d50:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     d54:			; <UNDEFINED> instruction: 0xf0016819
     d58:			; <UNDEFINED> instruction: 0xe7d3fcfb
     d5c:	tstle	r6, r4, ror r8
     d60:	andcs	r4, r1, #60416	; 0xec00
     d64:	subsvs	r4, sl, fp, ror r4
     d68:	ldmdacs	pc!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
     d6c:	ldmdbmi	r9!, {r1, r4, r6, ip, lr, pc}
     d70:	ldrbtmi	r2, [r9], #-86	; 0xffffffaa
     d74:	stc2l	0, cr15, [r0], #-0
     d78:	blmi	dfac90 <__printf_chk@plt+0xdf9fc4>
     d7c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     d80:			; <UNDEFINED> instruction: 0xe7bf611a
     d84:	andcs	r4, r1, r5, lsr fp
     d88:			; <UNDEFINED> instruction: 0xf8584935
     d8c:	ldrbtmi	r3, [r9], #-3
     d90:			; <UNDEFINED> instruction: 0xf7ff681a
     d94:	qadd8mi	lr, r0, lr
     d98:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
     d9c:	andcs	r4, r1, #50176	; 0xc400
     da0:	andsvs	r4, sl, fp, ror r4
     da4:	blmi	c3ac64 <__printf_chk@plt+0xc39f98>
     da8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     dac:	adcsmi	r6, r7, #2031616	; 0x1f0000
     db0:	bl	177658 <__printf_chk@plt+0x17698c>
     db4:	bl	142bd8 <__printf_chk@plt+0x141f0c>
     db8:			; <UNDEFINED> instruction: 0xf8570586
     dbc:			; <UNDEFINED> instruction: 0xf0000b04
     dc0:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
     dc4:	strcc	fp, [r1], #-3848	; 0xfffff0f8
     dc8:	mvnsle	r4, pc, lsr #5
     dcc:			; <UNDEFINED> instruction: 0xf8584b1d
     dd0:	stmdavs	r8!, {r0, r1, ip, lr}
     dd4:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     dd8:	blmi	92d3a0 <__printf_chk@plt+0x92c6d4>
     ddc:			; <UNDEFINED> instruction: 0xf8584824
     de0:	ldrbtmi	r3, [r8], #-3
     de4:			; <UNDEFINED> instruction: 0x4619461a
     de8:	cdp2	0, 2, cr15, cr0, cr0, {0}
     dec:	svclt	0x00181e20
     df0:	andlt	r2, r2, r1
     df4:			; <UNDEFINED> instruction: 0x87f0e8bd
     df8:			; <UNDEFINED> instruction: 0xf7ff6828
     dfc:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
     e00:			; <UNDEFINED> instruction: 0xe7eadaf4
     e04:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
     e08:			; <UNDEFINED> instruction: 0xf93af000
     e0c:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
     e10:	ldrb	r0, [fp, r4, ror #18]
     e14:	ldmdbmi	r9, {r3, r4, r8, r9, fp, lr}
     e18:	ldrdcs	pc, [r0], -r9
     e1c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     e20:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
     e24:	blx	3ce36 <__printf_chk@plt+0x3c16a>
     e28:			; <UNDEFINED> instruction: 0xf7ff2001
     e2c:	svclt	0x0000ee6e
     e30:	andeq	r5, r1, r0, lsl r2
     e34:	andeq	r0, r0, r0, asr #1
     e38:	andeq	r5, r1, sl, lsr #6
     e3c:	strheq	r5, [r1], -lr
     e40:			; <UNDEFINED> instruction: 0x00003bbc
     e44:	andeq	r0, r0, r4, ror #1
     e48:	andeq	r3, r0, r2, lsl #22
     e4c:	strheq	r0, [r0], -r8
     e50:			; <UNDEFINED> instruction: 0x000152bc
     e54:	andeq	r3, r0, lr, ror fp
     e58:	andeq	r5, r1, r2, lsr #5
     e5c:	andeq	r0, r0, r4, asr #1
     e60:	andeq	r3, r0, r2, asr #22
     e64:	andeq	r5, r1, r0, lsl #5
     e68:	strdeq	r0, [r0], -ip
     e6c:	andeq	r0, r0, ip, asr #1
     e70:	andeq	r3, r0, r6, lsr fp
     e74:	andeq	r3, r0, lr, lsl #22
     e78:	andeq	r0, r0, r8, asr #1
     e7c:	andeq	r3, r0, r8, lsl sl
     e80:	addlt	fp, r3, r0, lsr r5
     e84:	movwcs	r4, #3083	; 0xc0b
     e88:			; <UNDEFINED> instruction: 0x4619461a
     e8c:	andcs	r4, r1, ip, ror r4
     e90:	andls	r3, r0, r8, lsl #8
     e94:	strtmi	r4, [r0], -r8, lsl #26
     e98:	blx	ff2bcea6 <__printf_chk@plt+0xff2bc1da>
     e9c:	ldrbtmi	r4, [sp], #-2311	; 0xfffff6f9
     ea0:	strtmi	r4, [r0], -r7, lsl #20
     ea4:	stmdapl	r9!, {r0, r1, r3, r5, r9, sl, lr}^
     ea8:	andlt	r4, r3, sl, ror r4
     eac:	ldrhtmi	lr, [r0], -sp
     eb0:	mrclt	7, 0, APSR_nzcv, cr6, cr15, {7}
     eb4:	muleq	r1, r4, r1
     eb8:	andeq	r5, r1, lr, asr r0
     ebc:	ldrdeq	r0, [r0], -r4
     ec0:	andeq	r5, r1, r8, asr r1
     ec4:	andcs	r4, r0, #2048	; 0x800
     ec8:	andsvs	r4, sl, fp, ror r4
     ecc:	svclt	0x00004770
     ed0:	andeq	r5, r1, ip, ror #2
     ed4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
     ed8:	blt	fe5bcee8 <__printf_chk@plt+0xfe5bc21c>
     edc:	andeq	r5, r1, lr, asr #3
     ee0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
     ee4:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
     ee8:	stmdblt	r4!, {r1, ip, sp, lr, pc}
     eec:	svclt	0x00004770
     ef0:	ldrdeq	r5, [r1], -sl
     ef4:	bleq	3d038 <__printf_chk@plt+0x3c36c>
     ef8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     efc:	strbtmi	fp, [sl], -r2, lsl #24
     f00:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f04:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f08:	ldrmi	sl, [sl], #776	; 0x308
     f0c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f10:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f14:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f18:			; <UNDEFINED> instruction: 0xf85a4b06
     f1c:	stmdami	r6, {r0, r1, ip, sp}
     f20:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f24:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
     f28:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     f2c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
     f30:	andeq	r0, r0, ip, ror #1
     f34:	ldrdeq	r0, [r0], -ip
     f38:	strheq	r0, [r0], -r4
     f3c:	ldr	r3, [pc, #20]	; f58 <__printf_chk@plt+0x28c>
     f40:	ldr	r2, [pc, #20]	; f5c <__printf_chk@plt+0x290>
     f44:	add	r3, pc, r3
     f48:	ldr	r2, [r3, r2]
     f4c:	cmp	r2, #0
     f50:	bxeq	lr
     f54:	b	ca8 <__gmon_start__@plt>
     f58:			; <UNDEFINED> instruction: 0x00014fb4
     f5c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f60:	blmi	1d2f80 <__printf_chk@plt+0x1d22b4>
     f64:	bmi	1d214c <__printf_chk@plt+0x1d1480>
     f68:	addmi	r4, r3, #2063597568	; 0x7b000000
     f6c:	andle	r4, r3, sl, ror r4
     f70:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f74:	ldrmi	fp, [r8, -r3, lsl #2]
     f78:	svclt	0x00004770
     f7c:	strheq	r5, [r1], -r8
     f80:	strheq	r5, [r1], -r4
     f84:	muleq	r1, r0, pc	; <UNPREDICTABLE>
     f88:	andeq	r0, r0, r8, ror #1
     f8c:	stmdbmi	r9, {r3, fp, lr}
     f90:	bmi	252178 <__printf_chk@plt+0x2514ac>
     f94:	bne	252180 <__printf_chk@plt+0x2514b4>
     f98:	svceq	0x00cb447a
     f9c:			; <UNDEFINED> instruction: 0x01a1eb03
     fa0:	andle	r1, r3, r9, asr #32
     fa4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fa8:	ldrmi	fp, [r8, -r3, lsl #2]
     fac:	svclt	0x00004770
     fb0:	andeq	r5, r1, ip, lsl #1
     fb4:	andeq	r5, r1, r8, lsl #1
     fb8:	andeq	r4, r1, r4, ror #30
     fbc:	strdeq	r0, [r0], -r4
     fc0:	blmi	2ae3e8 <__printf_chk@plt+0x2ad71c>
     fc4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     fc8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     fcc:	blmi	26f580 <__printf_chk@plt+0x26e8b4>
     fd0:	ldrdlt	r5, [r3, -r3]!
     fd4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     fd8:			; <UNDEFINED> instruction: 0xf7ff6818
     fdc:			; <UNDEFINED> instruction: 0xf7ffee72
     fe0:	blmi	1c0ee4 <__printf_chk@plt+0x1c0218>
     fe4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     fe8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     fec:	andeq	r5, r1, r6, asr r0
     ff0:	andeq	r4, r1, r4, lsr pc
     ff4:	strdeq	r0, [r0], -r8
     ff8:	andeq	r5, r1, sl, lsr #32
     ffc:	andeq	r5, r1, r6, lsr r0
    1000:	svclt	0x0000e7c4
    1004:	blmi	15381c <__printf_chk@plt+0x152b50>
    1008:	stmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    100c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1010:			; <UNDEFINED> instruction: 0xf002681a
    1014:	svclt	0x0000ba09
    1018:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    101c:	andeq	r0, r0, r0, asr #1
    1020:	andeq	r3, r0, sl, lsr #16
    1024:	blmi	45386c <__printf_chk@plt+0x452ba0>
    1028:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    102c:	stmiblt	r9, {r0, r4, fp, sp, lr}
    1030:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    1034:	ldmdavs	r4, {r4, sl, ip, sp, pc}^
    1038:	ldmdapl	fp, {r3, r4, fp, ip, lr}^
    103c:	ldmdavs	r9, {r1, fp, sp, lr}
    1040:	ldrmi	fp, [r3], -ip, asr #18
    1044:	stmdbmi	ip, {r1, r3, r9, sl, lr}
    1048:			; <UNDEFINED> instruction: 0xf85d2001
    104c:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
    1050:	mrclt	7, 1, APSR_nzcv, cr12, cr15, {7}
    1054:			; <UNDEFINED> instruction: 0x460b4770
    1058:			; <UNDEFINED> instruction: 0xf85d4908
    105c:	andcs	r4, r1, r4, lsl #22
    1060:			; <UNDEFINED> instruction: 0xf7ff4479
    1064:	svclt	0x0000be33
    1068:	strdeq	r4, [r1], -r8
    106c:	ldrdeq	r4, [r1], -r2
    1070:	strheq	r0, [r0], -ip
    1074:	ldrdeq	r0, [r0], -r8
    1078:	andeq	r3, r0, r6, lsl r8
    107c:	andeq	r3, r0, r0, lsl r8
    1080:	svcmi	0x00f0e92d
    1084:	mrcmi	0, 7, fp, cr6, cr3, {4}
    1088:	ldclmi	3, cr2, [r6]
    108c:	ldrbtmi	r4, [lr], #-1537	; 0xfffff9ff
    1090:			; <UNDEFINED> instruction: 0x46044af5
    1094:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    1098:	ldrbtmi	r5, [sl], #-2421	; 0xfffff68b
    109c:	andeq	pc, r8, r2, lsl #2
    10a0:	stmdavs	sp!, {r2, r9, fp, sp, pc}
    10a4:			; <UNDEFINED> instruction: 0xf04f9511
    10a8:	movwls	r0, #17664	; 0x4500
    10ac:	ldc2	0, cr15, [r2], #-4
    10b0:	ldrbtmi	r4, [pc], #-4078	; 10b8 <__printf_chk@plt+0x3ec>
    10b4:			; <UNDEFINED> instruction: 0xf7ff4605
    10b8:	stmdbls	r4, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    10bc:	svclt	0x00082900
    10c0:	strmi	r4, [r3], -r1, lsr #12
    10c4:	ldmdavs	lr, {r3, r6, r9, sl, lr}
    10c8:	stc2l	0, cr15, [sl, #-4]!
    10cc:	andcc	lr, r6, #3620864	; 0x374000
    10d0:	ble	1f11b24 <__printf_chk@plt+0x1f10e58>
    10d4:	mrrcne	10, 0, r9, r9, cr5	; <UNPREDICTABLE>
    10d8:	tstcs	r0, r6, lsl #2
    10dc:	stmdals	r4, {r0, r4, r6, r7, sl, ip, lr}
    10e0:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    10e4:			; <UNDEFINED> instruction: 0xf0002d00
    10e8:	strbmi	r8, [r8], -pc, asr #2
    10ec:	blx	fe7bd0f8 <__printf_chk@plt+0xfe7bc42c>
    10f0:	ldrdcs	r4, [r1], -pc	; <UNPREDICTABLE>
    10f4:	blmi	ff7e7510 <__printf_chk@plt+0xff7e6844>
    10f8:	andls	r5, r3, #12189696	; 0xba0000
    10fc:			; <UNDEFINED> instruction: 0xf8576011
    1100:			; <UNDEFINED> instruction: 0xf8c88003
    1104:			; <UNDEFINED> instruction: 0xf7ff0000
    1108:	strtmi	pc, [r8], -sp, lsl #31
    110c:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1110:	strmi	r1, [r4], -r1, asr #24
    1114:	blmi	ff6351fc <__printf_chk@plt+0xff634530>
    1118:	msrlt	SPSR_, #14614528	; 0xdf0000
    111c:	msrge	SPSR_, #14614528	; 0xdf0000
    1120:	ldrbtmi	r4, [fp], #1147	; 0x47b
    1124:	ldrbtmi	r9, [sl], #769	; 0x301
    1128:	ldrbtmi	r4, [fp], #-3030	; 0xfffff42a
    112c:	stccs	3, cr9, [lr], #-8
    1130:	strtmi	sp, [r8], -r6, asr #2
    1134:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1138:	strmi	r1, [r4], -r1, asr #24
    113c:	cmnhi	r7, r0	; <UNPREDICTABLE>
    1140:	suble	r2, r9, r3, ror r8
    1144:			; <UNDEFINED> instruction: 0xf000286c
    1148:	blmi	ff3e1424 <__printf_chk@plt+0xff3e0758>
    114c:	ldmpl	lr!, {r1, r2, r3, r5, sp}^
    1150:			; <UNDEFINED> instruction: 0xf7ff6831
    1154:	and	lr, r6, sl, lsl sp
    1158:			; <UNDEFINED> instruction: 0xf7ff4628
    115c:	mcrrne	13, 1, lr, r2, cr12
    1160:			; <UNDEFINED> instruction: 0xf0004604
    1164:	ldmdavs	r1!, {r2, r3, r8, pc}
    1168:			; <UNDEFINED> instruction: 0xf7ff4620
    116c:	stccs	13, cr14, [sl], {14}
    1170:			; <UNDEFINED> instruction: 0xf8d8d1f2
    1174:	strtmi	r3, [r8], -r0
    1178:			; <UNDEFINED> instruction: 0xf8c83301
    117c:			; <UNDEFINED> instruction: 0xf7ff3000
    1180:	mcrrne	13, 0, lr, r3, cr10
    1184:	bicsle	r4, r2, r4, lsl #12
    1188:	ldmpl	fp!, {r6, r7, r8, r9, fp, lr}^
    118c:	adcmi	r6, fp, #1769472	; 0x1b0000
    1190:	strtmi	sp, [r8], -r2
    1194:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1198:	strcs	r9, [r1], #-2563	; 0xfffff5fd
    119c:	andsvs	r2, r3, r0, lsl #6
    11a0:			; <UNDEFINED> instruction: 0xf0014648
    11a4:	bmi	feec06b8 <__printf_chk@plt+0xfeebf9ec>
    11a8:	ldrbtmi	r4, [sl], #-2990	; 0xfffff452
    11ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    11b0:	subsmi	r9, sl, r1, lsl fp
    11b4:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    11b8:	andslt	r4, r3, r0, lsr #12
    11bc:	svchi	0x00f0e8bd
    11c0:			; <UNDEFINED> instruction: 0x46204bb1
    11c4:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    11c8:	ldcl	7, cr15, [lr], {255}	; 0xff
    11cc:	strbmi	lr, [r8], -pc, asr #15
    11d0:	ldc2	0, cr15, [r2, #4]
    11d4:	ldrb	r9, [sp, -r6, lsl #22]!
    11d8:			; <UNDEFINED> instruction: 0xf7ff4628
    11dc:	mcrrne	12, 13, lr, r2, cr12
    11e0:			; <UNDEFINED> instruction: 0xf0004604
    11e4:	stmdacs	pc!, {r1, r3, r4, r8, pc}^	; <UNPREDICTABLE>
    11e8:	blmi	fe9f5218 <__printf_chk@plt+0xfe9f454c>
    11ec:	ldmpl	lr!, {r1, r2, r3, r5, sp}^
    11f0:			; <UNDEFINED> instruction: 0xf7ff6831
    11f4:	ldmdavs	r1!, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    11f8:			; <UNDEFINED> instruction: 0xf7ff2073
    11fc:	ldr	lr, [r2, r6, asr #25]!
    1200:			; <UNDEFINED> instruction: 0xf7ff4628
    1204:	mcrrne	12, 12, lr, r3, cr8
    1208:			; <UNDEFINED> instruction: 0xf0004604
    120c:	stmdacs	sl, {r2, r3, r4, r5, r6, r7, pc}
    1210:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    1214:			; <UNDEFINED> instruction: 0xf8dad010
    1218:	stmdblt	fp!, {r4, ip, sp}^
    121c:	andcs	r4, r3, #157696	; 0x26800
    1220:			; <UNDEFINED> instruction: 0x2101489c
    1224:	ldrbtmi	r5, [r8], #-2302	; 0xfffff702
    1228:			; <UNDEFINED> instruction: 0xf7ff6833
    122c:	ldmdavs	r1!, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    1230:			; <UNDEFINED> instruction: 0xf7ff4620
    1234:	str	lr, [pc, sl, lsr #25]
    1238:	ldrtmi	sl, [r0], -ip, lsl #28
    123c:	stc2	0, cr15, [ip], {1}
    1240:	bls	339264 <__printf_chk@plt+0x338598>
    1244:			; <UNDEFINED> instruction: 0x46281c59
    1248:	ldrbpl	r9, [r4], #269	; 0x10d
    124c:	stc	7, cr15, [r2], #1020	; 0x3fc
    1250:	stccs	6, cr4, [sl], {4}
    1254:			; <UNDEFINED> instruction: 0xf1b4bf18
    1258:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
    125c:	andle	r3, r7, sp, lsl #4
    1260:	rsclt	r4, r4, #805306377	; 0x30000009
    1264:	ldrtmi	sp, [r0], -sp, ror #23
    1268:	stc2l	0, cr15, [r6, #-4]
    126c:	strb	r9, [r8, sp, lsl #22]!
    1270:	ldrdne	pc, [r0], -r8
    1274:			; <UNDEFINED> instruction: 0xf1014293
    1278:			; <UNDEFINED> instruction: 0xf8c80101
    127c:	vaddl.s8	<illegal reg q0.5>, d0, d0
    1280:	bls	32152c <__printf_chk@plt+0x320860>
    1284:	tstls	sp, r9, asr ip
    1288:	ldrbpl	r2, [r1], #266	; 0x10a
    128c:	andcc	lr, sp, #3620864	; 0x374000
    1290:	vrshr.s64	d4, d3, #64
    1294:	bls	321504 <__printf_chk@plt+0x320838>
    1298:	tstls	sp, r9, asr ip
    129c:	ldrbpl	r2, [r1], #256	; 0x100
    12a0:			; <UNDEFINED> instruction: 0xf000980c
    12a4:	ldrtmi	pc, [r0], -r7, lsl #18	; <UNPREDICTABLE>
    12a8:	stc2l	0, cr15, [r0], {1}
    12ac:			; <UNDEFINED> instruction: 0xf7ff4628
    12b0:			; <UNDEFINED> instruction: 0xe766ec72
    12b4:			; <UNDEFINED> instruction: 0xf7ff4628
    12b8:	strmi	lr, [r4], -lr, ror #24
    12bc:			; <UNDEFINED> instruction: 0xf0001c60
    12c0:	stclcs	0, cr8, [r6], #-608	; 0xfffffda0
    12c4:	blmi	1c352f4 <__printf_chk@plt+0x1c34628>
    12c8:	ldmpl	lr!, {r1, r2, r3, r5, sp}^
    12cc:			; <UNDEFINED> instruction: 0xf7ff6831
    12d0:	ldmdavs	r1!, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    12d4:			; <UNDEFINED> instruction: 0xf7ff206c
    12d8:	smlsld	lr, r4, r8, ip
    12dc:			; <UNDEFINED> instruction: 0xf7ff4628
    12e0:	mcrrne	12, 5, lr, r6, cr10
    12e4:	rsbsle	r4, sl, r4, lsl #12
    12e8:	svclt	0x0018280a
    12ec:	andle	r2, fp, r0, lsr #16
    12f0:			; <UNDEFINED> instruction: 0x3010f8db
    12f4:	blmi	192f808 <__printf_chk@plt+0x192eb3c>
    12f8:	stmdals	r2, {r0, r1, r9, sp}
    12fc:	ldmpl	lr!, {r0, r8, sp}^
    1300:			; <UNDEFINED> instruction: 0xf7ff6833
    1304:	ldr	lr, [r2, r8, ror #24]
    1308:	ldrtmi	sl, [r0], -ip, lsl #28
    130c:	stc2	0, cr15, [r4], #-4
    1310:	bls	339334 <__printf_chk@plt+0x338668>
    1314:			; <UNDEFINED> instruction: 0x46281c59
    1318:	ldrbpl	r9, [r4], #269	; 0x10d
    131c:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    1320:	stccs	6, cr4, [sl], {4}
    1324:			; <UNDEFINED> instruction: 0xf1b4bf18
    1328:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
    132c:	andle	r3, r7, sp, lsl #4
    1330:	rsclt	r4, r4, #-1610612727	; 0xa0000009
    1334:	ldrtmi	sp, [r0], -sp, ror #25
    1338:	ldc2l	0, cr15, [lr], {1}
    133c:	strb	r9, [r8, sp, lsl #22]!
    1340:	ldrdne	pc, [r0], -r8
    1344:			; <UNDEFINED> instruction: 0xf101429a
    1348:			; <UNDEFINED> instruction: 0xf8c80101
    134c:	ldcle	0, cr1, [r7, #-0]
    1350:	mrrcne	10, 0, r9, r9, cr12	; <UNPREDICTABLE>
    1354:	tstcs	sl, sp, lsl #2
    1358:	ldmib	sp, {r0, r4, r6, r7, sl, ip, lr}^
    135c:	addsmi	r3, r3, #-805306368	; 0xd0000000
    1360:	bls	337c0c <__printf_chk@plt+0x336f40>
    1364:	tstls	sp, r9, asr ip
    1368:	ldrbpl	r2, [r1], #256	; 0x100
    136c:			; <UNDEFINED> instruction: 0xf001980c
    1370:	bls	33f664 <__printf_chk@plt+0x33e998>
    1374:	stmdbls	r1, {r0, sp}
    1378:	stc	7, cr15, [sl], #1020	; 0x3fc
    137c:	ldmdavs	r1!, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}
    1380:			; <UNDEFINED> instruction: 0xf7ff200a
    1384:	ldrbt	lr, [pc], r2, lsl #24
    1388:	stmdbls	r5, {r3, sl, fp, sp, pc}
    138c:			; <UNDEFINED> instruction: 0xf0004620
    1390:			; <UNDEFINED> instruction: 0x4630f97f
    1394:			; <UNDEFINED> instruction: 0xf7ffae0c
    1398:			; <UNDEFINED> instruction: 0x4601ebbe
    139c:			; <UNDEFINED> instruction: 0xf0004630
    13a0:	blmi	f7f984 <__printf_chk@plt+0xf7ecb8>
    13a4:	ldmdami	sp!, {r1, r4, r5, r9, sl, lr}
    13a8:	ldmpl	fp!, {r0, r5, r9, sl, lr}^
    13ac:			; <UNDEFINED> instruction: 0xf0004478
    13b0:	strcs	pc, [r0], #-2797	; 0xfffff513
    13b4:			; <UNDEFINED> instruction: 0x4630e6f4
    13b8:	ldc2	0, cr15, [lr], {1}
    13bc:	ldrb	r9, [r0, sp, lsl #22]
    13c0:			; <UNDEFINED> instruction: 0xf0014630
    13c4:	blls	380630 <__printf_chk@plt+0x37f964>
    13c8:	ldrtmi	lr, [r0], -r2, asr #15
    13cc:	ldc2	0, cr15, [r4], {1}
    13d0:	strb	r9, [r0, -sp, lsl #22]!
    13d4:			; <UNDEFINED> instruction: 0xf0014630
    13d8:	blls	38061c <__printf_chk@plt+0x37f950>
    13dc:	blmi	abb128 <__printf_chk@plt+0xaba45c>
    13e0:	stmdami	pc!, {r2, r9, sp}	; <UNPREDICTABLE>
    13e4:	ldmpl	fp!, {r0, r8, sp}^
    13e8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    13ec:	bl	ffcbf3f0 <__printf_chk@plt+0xffcbe724>
    13f0:	blmi	97af20 <__printf_chk@plt+0x97a254>
    13f4:	stmdami	fp!, {r0, r1, r9, sp}
    13f8:	ldmpl	fp!, {r0, r8, sp}^
    13fc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1400:	bl	ffa3f404 <__printf_chk@plt+0xffa3e738>
    1404:	blmi	83af0c <__printf_chk@plt+0x83a240>
    1408:	stmdami	r7!, {r2, r9, sp}
    140c:	ldmpl	fp!, {r0, r8, sp}^
    1410:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1414:	bl	ff7bf418 <__printf_chk@plt+0xff7be74c>
    1418:	blmi	6faef8 <__printf_chk@plt+0x6fa22c>
    141c:	stmdami	r3!, {r0, r1, r9, sp}
    1420:	ldmpl	fp!, {r0, r8, sp}^
    1424:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1428:	bl	ff53f42c <__printf_chk@plt+0xff53e760>
    142c:	blmi	5baee4 <__printf_chk@plt+0x5ba218>
    1430:	ldmdami	pc, {r1, r9, sp}	; <UNPREDICTABLE>
    1434:	ldmpl	fp!, {r0, r8, sp}^
    1438:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    143c:	bl	ff2bf440 <__printf_chk@plt+0xff2be774>
    1440:			; <UNDEFINED> instruction: 0xf7ffe6a2
    1444:			; <UNDEFINED> instruction: 0x4630eb94
    1448:	blx	ffc3d456 <__printf_chk@plt+0xffc3c78a>
    144c:			; <UNDEFINED> instruction: 0xf0014648
    1450:			; <UNDEFINED> instruction: 0xf7fffbed
    1454:			; <UNDEFINED> instruction: 0x4630eb92
    1458:	blx	ffa3d466 <__printf_chk@plt+0xffa3c79a>
    145c:	udf	#24182	; 0x5e76
    1460:	andeq	r4, r1, lr, ror #28
    1464:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1468:	andeq	r4, r1, r6, lsl #31
    146c:	andeq	r4, r1, sl, asr #28
    1470:	ldrdeq	r0, [r0], -r8
    1474:	strheq	r0, [r0], -ip
    1478:	andeq	r3, r0, r0, lsl #15
    147c:	strdeq	r4, [r1], -lr
    1480:	strdeq	r4, [r1], -sl
    1484:	andeq	r3, r0, lr, ror r7
    1488:	andeq	r0, r0, r4, ror #1
    148c:	andeq	r0, r0, ip, lsr #1
    1490:	andeq	r4, r1, r2, asr sp
    1494:	andeq	r3, r0, r6, ror r6
    1498:	andeq	r0, r0, ip, asr #1
    149c:	ldrdeq	r3, [r0], -ip
    14a0:	ldrdeq	r3, [r0], -r0
    14a4:			; <UNDEFINED> instruction: 0x000034b4
    14a8:			; <UNDEFINED> instruction: 0x000034b0
    14ac:	muleq	r0, r0, r4
    14b0:	andeq	r3, r0, r4, ror r4
    14b4:	blmi	1653e1c <__printf_chk@plt+0x1653150>
    14b8:	svcmi	0x00f0e92d
    14bc:	addlt	r4, r7, sl, ror r4
    14c0:	ldrsbhi	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    14c4:	strmi	r4, [r4], -r6, lsl #12
    14c8:	ldrbtmi	r9, [r8], #1
    14cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    14d0:			; <UNDEFINED> instruction: 0xf04f9305
    14d4:	stmdavc	r3, {r8, r9}
    14d8:	tstle	r3, r0, lsr #22
    14dc:	svccc	0x0001f814
    14e0:	rscsle	r2, fp, r0, lsr #22
    14e4:	bleq	23d920 <__printf_chk@plt+0x23cc54>
    14e8:			; <UNDEFINED> instruction: 0xf0014658
    14ec:	stmdavc	r5!, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    14f0:	bicseq	pc, pc, #5
    14f4:	svclt	0x00182b00
    14f8:	subsle	r2, r3, sl, lsl #26
    14fc:	ldmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    1500:	beq	83d644 <__printf_chk@plt+0x83c978>
    1504:	ldmib	sp, {r0, r1, r2, r3, sp, lr, pc}^
    1508:	addsmi	r3, r3, #805306368	; 0x30000000
    150c:	bls	b7dd8 <__printf_chk@plt+0xb710c>
    1510:	tstls	r3, r9, asr ip
    1514:	stmdavc	r5!, {r0, r2, r4, r6, r7, sl, ip, lr}^
    1518:			; <UNDEFINED> instruction: 0xf0053401
    151c:	blcs	24a0 <__printf_chk@plt+0x17d4>
    1520:	stccs	15, cr11, [sl, #-96]	; 0xffffffa0
    1524:	ldclcs	0, cr13, [ip, #-248]	; 0xffffff08
    1528:	stmdavc	r3!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    152c:	blcs	170e538 <__printf_chk@plt+0x170d86c>
    1530:	blcs	19755f0 <__printf_chk@plt+0x1974924>
    1534:	blcs	8355ec <__printf_chk@plt+0x834920>
    1538:	blmi	eb55c0 <__printf_chk@plt+0xeb48f4>
    153c:	ldmdami	sl!, {r0, r1, r9, sp}
    1540:			; <UNDEFINED> instruction: 0xf8582101
    1544:	ldrbtmi	r4, [r8], #-3
    1548:			; <UNDEFINED> instruction: 0xf7ff6823
    154c:	stmdavs	r1!, {r2, r6, r8, r9, fp, sp, lr, pc}
    1550:			; <UNDEFINED> instruction: 0xf7ff4630
    1554:			; <UNDEFINED> instruction: 0x4658eb98
    1558:	blx	1a3d566 <__printf_chk@plt+0x1a3c89a>
    155c:	blmi	bd3e30 <__printf_chk@plt+0xbd3164>
    1560:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1564:	blls	15b5d4 <__printf_chk@plt+0x15a908>
    1568:	qdaddle	r4, sl, lr
    156c:	pop	{r0, r1, r2, ip, sp, pc}
    1570:	usub8mi	r8, r8, r0
    1574:	blx	ff03d582 <__printf_chk@plt+0xff03c8b6>
    1578:	strb	r9, [r8, r3, lsl #22]
    157c:	andcc	lr, r3, #3620864	; 0x374000
    1580:	ble	c91fd4 <__printf_chk@plt+0xc91308>
    1584:	mrrcne	10, 0, r9, r9, cr2	; <UNPREDICTABLE>
    1588:			; <UNDEFINED> instruction: 0xf8029103
    158c:	strb	sl, [r2, r3]
    1590:	andcc	lr, r3, #3620864	; 0x374000
    1594:	sfmle	f4, 4, [r3, #-616]!	; 0xfffffd98
    1598:	mrrcne	10, 0, r9, r9, cr2	; <UNPREDICTABLE>
    159c:			; <UNDEFINED> instruction: 0xf8029103
    15a0:	ldr	r9, [r8, r3]!
    15a4:	blcs	281b8 <__printf_chk@plt+0x274ec>
    15a8:	bls	138ccc <__printf_chk@plt+0x138000>
    15ac:	ble	852000 <__printf_chk@plt+0x851334>
    15b0:	mrrcne	8, 0, r9, sp, cr2
    15b4:	strcs	r4, [r0], #-2334	; 0xfffff6e2
    15b8:	strls	r4, [r3, #-2590]	; 0xfffff5e2
    15bc:			; <UNDEFINED> instruction: 0xf85854c4
    15c0:			; <UNDEFINED> instruction: 0xf8585001
    15c4:	stmdals	r2, {r1, ip, sp}
    15c8:	ldmdavs	pc, {r2, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
    15cc:	cdpne	3, 6, cr9, cr3, cr1, {0}
    15d0:			; <UNDEFINED> instruction: 0xf7ff602b
    15d4:	ldmiblt	r0, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    15d8:	movwcc	r6, #6187	; 0x182b
    15dc:	str	r6, [ip, fp, lsr #32]!
    15e0:			; <UNDEFINED> instruction: 0xf0014658
    15e4:	blls	100410 <__printf_chk@plt+0xff744>
    15e8:			; <UNDEFINED> instruction: 0x4658e7d6
    15ec:	blx	fe13d5fa <__printf_chk@plt+0xfe13c92e>
    15f0:	strb	r9, [r7, r3, lsl #22]
    15f4:			; <UNDEFINED> instruction: 0xf0014658
    15f8:	blls	1003fc <__printf_chk@plt+0xff730>
    15fc:	blls	7b564 <__printf_chk@plt+0x7a898>
    1600:	andsvs	r6, pc, ip, lsr #32
    1604:	stc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    1608:			; <UNDEFINED> instruction: 0xf7ffe7a5
    160c:			; <UNDEFINED> instruction: 0x4658eab0
    1610:	blx	33d61e <__printf_chk@plt+0x33c952>
    1614:	b	fec3f618 <__printf_chk@plt+0xfec3e94c>
    1618:	andeq	r4, r1, r0, asr #20
    161c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1620:	andeq	r4, r1, r2, lsr sl
    1624:	andeq	r0, r0, r4, ror #1
    1628:	andeq	r3, r0, r6, asr r3
    162c:	muleq	r1, ip, r9
    1630:	strheq	r0, [r0], -ip
    1634:	ldrdeq	r0, [r0], -r8
    1638:			; <UNDEFINED> instruction: 0x460bb530
    163c:	addlt	r4, r3, pc, lsl #26
    1640:	strmi	r4, [r4], -pc, lsl #20
    1644:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1648:	orrslt	r6, sl, r2, lsl r8
    164c:	tstls	r1, sp, lsl #16
    1650:	stmdapl	sp!, {r0, r2, r3, r8, fp, lr}
    1654:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    1658:	cdp2	0, 14, cr15, cr6, cr1, {0}
    165c:	stmdbmi	fp, {r0, r8, r9, fp, ip, pc}
    1660:	stmdavs	r8!, {r1, r5, r9, sl, lr}
    1664:			; <UNDEFINED> instruction: 0xf0014479
    1668:	stmdavs	r8!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    166c:	b	ffc3f670 <__printf_chk@plt+0xffc3e9a4>
    1670:	b	193f674 <__printf_chk@plt+0x193e9a8>
    1674:	stmiapl	sp!, {r0, r1, r9, fp, lr}
    1678:	svclt	0x0000e7f1
    167c:			; <UNDEFINED> instruction: 0x000148b8
    1680:	andeq	r0, r0, r0, asr #1
    1684:	andeq	r0, r0, r8, asr #1
    1688:	andeq	r3, r0, r4, ror #5
    168c:	ldrdeq	r3, [r0], -ip
    1690:	andvs	r2, r3, r1, lsl #6
    1694:	addvs	fp, r1, r9, lsl #2
    1698:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
    169c:	addvs	r4, r1, r9, ror r4
    16a0:	svclt	0x00004770
    16a4:	ldrdeq	r3, [r0], -r0
    16a8:	andvs	r2, r2, r0, lsl #4
    16ac:	svclt	0x00004770
    16b0:	addvs	r2, r1, r3, lsl #4
    16b4:	ldrbmi	r6, [r0, -r2]!
    16b8:	addvs	r2, r1, r4, lsl #4
    16bc:	ldrbmi	r6, [r0, -r2]!
    16c0:	andvc	r2, r1, #536870912	; 0x20000000
    16c4:	ldrbmi	r6, [r0, -r2]!
    16c8:	sfm	f2, 4, [r0, #20]
    16cc:	andvs	r0, r2, r2, lsl #22
    16d0:	svclt	0x00004770
    16d4:	blx	fec1b6dc <__printf_chk@plt+0xfec1aa10>
    16d8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    16dc:	svclt	0x00004770
    16e0:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    16e4:			; <UNDEFINED> instruction: 0x4c193b01
    16e8:	blcs	1128e0 <__printf_chk@plt+0x111c14>
    16ec:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    16f0:	strne	pc, [lr], -r3
    16f4:	andeq	r2, r3, lr, lsl r8
    16f8:	ldmib	r0, {r0, r2, r4, r8, sl, fp, lr}^
    16fc:	ldmdbmi	r5, {r1, r8, r9, sp}
    1700:	ldrbtmi	r5, [r9], #-2400	; 0xfffff6a0
    1704:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    1708:			; <UNDEFINED> instruction: 0xf0016800
    170c:	blmi	431148 <__printf_chk@plt+0x43047c>
    1710:	stmiapl	r3!, {r7, fp, sp, lr}^
    1714:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    1718:			; <UNDEFINED> instruction: 0xf7ff6819
    171c:	blmi	3301e8 <__printf_chk@plt+0x32f51c>
    1720:	stmiapl	r3!, {r9, fp, ip, sp, lr}^
    1724:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    1728:			; <UNDEFINED> instruction: 0xf7ff6819
    172c:	stmvs	r0, {r0, r1, r3, r5, r9, fp, ip, sp, pc}
    1730:	cdp2	0, 8, cr15, cr4, cr0, {0}
    1734:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    1738:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    173c:			; <UNDEFINED> instruction: 0xf7ff6819
    1740:	stmvs	r0, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, pc}
    1744:	cdp2	0, 11, cr15, cr4, cr0, {0}
    1748:	ldcllt	7, cr14, [r0, #-976]!	; 0xfffffc30
    174c:	andeq	r4, r1, r4, lsl r8
    1750:	andeq	r0, r0, r8, asr #1
    1754:	andeq	r3, r0, r2, ror r2
    1758:	svcmi	0x00f0e92d
    175c:	ldcmi	0, cr11, [r5, #-524]!	; 0xfffffdf4
    1760:	movwls	r4, #5636	; 0x1604
    1764:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    1768:			; <UNDEFINED> instruction: 0x4698d05d
    176c:			; <UNDEFINED> instruction: 0xf8134603
    1770:			; <UNDEFINED> instruction: 0xb3200b01
    1774:	ldrdls	pc, [r0], #143	; 0x8f
    1778:			; <UNDEFINED> instruction: 0xf8df460e
    177c:	ldrmi	fp, [r7], -r0, asr #1
    1780:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    1784:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    1788:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
    178c:	stmdavc	r3!, {r2, r4, r5, r8, ip, lr, pc}^
    1790:	blcc	94e7a0 <__printf_chk@plt+0x94dad4>
    1794:	stmdale	r9, {r1, r2, r3, r8, r9, fp, sp}
    1798:			; <UNDEFINED> instruction: 0xf003e8df
    179c:	stmdaeq	r8, {r0, r1, r2, r5, fp}
    17a0:	stmdaeq	r8, {r3, fp}
    17a4:	stmdaeq	r8, {r3, fp}
    17a8:	andseq	r1, r4, r1, lsr #22
    17ac:	rsbscs	r4, r8, r9, asr #12
    17b0:			; <UNDEFINED> instruction: 0xff42f7ff
    17b4:			; <UNDEFINED> instruction: 0xf8134623
    17b8:	stmdacs	r0, {r0, r8, r9, fp}
    17bc:	andlt	sp, r3, r5, ror #3
    17c0:	svchi	0x00f0e8bd
    17c4:	ldrdcc	pc, [r0], -r8
    17c8:	strbmi	fp, [r0], -fp, ror #3
    17cc:			; <UNDEFINED> instruction: 0xff88f7ff
    17d0:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    17d4:			; <UNDEFINED> instruction: 0x4638b313
    17d8:			; <UNDEFINED> instruction: 0xff82f7ff
    17dc:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    17e0:			; <UNDEFINED> instruction: 0x4630b1b3
    17e4:			; <UNDEFINED> instruction: 0xff7cf7ff
    17e8:	blmi	5bb780 <__printf_chk@plt+0x5baab4>
    17ec:	stmiapl	fp!, {r0, r2, r5, sp}^
    17f0:			; <UNDEFINED> instruction: 0xf7ff6819
    17f4:	ldrb	lr, [sp, sl, ror #19]
    17f8:			; <UNDEFINED> instruction: 0x461c4a12
    17fc:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    1800:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1804:			; <UNDEFINED> instruction: 0x4659e7d6
    1808:			; <UNDEFINED> instruction: 0xf7ff2074
    180c:	bfi	pc, r5, (invalid: 30:28)	; <UNPREDICTABLE>
    1810:	rsbcs	r4, ip, sp, lsl #18
    1814:			; <UNDEFINED> instruction: 0xf7ff4479
    1818:	strb	pc, [r2, pc, lsl #30]!	; <UNPREDICTABLE>
    181c:	rsbscs	r4, r0, r1, asr r6
    1820:			; <UNDEFINED> instruction: 0xff0af7ff
    1824:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1828:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    182c:			; <UNDEFINED> instruction: 0xff04f7ff
    1830:	cdple	8, 15, cr7, cr15, cr3, {1}
    1834:	muleq	r1, r8, r7
    1838:	strdeq	r3, [r0], -r4
    183c:	strdeq	r3, [r0], -r2
    1840:	strdeq	r3, [r0], -r0
    1844:	andeq	r0, r0, r8, asr #1
    1848:	andeq	r3, r0, r4, ror #2
    184c:	andeq	r3, r0, lr, asr #2
    1850:	svcmi	0x00f0e92d
    1854:	mcrrmi	0, 8, fp, r4, cr5
    1858:			; <UNDEFINED> instruction: 0xf8df4617
    185c:	bicsmi	ip, r2, #16, 2
    1860:	svceq	0x00d2447c
    1864:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, lr}
    1868:	sadd16mi	fp, r3, r4
    186c:			; <UNDEFINED> instruction: 0xf8542300
    1870:	ldmib	sp, {r2, r3, ip, lr}^
    1874:	ldmib	sp, {r1, r2, r3, r8, fp, pc}^
    1878:	strls	sl, [r2, #-2832]	; 0xfffff4f0
    187c:	bls	93098 <__printf_chk@plt+0x923cc>
    1880:	ldmdavs	r2, {r0, r1, r8, ip, pc}
    1884:	subsle	r2, r9, r0, lsl #20
    1888:	movwls	r4, #10297	; 0x2839
    188c:	stmdapl	r4!, {r0, r3, r4, r5, r8, fp, lr}
    1890:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    1894:	stc2l	0, cr15, [r8, #4]
    1898:	orrlt	r9, r3, r2, lsl #22
    189c:	blcs	b5f950 <__printf_chk@plt+0xb5ec84>
    18a0:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}^
    18a4:			; <UNDEFINED> instruction: 0x4d34b90b
    18a8:	blls	d2aa4 <__printf_chk@plt+0xd1dd8>
    18ac:	blcs	1b934 <__printf_chk@plt+0x1ac68>
    18b0:	ldmdbmi	r2!, {r1, r2, r3, r6, ip, lr, pc}
    18b4:	strls	r4, [r0, -sl, lsr #12]
    18b8:			; <UNDEFINED> instruction: 0xf0014479
    18bc:	stmdavs	r1!, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    18c0:			; <UNDEFINED> instruction: 0xf7ff2020
    18c4:	mvnslt	lr, r2, lsl #19
    18c8:			; <UNDEFINED> instruction: 0xd1272e02
    18cc:	andcs	r4, ip, #44, 16	; 0x2c0000
    18d0:	tstcs	r1, r3, lsr #16
    18d4:			; <UNDEFINED> instruction: 0xf7ff4478
    18d8:	stmdavs	r1!, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    18dc:			; <UNDEFINED> instruction: 0xf7ff2020
    18e0:			; <UNDEFINED> instruction: 0x465be974
    18e4:			; <UNDEFINED> instruction: 0x46494652
    18e8:			; <UNDEFINED> instruction: 0xf7ff4640
    18ec:	stmdavs	r1!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    18f0:			; <UNDEFINED> instruction: 0xf7ff200a
    18f4:	stmdavs	r0!, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    18f8:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18fc:	pop	{r0, r2, ip, sp, pc}
    1900:			; <UNDEFINED> instruction: 0xf0004ff0
    1904:	ldmdami	pc, {r0, r1, r3, r5, r6, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
    1908:	stmdavs	r3!, {r0, r8, sp}
    190c:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
    1910:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1914:	eorcs	r6, r0, r1, lsr #16
    1918:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    191c:			; <UNDEFINED> instruction: 0x4652465b
    1920:	strbmi	r4, [r0], -r9, asr #12
    1924:			; <UNDEFINED> instruction: 0xff18f7ff
    1928:	andcs	r6, sl, r1, lsr #16
    192c:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1930:	andlt	r6, r5, r0, lsr #16
    1934:	svcmi	0x00f0e8bd
    1938:	stmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    193c:	blmi	32fd90 <__printf_chk@plt+0x32f0c4>
    1940:	strb	r5, [r0, r4, ror #17]
    1944:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
    1948:	blcs	b5f9fc <__printf_chk@plt+0xb5ed30>
    194c:	str	sp, [r8, sp, lsr #3]!
    1950:	ldrtmi	r4, [fp], -sp, lsl #18
    1954:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    1958:	stc2l	0, cr15, [r6, #-4]!
    195c:	eorcs	r6, r0, r1, lsr #16
    1960:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1964:	svclt	0x0000e7af
    1968:	muleq	r1, ip, r6
    196c:	andeq	r0, r0, r0, asr #1
    1970:	andeq	r0, r0, r8, asr #1
    1974:	andeq	r3, r0, r0, lsr #2
    1978:	strdeq	r3, [r0], -r4
    197c:	strdeq	r3, [r0], -ip
    1980:	strdeq	r3, [r0], -r4
    1984:	andeq	r3, r0, sl, asr #1
    1988:	andeq	r3, r0, sl, rrx
    198c:			; <UNDEFINED> instruction: 0x4605b5f0
    1990:	strmi	r4, [lr], -lr, lsl #24
    1994:	ldrmi	r4, [r7], -lr, lsl #16
    1998:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    199c:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    19a0:	strtmi	fp, [r2], -r7, lsl #1
    19a4:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    19a8:	ldmdapl	r2, {r0, r8, r9, sp}^
    19ac:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    19b0:	andls	r6, r5, #65536	; 0x10000
    19b4:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    19b8:	stmib	sp, {fp, sp, lr}^
    19bc:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    19c0:			; <UNDEFINED> instruction: 0xf7ff5600
    19c4:	andlt	pc, r7, r5, asr #30
    19c8:	svclt	0x0000bdf0
    19cc:	andeq	r4, r1, r2, ror #10
    19d0:	andeq	r0, r0, r0, ror #1
    19d4:	ldrdeq	r0, [r0], -r8
    19d8:	strheq	r0, [r0], -ip
    19dc:			; <UNDEFINED> instruction: 0x4605b5f0
    19e0:	strmi	r4, [lr], -lr, lsl #24
    19e4:	ldrmi	r4, [r7], -lr, lsl #16
    19e8:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    19ec:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    19f0:	strtmi	fp, [r2], -r7, lsl #1
    19f4:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    19f8:	ldmdapl	r2, {r8, r9, sp}^
    19fc:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    1a00:	andls	r6, r5, #65536	; 0x10000
    1a04:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    1a08:	stmib	sp, {fp, sp, lr}^
    1a0c:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    1a10:			; <UNDEFINED> instruction: 0xf7ff5600
    1a14:	andlt	pc, r7, sp, lsl pc	; <UNPREDICTABLE>
    1a18:	svclt	0x0000bdf0
    1a1c:	andeq	r4, r1, r2, lsl r5
    1a20:	andeq	r0, r0, r0, ror #1
    1a24:	ldrdeq	r0, [r0], -r8
    1a28:	strheq	r0, [r0], -ip
    1a2c:			; <UNDEFINED> instruction: 0x4605b5f0
    1a30:	strmi	r4, [lr], -lr, lsl #24
    1a34:	ldrmi	r4, [r7], -lr, lsl #16
    1a38:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    1a3c:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    1a40:	strtmi	fp, [r2], -r7, lsl #1
    1a44:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    1a48:	ldmdapl	r2, {r1, r8, r9, sp}^
    1a4c:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    1a50:	andls	r6, r5, #65536	; 0x10000
    1a54:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    1a58:	stmib	sp, {fp, sp, lr}^
    1a5c:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    1a60:			; <UNDEFINED> instruction: 0xf7ff5600
    1a64:	strdlt	pc, [r7], -r5
    1a68:	svclt	0x0000bdf0
    1a6c:	andeq	r4, r1, r2, asr #9
    1a70:	andeq	r0, r0, r0, ror #1
    1a74:	ldrdeq	r0, [r0], -r8
    1a78:	strheq	r0, [r0], -ip
    1a7c:	addlt	fp, r5, r0, lsr r5
    1a80:	strpl	lr, [r8], #-2525	; 0xfffff623
    1a84:	strmi	r9, [sl], -r0, lsl #4
    1a88:	stmib	sp, {r8, sp}^
    1a8c:	movwcs	r3, #5377	; 0x1501
    1a90:			; <UNDEFINED> instruction: 0xf7ff9403
    1a94:	ldrdlt	pc, [r5], -sp
    1a98:	svclt	0x0000bd30
    1a9c:	addlt	fp, r5, r0, lsr r5
    1aa0:	strpl	lr, [r8], #-2525	; 0xfffff623
    1aa4:	movwcs	r9, #769	; 0x301
    1aa8:	strmi	r9, [sl], -r0, lsl #4
    1aac:	ldrmi	r9, [r9], -r2, lsl #10
    1ab0:			; <UNDEFINED> instruction: 0xf7ff9403
    1ab4:	andlt	pc, r5, sp, asr #29
    1ab8:	svclt	0x0000bd30
    1abc:	addlt	fp, r5, r0, lsr r5
    1ac0:	strpl	lr, [r8], #-2525	; 0xfffff623
    1ac4:	strmi	r9, [sl], -r0, lsl #4
    1ac8:	stmib	sp, {r8, sp}^
    1acc:	movwcs	r3, #9473	; 0x2501
    1ad0:			; <UNDEFINED> instruction: 0xf7ff9403
    1ad4:			; <UNDEFINED> instruction: 0xb005febd
    1ad8:	svclt	0x0000bd30
    1adc:	strlt	r2, [r8, #-3]
    1ae0:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ae4:	svcmi	0x00f0e92d
    1ae8:	ldmib	r1, {r0, r1, r3, r7, r9, sl, lr}^
    1aec:			; <UNDEFINED> instruction: 0xf8d18608
    1af0:	ldrmi	lr, [r0, #0]!
    1af4:	ldrbmi	fp, [r6, #-4024]!	; 0xfffff048
    1af8:	bl	319f8 <__printf_chk@plt+0x30d2c>
    1afc:	ldrbtmi	r0, [r7], -r6, lsl #25
    1b00:	ble	793414 <__printf_chk@plt+0x792748>
    1b04:	bl	fe9889f4 <__printf_chk@plt+0xfe987d28>
    1b08:	strbmi	r0, [sl, #-2307]	; 0xfffff6fd
    1b0c:	bl	fe9f8f9c <__printf_chk@plt+0xfe9f82d0>
    1b10:	ldrmi	r0, [r9], #1801	; 0x709
    1b14:	addeq	lr, r3, #0, 22
    1b18:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}
    1b1c:	streq	lr, [r7], #2816	; 0xb00
    1b20:	ldmdavs	r5, {r0, r5, fp, sp, lr}
    1b24:	blne	13fc34 <__printf_chk@plt+0x13ef68>
    1b28:			; <UNDEFINED> instruction: 0xf8444591
    1b2c:	mvnsle	r5, r4, lsl #22
    1b30:	svclt	0x00d442b7
    1b34:	andcs	r2, r1, #0, 4
    1b38:	svclt	0x00a842b3
    1b3c:	bcs	a344 <__printf_chk@plt+0x9678>
    1b40:	bl	febb62c8 <__printf_chk@plt+0xfebb55fc>
    1b44:			; <UNDEFINED> instruction: 0xf8cb0606
    1b48:	strbmi	lr, [r6], #-36	; 0xffffffdc
    1b4c:	eorvs	pc, r0, fp, asr #17
    1b50:	svchi	0x00f0e8bd
    1b54:	beq	fc764 <__printf_chk@plt+0xfba98>
    1b58:	orreq	lr, r3, #0, 22
    1b5c:	bl	134ec <__printf_chk@plt+0x12820>
    1b60:	ldmdavs	r4, {r1, r3, r7, r8, fp}
    1b64:			; <UNDEFINED> instruction: 0xf843681d
    1b68:	ldrmi	r4, [r9, #2820]	; 0xb04
    1b6c:	blpl	13fc7c <__printf_chk@plt+0x13efb0>
    1b70:			; <UNDEFINED> instruction: 0x4653d1f7
    1b74:	svclt	0x0000e7dc
    1b78:	svcmi	0x00f0e92d
    1b7c:			; <UNDEFINED> instruction: 0x4692b091
    1b80:	ldcls	8, cr7, [sp], {18}
    1b84:	movwls	r2, #14906	; 0x3a3a
    1b88:	stmdavs	r5!, {r1, r8, ip, pc}^
    1b8c:	movwcs	fp, #3852	; 0xf0c
    1b90:	cfmadd32ne	mvax1, mvfx4, mvfx6, mvfx11
    1b94:			; <UNDEFINED> instruction: 0xf8df9304
    1b98:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    1b9c:	vcgt.u8	d25, d0, d5
    1ba0:	stmdavs	r3!, {r2, r6, r7, pc}
    1ba4:	rscvs	r2, r2, r0, lsl #4
    1ba8:	cmple	r5, r0, lsl #22
    1bac:	eorvs	r2, r3, r1, lsl #6
    1bb0:	andcs	r6, r0, #805306374	; 0x30000006
    1bb4:	blls	71a448 <__printf_chk@plt+0x71977c>
    1bb8:	blcs	1a148 <__printf_chk@plt+0x1947c>
    1bbc:	addshi	pc, r7, r0
    1bc0:	mvnvs	r2, r1, lsl #6
    1bc4:	mulne	r0, sl, r8
    1bc8:			; <UNDEFINED> instruction: 0xf000292d
    1bcc:	stmdbcs	fp!, {r0, r1, r2, r5, r7, r8, pc}
    1bd0:			; <UNDEFINED> instruction: 0x61a2bf1c
    1bd4:	tstle	r3, r3, lsr #2
    1bd8:	beq	7e008 <__printf_chk@plt+0x7d33c>
    1bdc:			; <UNDEFINED> instruction: 0x612361a2
    1be0:	bvs	18dbc70 <__printf_chk@plt+0x18dafa4>
    1be4:	bvs	8d2638 <__printf_chk@plt+0x8d196c>
    1be8:	rsbvs	fp, r2, #200, 30	; 0x320
    1bec:	stmibvs	r3!, {r1, r3, r4, r7, r9, lr}
    1bf0:	eorvs	fp, r2, #184, 30	; 0x2e0
    1bf4:			; <UNDEFINED> instruction: 0xf0002b01
    1bf8:	addsmi	r8, r6, #155	; 0x9b
    1bfc:	addshi	pc, r0, r0
    1c00:			; <UNDEFINED> instruction: 0xf8509802
    1c04:	stmdavc	fp!, {r1, r5, ip, lr}
    1c08:	cmnle	r2, sp, lsr #22
    1c0c:	blcs	b5fdc0 <__printf_chk@plt+0xb5f0f4>
    1c10:	stmiavc	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    1c14:	cmple	ip, r0, lsl #22
    1c18:	andcc	r6, r1, #143360	; 0x23000
    1c1c:	eorvs	r6, r2, r1, ror #20
    1c20:			; <UNDEFINED> instruction: 0xf000428b
    1c24:	addmi	r8, sl, #0, 4
    1c28:	strtmi	sp, [r1], -r3
    1c2c:			; <UNDEFINED> instruction: 0xff5af7ff
    1c30:	rsbvs	r6, r6, #143360	; 0x23000
    1c34:	rsbs	r6, r5, r6, lsr #32
    1c38:	bcs	1c0c8 <__printf_chk@plt+0x1b3fc>
    1c3c:	stmdbvs	r5!, {r3, r4, r5, r7, ip, lr, pc}^
    1c40:	sbcle	r2, sp, r0, lsl #26
    1c44:	blcs	1fcf8 <__printf_chk@plt+0x1f02c>
    1c48:	blls	f5f78 <__printf_chk@plt+0xf52ac>
    1c4c:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    1c50:	movwls	r9, #31234	; 0x7a02
    1c54:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    1c58:	stmib	sp, {r0, r4, r6, fp, ip, sp, lr}^
    1c5c:	addseq	r3, fp, r9, lsl #4
    1c60:	movwls	r2, #59693	; 0xe92d
    1c64:	ldrmi	r9, [r3], -r8, lsl #2
    1c68:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    1c6c:	cmplt	sl, fp, lsl sl
    1c70:	blcs	1fee4 <__printf_chk@plt+0x1f218>
    1c74:	rscshi	pc, fp, r0, asr #32
    1c78:			; <UNDEFINED> instruction: 0xf7ff4650
    1c7c:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    1c80:	rscshi	pc, r5, r0
    1c84:	cmnvs	r7, pc, ror #24
    1c88:	mulhi	r0, r5, r8
    1c8c:			; <UNDEFINED> instruction: 0x46414650
    1c90:			; <UNDEFINED> instruction: 0xf7ff46c1
    1c94:	stmdavc	fp!, {r4, fp, sp, lr, pc}^
    1c98:	rsbsle	r2, fp, r0, lsl #22
    1c9c:	svceq	0x003af1b8
    1ca0:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    1ca4:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    1ca8:	stmdavc	r3, {r1, fp, ip, sp, lr}^
    1cac:	rsbsle	r2, r5, r7, asr sl
    1cb0:	tstle	r8, sl, lsr fp
    1cb4:	stmdavc	sl!, {r0, r1, r7, fp, ip, sp, lr}^
    1cb8:			; <UNDEFINED> instruction: 0xf0002b3a
    1cbc:	stmdavs	r3!, {r1, r2, r3, r5, r7, r8, pc}
    1cc0:			; <UNDEFINED> instruction: 0xf0002a00
    1cc4:	movwcc	r8, #4547	; 0x11c3
    1cc8:	eorvs	r6, r3, r7, ror #1
    1ccc:	cmnvs	r3, r0, lsl #6
    1cd0:	stmdavc	fp!, {r0, r3, sp, lr, pc}
    1cd4:	suble	r2, sp, sp, lsr #22
    1cd8:	teqlt	r3, #2670592	; 0x28c000
    1cdc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ce0:	rscvs	r3, r5, r1, lsl #4
    1ce4:	strbmi	r6, [r8], -r2, lsr #32
    1ce8:	pop	{r0, r4, ip, sp, pc}
    1cec:			; <UNDEFINED> instruction: 0xf8df8ff0
    1cf0:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
    1cf4:	svc	0x00ccf7fe
    1cf8:			; <UNDEFINED> instruction: 0xf0002800
    1cfc:	movwcs	r8, #4257	; 0x10a1
    1d00:			; <UNDEFINED> instruction: 0xf89a61e3
    1d04:	stmdbvs	r5!, {ip, sp}^
    1d08:			; <UNDEFINED> instruction: 0xf0002b2d
    1d0c:	blcs	ae1fc0 <__printf_chk@plt+0xae12f4>
    1d10:	blls	731988 <__printf_chk@plt+0x730cbc>
    1d14:			; <UNDEFINED> instruction: 0xf00061a3
    1d18:	movwcs	r8, #4256	; 0x10a0
    1d1c:	str	r6, [pc, r3, lsr #2]
    1d20:			; <UNDEFINED> instruction: 0x3608e9d4
    1d24:	svclt	0x001842b3
    1d28:			; <UNDEFINED> instruction: 0xf04f6023
    1d2c:			; <UNDEFINED> instruction: 0xe7da39ff
    1d30:	movwne	lr, #35284	; 0x89d4
    1d34:			; <UNDEFINED> instruction: 0xd07e4299
    1d38:	mulle	r4, sl, r2
    1d3c:	strtmi	r9, [r1], -r2, lsl #16
    1d40:	mrc2	7, 6, pc, cr0, cr15, {7}
    1d44:	addsmi	r6, lr, #2293760	; 0x230000
    1d48:	rschi	pc, lr, r0, asr #6
    1d4c:	bl	a855c <__printf_chk@plt+0xa7890>
    1d50:	and	r0, r4, r3, lsl #3
    1d54:	eorvs	r3, r3, r1, lsl #6
    1d58:			; <UNDEFINED> instruction: 0xf00042b3
    1d5c:			; <UNDEFINED> instruction: 0xf85180e5
    1d60:	ldmdavc	r0, {r2, r8, r9, fp, sp}
    1d64:	mvnsle	r2, sp, lsr #16
    1d68:	bcs	1feb8 <__printf_chk@plt+0x1f1ec>
    1d6c:	stmdavs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}
    1d70:	strb	r6, [r2, -r3, ror #4]
    1d74:	blcs	1ff28 <__printf_chk@plt+0x1f25c>
    1d78:			; <UNDEFINED> instruction: 0xf1a3d0ae
    1d7c:	bls	c2a38 <__printf_chk@plt+0xc1d6c>
    1d80:			; <UNDEFINED> instruction: 0xf383fab3
    1d84:	bcs	42f8 <__printf_chk@plt+0x362c>
    1d88:	movwcs	fp, #3848	; 0xf08
    1d8c:	ldrmi	r3, [sp], #-769	; 0xfffffcff
    1d90:	ldrb	r6, [sl, -r5, ror #2]
    1d94:	movwcc	r6, #6179	; 0x1823
    1d98:	ldrb	r6, [pc, -r3, lsr #32]!
    1d9c:	orrle	r2, r7, fp, lsr fp
    1da0:	stmdavs	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}
    1da4:			; <UNDEFINED> instruction: 0xf0002a00
    1da8:	movwcc	r8, #4502	; 0x1196
    1dac:	eorvs	r6, r3, r7, ror #1
    1db0:	ldmdavc	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}
    1db4:	svclt	0x00182d00
    1db8:			; <UNDEFINED> instruction: 0xf0002d3d
    1dbc:			; <UNDEFINED> instruction: 0x463b823e
    1dc0:	svcpl	0x0001f813
    1dc4:	svclt	0x00182d00
    1dc8:	mvnsle	r2, sp, lsr sp
    1dcc:	stmdbls	r3, {r1, r2, r8, r9, ip, pc}
    1dd0:	blcs	1be04 <__printf_chk@plt+0x1b138>
    1dd4:	eorshi	pc, r3, #0
    1dd8:			; <UNDEFINED> instruction: 0xf04f9a06
    1ddc:	ldrls	r0, [sp], #-2048	; 0xfffff800
    1de0:	blne	ff49380c <__printf_chk@plt+0xff492b40>
    1de4:	strls	r9, [r8], -r7, lsl #10
    1de8:			; <UNDEFINED> instruction: 0xf8cd461d
    1dec:	strbmi	sl, [r6], -r4, lsr #32
    1df0:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1df4:			; <UNDEFINED> instruction: 0x46444692
    1df8:	andhi	pc, ip, sp, asr #17
    1dfc:	strcs	lr, [r1], -r7
    1e00:	svcpl	0x0010f859
    1e04:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    1e08:			; <UNDEFINED> instruction: 0xf0002d00
    1e0c:			; <UNDEFINED> instruction: 0x4639813a
    1e10:			; <UNDEFINED> instruction: 0x46284652
    1e14:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    1e18:	strtmi	r4, [r8], -r1, lsl #12
    1e1c:	mvnle	r2, r0, lsl #18
    1e20:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1e24:			; <UNDEFINED> instruction: 0xf0004550
    1e28:	stfcsd	f0, [r0], {193}	; 0xc1
    1e2c:	strbmi	sp, [ip], -r7, ror #3
    1e30:	andhi	pc, ip, sp, asr #17
    1e34:	addsmi	lr, sl, #228, 14	; 0x3900000
    1e38:	ldrmi	sp, [r3], -r5, lsl #1
    1e3c:	str	r6, [r2, r2, lsr #4]
    1e40:	stmdbvs	r5!, {r2, r3, r4, r8, r9, fp, ip, pc}^
    1e44:			; <UNDEFINED> instruction: 0xf89a61e3
    1e48:	blcs	b4de50 <__printf_chk@plt+0xb4d184>
    1e4c:	blcs	af5e7c <__printf_chk@plt+0xaf51b0>
    1e50:	movwcs	fp, #7964	; 0x1f1c
    1e54:			; <UNDEFINED> instruction: 0xf47f61a3
    1e58:	movwcs	sl, #3936	; 0xf60
    1e5c:	beq	7e28c <__printf_chk@plt+0x7d5c0>
    1e60:	ldrb	r6, [sl, -r3, lsr #3]
    1e64:			; <UNDEFINED> instruction: 0xf10a2302
    1e68:			; <UNDEFINED> instruction: 0x61a30a01
    1e6c:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    1e70:	blcs	1391c <__printf_chk@plt+0x12c50>
    1e74:	blcs	f71adc <__printf_chk@plt+0xf70e10>
    1e78:	andle	r9, r5, pc, lsl #6
    1e7c:	svccc	0x0001f819
    1e80:	svclt	0x00182b00
    1e84:	mvnsle	r2, sp, lsr fp
    1e88:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    1e8c:			; <UNDEFINED> instruction: 0xf0002f00
    1e90:	bl	fea620fc <__printf_chk@plt+0xfea61430>
    1e94:			; <UNDEFINED> instruction: 0xf04f0205
    1e98:	ldrmi	r0, [fp], r0, lsl #16
    1e9c:	strls	lr, [fp], -sp, asr #19
    1ea0:	mvnscc	pc, #79	; 0x4f
    1ea4:	eorsge	pc, r4, sp, asr #17
    1ea8:			; <UNDEFINED> instruction: 0x4646941d
    1eac:			; <UNDEFINED> instruction: 0x46444692
    1eb0:	and	r9, ip, r6, lsl #6
    1eb4:	stmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
    1eb8:			; <UNDEFINED> instruction: 0xf8db6860
    1ebc:	addmi	r1, r8, #4
    1ec0:			; <UNDEFINED> instruction: 0x2601d034
    1ec4:	svcvc	0x0010f85b
    1ec8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    1ecc:			; <UNDEFINED> instruction: 0x4652b1b7
    1ed0:	ldrtmi	r4, [r8], -r9, lsr #12
    1ed4:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    1ed8:	mvnsle	r2, r0, lsl #16
    1edc:			; <UNDEFINED> instruction: 0xf7fe4638
    1ee0:	ldrbmi	lr, [r0, #-3724]	; 0xfffff174
    1ee4:	stccs	0, cr13, [r0], {68}	; 0x44
    1ee8:	ldrbmi	sp, [ip], -r4, ror #3
    1eec:	svcvc	0x0010f85b
    1ef0:	andshi	pc, r8, sp, asr #17
    1ef4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    1ef8:	mvnle	r2, r0, lsl #30
    1efc:			; <UNDEFINED> instruction: 0x46224633
    1f00:			; <UNDEFINED> instruction: 0x960be9dd
    1f04:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    1f08:	blcs	28f84 <__printf_chk@plt+0x282b8>
    1f0c:	addhi	pc, lr, r0, asr #32
    1f10:	subsle	r2, r7, r0, lsl #20
    1f14:			; <UNDEFINED> instruction: 0x8018f8dd
    1f18:	eor	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
    1f1c:			; <UNDEFINED> instruction: 0xf10a6123
    1f20:	movwcs	r0, #10753	; 0x2a01
    1f24:	ldrb	r6, [fp], -r3, lsr #3
    1f28:			; <UNDEFINED> instruction: 0xe721461a
    1f2c:			; <UNDEFINED> instruction: 0xf8db68a0
    1f30:	addmi	r1, r8, #8
    1f34:	stmiavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}^
    1f38:	ldrdne	pc, [ip], -fp
    1f3c:	svclt	0x00184288
    1f40:	ldr	r2, [pc, r1, lsl #12]!
    1f44:	cmnlt	r3, r4, lsl #22
    1f48:	blmi	ffd67f64 <__printf_chk@plt+0xffd67298>
    1f4c:	stmibvs	r1!, {r1, r9, fp, ip, pc}^
    1f50:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
    1f54:			; <UNDEFINED> instruction: 0x46436818
    1f58:			; <UNDEFINED> instruction: 0xf0002900
    1f5c:	ldmibmi	r1!, {r0, r7, pc}^
    1f60:			; <UNDEFINED> instruction: 0xf0014479
    1f64:			; <UNDEFINED> instruction: 0xf8c4fa61
    1f68:			; <UNDEFINED> instruction: 0xf04f8008
    1f6c:			; <UNDEFINED> instruction: 0xe6ba093f
    1f70:			; <UNDEFINED> instruction: 0x960be9dd
    1f74:			; <UNDEFINED> instruction: 0xf8dd465f
    1f78:	ldcls	0, cr10, [sp], {52}	; 0x34
    1f7c:	ldmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    1f80:	eorvs	r3, r3, r1, lsl #6
    1f84:	mulne	r0, r9, r8
    1f88:	bcs	70634 <__printf_chk@plt+0x6f968>
    1f8c:	strtmi	sp, [r8], -sp, rrx
    1f90:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    1f94:	strtmi	r9, [r8], #-2842	; 0xfffff4e6
    1f98:	tstlt	fp, r0, ror #2
    1f9c:	andhi	pc, r0, r3, asr #17
    1fa0:			; <UNDEFINED> instruction: 0xf8d768bb
    1fa4:	blcs	25fdc <__printf_chk@plt+0x25310>
    1fa8:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    1fac:	andls	pc, r0, r3, asr #17
    1fb0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1fb4:	bcs	3ba18 <__printf_chk@plt+0x3ad4c>
    1fb8:	adchi	pc, r6, r0
    1fbc:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    1fc0:	strb	r6, [r4, r3, ror #1]!
    1fc4:	blcs	28c38 <__printf_chk@plt+0x27f6c>
    1fc8:	adcshi	pc, pc, r0
    1fcc:	blcs	b68bf4 <__printf_chk@plt+0xb67f28>
    1fd0:	tsthi	r5, r0	; <UNPREDICTABLE>
    1fd4:	ldrbmi	r9, [r0], -pc, lsl #18
    1fd8:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1fdc:			; <UNDEFINED> instruction: 0xf47f2800
    1fe0:	blls	12d92c <__printf_chk@plt+0x12cc60>
    1fe4:	stmibmi	lr, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    1fe8:	blls	2a8004 <__printf_chk@plt+0x2a7338>
    1fec:	stmdapl	r0, {r1, r9, fp, ip, pc}^
    1ff0:	ldmdavc	fp, {r0, r2, r3, r6, r7, r8, fp, lr}
    1ff4:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    1ff8:	stmdavs	r0, {r8, sl, ip, pc}
    1ffc:	blx	53e008 <__printf_chk@plt+0x53d33c>
    2000:	movwls	r6, #38947	; 0x9823
    2004:	andcs	r4, r0, #205824	; 0x32400
    2008:			; <UNDEFINED> instruction: 0xf04f9909
    200c:	ldrbtmi	r0, [fp], #-2367	; 0xfffff6c1
    2010:	smlatbcc	r1, r2, r0, r6
    2014:	eorvs	r6, r1, r3, ror #2
    2018:	mvnslt	lr, r5, ror #12
    201c:	rscvs	r6, r7, r3, lsr #16
    2020:	eorvs	r3, r3, r1, lsl #6
    2024:			; <UNDEFINED> instruction: 0x4613e652
    2028:	str	r6, [r2], -r2, lsr #4
    202c:	blcs	28c44 <__printf_chk@plt+0x27f78>
    2030:			; <UNDEFINED> instruction: 0x4628d15b
    2034:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2038:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    203c:	movwcc	r9, #6919	; 0x1b07
    2040:	movwcs	r6, #35	; 0x23
    2044:	strtmi	r6, [r8], #-163	; 0xffffff5d
    2048:	strb	r6, [ip], -r0, ror #2
    204c:			; <UNDEFINED> instruction: 0xf000429e
    2050:	bls	a22d4 <__printf_chk@plt+0xa1608>
    2054:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2058:	eorvs	r3, r3, r1, lsl #6
    205c:	ldrt	r6, [r5], -r2, ror #1
    2060:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
    2064:			; <UNDEFINED> instruction: 0xf9e0f001
    2068:	adcsmi	lr, r3, #32768000	; 0x1f40000
    206c:	adchi	pc, r7, r0, lsl #5
    2070:	blls	a88b0 <__printf_chk@plt+0xa7be4>
    2074:	bls	1d30c8 <__printf_chk@plt+0x1d23fc>
    2078:	andcc	r6, r2, #5963776	; 0x5b0000
    207c:	rscvs	r6, r3, r2, lsr #32
    2080:			; <UNDEFINED> instruction: 0xf8cde785
    2084:			; <UNDEFINED> instruction: 0x4633b074
    2088:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
    208c:			; <UNDEFINED> instruction: 0xf8dd5607
    2090:	ldcls	0, cr10, [sp], {36}	; 0x24
    2094:			; <UNDEFINED> instruction: 0xf0402b00
    2098:			; <UNDEFINED> instruction: 0xf1bb80a4
    209c:			; <UNDEFINED> instruction: 0xf0000f00
    20a0:			; <UNDEFINED> instruction: 0xf8db80ce
    20a4:	stccs	0, cr3, [r0, #-16]
    20a8:	blcs	36244 <__printf_chk@plt+0x35578>
    20ac:	sbcshi	pc, r3, r0
    20b0:	movwcc	r9, #6918	; 0x1b06
    20b4:	ldrtmi	r6, [r8], -r3, ror #1
    20b8:	ldc	7, cr15, [lr, #1016]	; 0x3f8
    20bc:	ldrtmi	r9, [r8], #-2842	; 0xfffff4e6
    20c0:	tstlt	r3, r0, ror #2
    20c4:	blls	d3934 <__printf_chk@plt+0xd2c68>
    20c8:	ldmib	fp, {r0, r1, r4, sp, lr}^
    20cc:	blcs	104dc <__printf_chk@plt+0xf810>
    20d0:	svcge	0x006cf47f
    20d4:	addsmi	lr, lr, #7340032	; 0x700000
    20d8:	addshi	pc, r5, r0
    20dc:			; <UNDEFINED> instruction: 0xf8529a02
    20e0:	movwcc	r7, #4131	; 0x1023
    20e4:	rscvs	r6, r7, r3, lsr #32
    20e8:	stcls	6, cr14, [r5, #-392]	; 0xfffffe78
    20ec:	bls	94324 <__printf_chk@plt+0x93658>
    20f0:	stmdapl	r8!, {r4, r7, r8, fp, lr}
    20f4:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
    20f8:	stmdavs	r0, {r1, r4, fp, sp, lr}
    20fc:			; <UNDEFINED> instruction: 0xf994f001
    2100:	stmdbvs	r5!, {r0, r1, r5, fp, sp, lr}^
    2104:	ldr	r9, [r4, r7, lsl #6]
    2108:			; <UNDEFINED> instruction: 0xb1a39b04
    210c:	stmdals	r7, {r1, r9, fp, ip, pc}
    2110:	stmdbls	r5, {r0, r1, r7, r8, r9, fp, lr}
    2114:	eorpl	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    2118:	stmiapl	r8, {r1, r4, fp, sp, lr}^
    211c:	ldmdavs	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
    2120:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, fp, sp}
    2124:	addshi	pc, r0, r0
    2128:	tstls	r0, fp, lsr #16
    212c:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
    2130:			; <UNDEFINED> instruction: 0xf97af001
    2134:	strtmi	r6, [r8], -r5, ror #18
    2138:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    213c:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    2140:	strdvs	r6, [r3], fp	; <UNPREDICTABLE>
    2144:	cmnvs	r0, r8, lsr #8
    2148:	blls	13b884 <__printf_chk@plt+0x13abb8>
    214c:			; <UNDEFINED> instruction: 0xf43f2b00
    2150:	blls	22debc <__printf_chk@plt+0x22d1f0>
    2154:			; <UNDEFINED> instruction: 0xf47f2b2d
    2158:	strtmi	sl, [fp], -r6, asr #30
    215c:	stcls	8, cr4, [r5, #-448]	; 0xfffffe40
    2160:	ldmdbmi	r6!, {r1, r9, fp, ip, pc}^
    2164:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    2168:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    216c:			; <UNDEFINED> instruction: 0xf95cf001
    2170:	movwls	r6, #38947	; 0x9823
    2174:	blcs	7be94 <__printf_chk@plt+0x7b1c8>
    2178:	stmdavs	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
    217c:	vrshr.s64	d4, d19, #64
    2180:	bls	a23d4 <__printf_chk@plt+0xa1708>
    2184:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2188:	eorvs	r3, r3, r1, lsl #6
    218c:	ldr	r6, [r2, r2, ror #1]
    2190:	blcs	28da8 <__printf_chk@plt+0x280dc>
    2194:			; <UNDEFINED> instruction: 0xf8c4d145
    2198:			; <UNDEFINED> instruction: 0xf89a8008
    219c:	blcs	e8e1a4 <__printf_chk@plt+0xe8d4d8>
    21a0:			; <UNDEFINED> instruction: 0xf04fbf0c
    21a4:			; <UNDEFINED> instruction: 0xf04f093a
    21a8:	str	r0, [pc, #2367]	; 2aef <__printf_chk@plt+0x1e23>
    21ac:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
    21b0:			; <UNDEFINED> instruction: 0xf8dd5607
    21b4:	strbmi	sl, [fp], r4, lsr #32
    21b8:	andhi	pc, ip, sp, asr #17
    21bc:	blls	13bf88 <__printf_chk@plt+0x13b2bc>
    21c0:	cmple	r3, r0, lsl #22
    21c4:			; <UNDEFINED> instruction: 0xf7fe4628
    21c8:	ldmvs	fp!, {r3, r4, r8, sl, fp, sp, lr, pc}^
    21cc:	strtmi	r6, [r8], #-163	; 0xffffff5d
    21d0:			; <UNDEFINED> instruction: 0xf89a6160
    21d4:	blcs	e8e1dc <__printf_chk@plt+0xe8d510>
    21d8:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    21dc:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    21e0:	blls	13b7ec <__printf_chk@plt+0x13ab20>
    21e4:	cmple	r0, r0, lsl #22
    21e8:			; <UNDEFINED> instruction: 0xf04f4638
    21ec:			; <UNDEFINED> instruction: 0xf7fe093f
    21f0:	stmdavs	r3!, {r2, r8, sl, fp, sp, lr, pc}
    21f4:	eorvs	r3, r3, r1, lsl #6
    21f8:	cmnvs	r0, r8, lsr r4
    21fc:	blls	13b7d0 <__printf_chk@plt+0x13ab04>
    2200:			; <UNDEFINED> instruction: 0xd1aa2b00
    2204:	blls	13be04 <__printf_chk@plt+0x13b138>
    2208:	cmple	fp, r0, lsl #22
    220c:	andhi	pc, r8, r4, asr #17
    2210:	mulcc	r0, sl, r8
    2214:	svclt	0x000c2b3a
    2218:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    221c:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2220:	cfstr32ls	mvfx14, [r5, #-388]	; 0xfffffe7c
    2224:	ldmdami	lr!, {r0, r1, r6, r9, sl, lr}
    2228:	stmdbmi	r5, {r1, r9, fp, ip, pc}^
    222c:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    2230:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2234:			; <UNDEFINED> instruction: 0xf8f8f001
    2238:	strls	lr, [r6, -sp, lsr #15]
    223c:	movwcs	lr, #1479	; 0x5c7
    2240:	ldmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    2244:	strb	r6, [lr, #-355]	; 0xfffffe9d
    2248:	ldmdbmi	lr!, {r0, r1, r3, r9, sl, lr}
    224c:			; <UNDEFINED> instruction: 0xf0014479
    2250:	stmdbvs	r5!, {r0, r1, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
    2254:	blls	13c018 <__printf_chk@plt+0x13b34c>
    2258:	teqle	pc, r0, lsl #22
    225c:			; <UNDEFINED> instruction: 0xf04f4638
    2260:			; <UNDEFINED> instruction: 0xf7fe093f
    2264:	ldrtmi	lr, [r8], #-3274	; 0xfffff336
    2268:	ldr	r6, [ip, #-352]!	; 0xfffffea0
    226c:	stmdals	r7, {r1, r9, fp, ip, pc}
    2270:			; <UNDEFINED> instruction: 0xf852492b
    2274:	stmdals	r5, {r5, ip, sp}
    2278:	stmdapl	r0, {r1, r4, fp, sp, lr}^
    227c:	stmdavs	r0, {r1, r4, r5, r8, fp, lr}
    2280:			; <UNDEFINED> instruction: 0xf0014479
    2284:	stmdbvs	r5!, {r0, r4, r6, r7, fp, ip, sp, lr, pc}^
    2288:	blmi	97c100 <__printf_chk@plt+0x97b434>
    228c:	stmdavs	r1!, {r0, r2, fp, ip, pc}
    2290:	stmiapl	r0, {r1, r8, sl, fp, ip, pc}^
    2294:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    2298:	stmdavs	sl!, {r2, r3, r5, r8, fp, lr}
    229c:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    22a0:			; <UNDEFINED> instruction: 0xf8c2f001
    22a4:	ldr	r6, [pc, r7, ror #18]
    22a8:	bllt	aa8ac0 <__printf_chk@plt+0xaa7df4>
    22ac:	strtmi	r6, [r8], -r5, ror #18
    22b0:	stc	7, cr15, [r2], #1016	; 0x3f8
    22b4:	cmnvs	r0, r8, lsr #8
    22b8:	mulcc	r0, sl, r8
    22bc:			; <UNDEFINED> instruction: 0xf47f2b3a
    22c0:			; <UNDEFINED> instruction: 0xe78bae54
    22c4:	strbmi	r9, [r3], -r5, lsl #26
    22c8:	bls	94324 <__printf_chk@plt+0x93658>
    22cc:	stmdapl	r8!, {r5, r8, fp, lr}
    22d0:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    22d4:			; <UNDEFINED> instruction: 0xf0016800
    22d8:	ldr	pc, [r7, r7, lsr #17]
    22dc:	stmdals	r5, {r4, r8, fp, lr}
    22e0:			; <UNDEFINED> instruction: 0xf8db9a02
    22e4:	stmdapl	r0, {ip, sp}^
    22e8:	ldmdavs	r2, {r1, r3, r4, r8, fp, lr}
    22ec:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    22f0:			; <UNDEFINED> instruction: 0xf89af001
    22f4:	ldr	r6, [r1, r7, ror #18]!
    22f8:			; <UNDEFINED> instruction: 0xf1034909
    22fc:	stmdals	r5, {r7, r8, r9, lr}
    2300:	vstrls	d3, [r2, #-4]
    2304:	ldmdbmi	r4, {r6, fp, ip, lr}
    2308:			; <UNDEFINED> instruction: 0xf855682a
    230c:	ldrbtmi	r3, [r9], #-35	; 0xffffffdd
    2310:			; <UNDEFINED> instruction: 0xf0016800
    2314:	strb	pc, [r9, r9, lsl #17]	; <UNPREDICTABLE>
    2318:	andeq	r4, r1, r2, ror #6
    231c:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2320:	andeq	r0, r0, r8, asr #1
    2324:	andeq	r2, r0, ip, ror fp
    2328:	andeq	r2, r0, r6, asr #21
    232c:	andeq	r2, r0, sl, asr r9
    2330:	muleq	r0, r6, sl
    2334:	strdeq	r2, [r0], -lr
    2338:	andeq	r2, r0, r6, lsl r9
    233c:	andeq	r2, r0, r4, lsr r9
    2340:	andeq	r2, r0, r4, ror #17
    2344:	andeq	r2, r0, r8, asr #15
    2348:	strdeq	r2, [r0], -r4
    234c:	muleq	r0, lr, r8
    2350:	andeq	r2, r0, r2, asr #16
    2354:	andeq	r2, r0, r2, ror r8
    2358:	andeq	r2, r0, r6, ror #14
    235c:	mvnsmi	lr, sp, lsr #18
    2360:			; <UNDEFINED> instruction: 0xf8dfb084
    2364:	svcls	0x000a8044
    2368:	ldrbtmi	r9, [r8], #3339	; 0xd0b
    236c:			; <UNDEFINED> instruction: 0xf8d84c0f
    2370:	ldrbtmi	r6, [ip], #-0
    2374:	strls	r9, [r3], #-1792	; 0xfffff900
    2378:	svcls	0x000c9501
    237c:	ldrdpl	pc, [r4], -r8
    2380:	stmib	r4, {r1, r8, r9, sl, ip, pc}^
    2384:			; <UNDEFINED> instruction: 0xf7ff6500
    2388:	bmi	28136c <__printf_chk@plt+0x2806a0>
    238c:	blmi	25c418 <__printf_chk@plt+0x25b74c>
    2390:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
    2394:	andne	pc, r0, r8, asr #17
    2398:	ldmpl	r3, {r0, r5, r6, r7, fp, sp, lr}^
    239c:	andpl	pc, r8, r8, asr #17
    23a0:	andlt	r6, r4, r9, lsl r0
    23a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    23a8:	muleq	r1, sl, ip
    23ac:	ldrdeq	r3, [r1], -sl
    23b0:	andeq	r3, r1, ip, ror #22
    23b4:	strheq	r0, [r0], -r8
    23b8:	addlt	fp, r4, r0, lsl r5
    23bc:	strcs	r2, [r1], #-768	; 0xfffffd00
    23c0:	movwcc	lr, #2509	; 0x9cd
    23c4:			; <UNDEFINED> instruction: 0xf7ff9402
    23c8:	andlt	pc, r4, r9, asr #31
    23cc:	svclt	0x0000bd10
    23d0:	addlt	fp, r5, r0, lsr r5
    23d4:	cfstrsls	mvf2, [r8, #-0]
    23d8:	strmi	lr, [r1], #-2509	; 0xfffff633
    23dc:			; <UNDEFINED> instruction: 0xf7ff9500
    23e0:			; <UNDEFINED> instruction: 0xb005ffbd
    23e4:	svclt	0x0000bd30
    23e8:	addlt	fp, r4, r0, ror r5
    23ec:	cfcpysls	mvf2, mvf8
    23f0:	strls	r9, [r2], #-3337	; 0xfffff2f7
    23f4:	strls	r9, [r3, #-1536]	; 0xfffffa00
    23f8:			; <UNDEFINED> instruction: 0xf7ff9401
    23fc:			; <UNDEFINED> instruction: 0xb004fbbd
    2400:	svclt	0x0000bd70
    2404:	addlt	fp, r5, r0, lsr r5
    2408:	stceq	0, cr15, [r0], {79}	; 0x4f
    240c:	cfstr32ls	mvfx2, [r8], {1}
    2410:			; <UNDEFINED> instruction: 0x5c01e9cd
    2414:			; <UNDEFINED> instruction: 0xf7ff9400
    2418:	andlt	pc, r5, r1, lsr #31
    241c:	svclt	0x0000bd30
    2420:	addlt	fp, r4, r0, ror r5
    2424:	stcls	6, cr2, [r8], {-0}
    2428:	strls	r9, [r2], -r9, lsl #26
    242c:	strcs	r9, [r1], #-1024	; 0xfffffc00
    2430:	strls	r9, [r1], #-1283	; 0xfffffafd
    2434:	blx	fe84043a <__printf_chk@plt+0xfe83f76e>
    2438:	ldcllt	0, cr11, [r0, #-16]!
    243c:	ldrbtlt	r1, [r0], #-3587	; 0xfffff1fd
    2440:			; <UNDEFINED> instruction: 0x4c19da1c
    2444:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
    2448:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
    244c:	ldrbtmi	r2, [ip], #-1546	; 0xfffff9f6
    2450:	blx	fe14f4aa <__printf_chk@plt+0xfe14e7de>
    2454:	ldrbne	r2, [sl, r3, lsl #2]
    2458:	bl	ff093ce0 <__printf_chk@plt+0xff093014>
    245c:	blx	182eea <__printf_chk@plt+0x18221e>
    2460:			; <UNDEFINED> instruction: 0x46133112
    2464:	eorseq	pc, r0, #1073741872	; 0x40000030
    2468:	stccs	8, cr15, [r1, #-16]
    246c:	mvnsle	r2, r0, lsl #22
    2470:			; <UNDEFINED> instruction: 0x232d3802
    2474:	stccc	8, cr15, [r1], {4}
    2478:			; <UNDEFINED> instruction: 0x4770bc70
    247c:			; <UNDEFINED> instruction: 0xf64c480b
    2480:			; <UNDEFINED> instruction: 0xf6cc44cd
    2484:	strcs	r4, [sl, #-1228]	; 0xfffffb34
    2488:	andscc	r4, r4, r8, ror r4
    248c:	andne	pc, r3, #164, 22	; 0x29000
    2490:	blx	1447e2 <__printf_chk@plt+0x143b16>
    2494:			; <UNDEFINED> instruction: 0x46133112
    2498:	eorseq	pc, r0, #1073741824	; 0x40000000
    249c:	stccs	8, cr15, [r1, #-0]
    24a0:	mvnsle	r2, r0, lsl #22
    24a4:			; <UNDEFINED> instruction: 0x4770bc70
    24a8:	andeq	r3, r1, r6, lsr #24
    24ac:	andeq	r3, r1, ip, ror #23
    24b0:	ldrbtlt	r4, [r0], #-2316	; 0xfffff6f4
    24b4:			; <UNDEFINED> instruction: 0xf64c4479
    24b8:	smlawtcc	ip, sp, r5, r4
    24bc:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
    24c0:	blx	fe94bcf2 <__printf_chk@plt+0xfe94b026>
    24c4:	strmi	r2, [r4], -r0, lsl #6
    24c8:	b	13cd4f4 <__printf_chk@plt+0x13cc828>
    24cc:	blx	183422 <__printf_chk@plt+0x182756>
    24d0:			; <UNDEFINED> instruction: 0x46180213
    24d4:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    24d8:	stccc	8, cr15, [r1, #-4]
    24dc:			; <UNDEFINED> instruction: 0x4608d8f1
    24e0:			; <UNDEFINED> instruction: 0x4770bc70
    24e4:	andeq	r3, r1, r0, asr #23
    24e8:	blmi	1314e1c <__printf_chk@plt+0x1314150>
    24ec:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    24f0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    24f4:	ldmdavs	fp, {r1, r3, r6, r9, fp, lr}
    24f8:			; <UNDEFINED> instruction: 0xf04f9303
    24fc:	stmdavc	r3, {r8, r9}
    2500:	blcs	8136f0 <__printf_chk@plt+0x812a24>
    2504:			; <UNDEFINED> instruction: 0xf810d103
    2508:	blcs	812114 <__printf_chk@plt+0x811448>
    250c:	stmdbmi	r5, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}^
    2510:	stclpl	8, cr5, [ip], {81}	; 0x51
    2514:	subsle	r2, pc, r0, lsl #24
    2518:	strcs	r7, [r0], #-2051	; 0xfffff7fd
    251c:			; <UNDEFINED> instruction: 0xf1a3250a
    2520:			; <UNDEFINED> instruction: 0xf8100230
    2524:	blx	152132 <__printf_chk@plt+0x151466>
    2528:	cfstrdpl	mvd2, [sl], {4}
    252c:	mvnsle	r2, r0, lsl #20
    2530:	bicseq	pc, pc, r3
    2534:	svclt	0x00182b0a
    2538:	andle	r2, r2, r0, lsl #18
    253c:			; <UNDEFINED> instruction: 0xf810e061
    2540:	blcs	81214c <__printf_chk@plt+0x811480>
    2544:			; <UNDEFINED> instruction: 0xf1a3d0fb
    2548:	blx	fec82d78 <__printf_chk@plt+0xfec820ac>
    254c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    2550:	svclt	0x00082b00
    2554:	bcs	ad60 <__printf_chk@plt+0xa094>
    2558:	stmdavc	r1, {r0, r3, r6, r8, ip, lr, pc}
    255c:	ldmdbcs	ip, {r0, r2, r9, sl, lr}^
    2560:	stmdbcs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2564:	movwcs	fp, #7948	; 0x1f0c
    2568:			; <UNDEFINED> instruction: 0xf0112300
    256c:	svclt	0x00080fdf
    2570:	ldmdblt	r3!, {r0, r8, r9, sp}^
    2574:	svccs	0x0001f815
    2578:	svclt	0x00182a5c
    257c:	svclt	0x000c2a0a
    2580:	movwcs	r2, #769	; 0x301
    2584:	svceq	0x00dff012
    2588:	movwcs	fp, #7944	; 0x1f08
    258c:	rscsle	r2, r1, r0, lsl #22
    2590:	strbtmi	r1, [lr], -sl, lsr #20
    2594:	ldrtmi	r4, [r0], -r1, lsl #12
    2598:	blx	ff93e5a0 <__printf_chk@plt+0xff93d8d4>
    259c:	blcs	820650 <__printf_chk@plt+0x81f984>
    25a0:			; <UNDEFINED> instruction: 0xf815d103
    25a4:	blcs	8121b0 <__printf_chk@plt+0x8114e4>
    25a8:	blcs	3699c <__printf_chk@plt+0x35cd0>
    25ac:	blcs	2b2214 <__printf_chk@plt+0x2b1548>
    25b0:	ldmib	sp, {r0, r3, r5, r8, ip, lr, pc}^
    25b4:	addsmi	r3, r3, #268435456	; 0x10000000
    25b8:	bls	38e38 <__printf_chk@plt+0x3816c>
    25bc:	tstls	r1, r9, asr ip
    25c0:	ldrbpl	r2, [r1], #256	; 0x100
    25c4:			; <UNDEFINED> instruction: 0xf0009800
    25c8:			; <UNDEFINED> instruction: 0x4620fd95
    25cc:	stc2	0, cr15, [r8]
    25d0:	ldrtmi	r2, [r0], -r1, lsl #8
    25d4:	blx	abe5de <__printf_chk@plt+0xabd912>
    25d8:	blmi	414e2c <__printf_chk@plt+0x414160>
    25dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    25e0:	blls	dc650 <__printf_chk@plt+0xdb984>
    25e4:	tstle	r0, sl, asr r0
    25e8:	andlt	r4, r4, r0, lsr #12
    25ec:			; <UNDEFINED> instruction: 0x4620bd70
    25f0:			; <UNDEFINED> instruction: 0xf0002401
    25f4:			; <UNDEFINED> instruction: 0xe7effd95
    25f8:			; <UNDEFINED> instruction: 0xf0004630
    25fc:	blls	813f8 <__printf_chk@plt+0x8072c>
    2600:			; <UNDEFINED> instruction: 0x4614e7db
    2604:	strcs	lr, [r0], #-2024	; 0xfffff818
    2608:			; <UNDEFINED> instruction: 0xf7fee7e3
    260c:			; <UNDEFINED> instruction: 0x4630eab0
    2610:	blx	33e61a <__printf_chk@plt+0x33d94e>
    2614:	b	fec40614 <__printf_chk@plt+0xfec3f948>
    2618:	andeq	r3, r1, r0, lsl sl
    261c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2620:	strdeq	r3, [r1], -ip
    2624:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2628:	andeq	r3, r1, r0, lsr #18
    262c:	svclt	0x00004770
    2630:	svcmi	0x00f8e92d
    2634:			; <UNDEFINED> instruction: 0xf8dd4680
    2638:	strmi	r9, [sp], -r8, lsr #32
    263c:			; <UNDEFINED> instruction: 0x461c4617
    2640:	cmple	r7, r0, lsl #22
    2644:			; <UNDEFINED> instruction: 0x4628b15d
    2648:	bl	8c0648 <__printf_chk@plt+0x8bf97c>
    264c:	teqlt	r0, r6, lsl #12
    2650:	strcs	r7, [r1, #-2051]	; 0xfffff7fd
    2654:			; <UNDEFINED> instruction: 0xf7feb12b
    2658:	vstmiane	r5, {s28-s235}
    265c:	strcs	lr, [r1, #-1]
    2660:			; <UNDEFINED> instruction: 0xf1b92600
    2664:	strtmi	r0, [r2], r0, lsl #30
    2668:			; <UNDEFINED> instruction: 0xf04fbf14
    266c:			; <UNDEFINED> instruction: 0xf04f0b02
    2670:	tstlt	r4, r0, lsl #22
    2674:	strmi	r7, [r2], r0, lsr #16
    2678:	ldrbmi	fp, [sp], #-2864	; 0xfffff4d0
    267c:	tstlt	pc, r8, lsr r6	; <UNPREDICTABLE>
    2680:	stmiblt	r8!, {r3, r4, r5, fp, ip, sp, lr}^
    2684:	strtmi	r4, [r8], #-1109	; 0xfffffbab
    2688:	b	14c0688 <__printf_chk@plt+0x14bf9bc>
    268c:	strmi	r2, [r5], -r0, lsl #6
    2690:	andeq	pc, r0, r8, asr #17
    2694:	tstlt	lr, r3
    2698:	bllt	18e076c <__printf_chk@plt+0x18dfaa0>
    269c:	svceq	0x0000f1b9
    26a0:	tstlt	ip, lr, lsl r1
    26a4:	bllt	fece0738 <__printf_chk@plt+0xfecdfa6c>
    26a8:	ldmdavc	fp!, {r0, r1, r2, r3, r8, ip, sp, pc}
    26ac:			; <UNDEFINED> instruction: 0x4628bb73
    26b0:	b	fe8c06b0 <__printf_chk@plt+0xfe8bf9e4>
    26b4:	strbmi	r4, [r0], -r3, lsl #12
    26b8:	andcc	pc, r4, r8, asr #17
    26bc:	svchi	0x00f8e8bd
    26c0:			; <UNDEFINED> instruction: 0xf7fe4638
    26c4:	bfi	lr, sl, #21, #9
    26c8:			; <UNDEFINED> instruction: 0xf7fe4620
    26cc:			; <UNDEFINED> instruction: 0xf100ea96
    26d0:	ldrb	r0, [r2, r1, lsl #20]
    26d4:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    26d8:	b	ff6c06d8 <__printf_chk@plt+0xff6bfa0c>
    26dc:	ldr	r4, [r1, r4, lsl #12]!
    26e0:			; <UNDEFINED> instruction: 0xf7fe4628
    26e4:	blmi	4fd114 <__printf_chk@plt+0x4fc448>
    26e8:	ldrbtmi	r2, [fp], #-558	; 0xfffffdd2
    26ec:	strtpl	r8, [sl], #-2075	; 0xfffff7e5
    26f0:	eorpl	r3, fp, #1
    26f4:			; <UNDEFINED> instruction: 0x4631e7d5
    26f8:	b	4c06f8 <__printf_chk@plt+0x4bfa2c>
    26fc:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    2700:	andhi	r8, r3, fp, lsl r8
    2704:	svceq	0x0000f1b9
    2708:	strb	sp, [r9, fp, asr #1]!
    270c:			; <UNDEFINED> instruction: 0x46284639
    2710:	b	9c0710 <__printf_chk@plt+0x9bfa44>
    2714:	strtmi	lr, [r8], -fp, asr #15
    2718:	b	1bc0718 <__printf_chk@plt+0x1bbfa4c>
    271c:	strtmi	r4, [r8], #-1569	; 0xfffff9df
    2720:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2724:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    2728:	andhi	r8, r3, fp, lsl r8
    272c:	svclt	0x0000e7bc
    2730:			; <UNDEFINED> instruction: 0x000024ba
    2734:	andeq	r2, r0, lr, lsr #9
    2738:	muleq	r0, sl, r4
    273c:	andeq	r2, r0, r2, ror r4
    2740:			; <UNDEFINED> instruction: 0x4604b510
    2744:	tstlt	r8, r0, lsl #16
    2748:	b	b40748 <__printf_chk@plt+0xb3fa7c>
    274c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    2750:	svcmi	0x00f8e92d
    2754:			; <UNDEFINED> instruction: 0xf8d04605
    2758:	strmi	r8, [sl], r0
    275c:			; <UNDEFINED> instruction: 0xf7fe4640
    2760:	strmi	lr, [r4], -ip, asr #20
    2764:			; <UNDEFINED> instruction: 0xf7fe4650
    2768:	strmi	lr, [r6], -r8, asr #20
    276c:	andcc	r1, r2, r0, lsr #16
    2770:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2774:	ldrdls	pc, [r4], -r5
    2778:	bl	fe914084 <__printf_chk@plt+0xfe9133b8>
    277c:	strtmi	r0, [r2], -r9, lsl #8
    2780:	bl	1a828 <__printf_chk@plt+0x19b5c>
    2784:	strmi	r0, [r7], -r4, lsl #22
    2788:	b	ac0788 <__printf_chk@plt+0xabfabc>
    278c:	svceq	0x0000f1b9
    2790:	bl	2f67fc <__printf_chk@plt+0x2f5b30>
    2794:	ldrbmi	r0, [r1], -r6, lsl #10
    2798:	ldrtmi	r3, [r2], -r1, lsl #10
    279c:			; <UNDEFINED> instruction: 0xf7fe4658
    27a0:	teqcs	sl, #32, 20	; 0x20000
    27a4:	andcc	pc, r6, fp, lsl #16
    27a8:	streq	lr, [r9], -r5, lsl #22
    27ac:	tsteq	r4, r8, lsl #22
    27b0:	strtmi	r4, [r8], -sl, asr #12
    27b4:	b	5407b4 <__printf_chk@plt+0x53fae8>
    27b8:	strbmi	r2, [r0], -r0, lsl #6
    27bc:	pop	{r0, r1, r4, r5, ip, sp, lr}
    27c0:			; <UNDEFINED> instruction: 0xf7fe4ff8
    27c4:			; <UNDEFINED> instruction: 0xf10bb9ed
    27c8:	ldrtmi	r0, [r2], -r1, lsl #22
    27cc:			; <UNDEFINED> instruction: 0x4651445e
    27d0:	ldrcs	r4, [sl, #-1624]!	; 0xfffff9a8
    27d4:			; <UNDEFINED> instruction: 0xf7fe553d
    27d8:	movwcs	lr, #2564	; 0xa04
    27dc:	eorsvc	r4, r3, r0, asr #12
    27e0:	svcmi	0x00f8e8bd
    27e4:	ldmiblt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27e8:	svcmi	0x00f0e92d
    27ec:	strmi	fp, [r4], -r3, lsl #1
    27f0:	andls	r4, r1, #15728640	; 0xf00000
    27f4:	rsble	r2, lr, r0, lsl #18
    27f8:	blcs	be08ec <__printf_chk@plt+0xbdfc20>
    27fc:	stmdavs	r6!, {r3, r6, ip, lr, pc}
    2800:	blcs	208d4 <__printf_chk@plt+0x1fc08>
    2804:	ldrtmi	sp, [r8], -r4, asr #32
    2808:	ldrsbtlt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    280c:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2810:	ldrsbtge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    2814:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    2818:	stmdaeq	r1, {r8, ip, sp, lr, pc}
    281c:	adcmi	lr, r6, #44	; 0x2c
    2820:	stmdbeq	r6, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    2824:	andle	r4, r5, #88, 12	; 0x5800000
    2828:	stcne	8, cr15, [r1], {20}
    282c:	b	10c082c <__printf_chk@plt+0x10bfb60>
    2830:	eorsle	r2, lr, r0, lsl #16
    2834:	andeq	lr, r9, r8, lsl #22
    2838:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    283c:			; <UNDEFINED> instruction: 0x464a4631
    2840:			; <UNDEFINED> instruction: 0xf7fe4605
    2844:	ldrtmi	lr, [r9], -lr, asr #19
    2848:	andeq	lr, r9, r5, lsl #22
    284c:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2850:			; <UNDEFINED> instruction: 0xf0004628
    2854:	stclne	12, cr15, [r6], #-236	; 0xffffff14
    2858:	strtmi	r4, [r8], -r1, lsl #13
    285c:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2860:			; <UNDEFINED> instruction: 0x46484651
    2864:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2868:	strbmi	r4, [r8], -r5, lsl #12
    286c:	teqle	sp, r0, lsl #26
    2870:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2874:			; <UNDEFINED> instruction: 0xb3a37823
    2878:			; <UNDEFINED> instruction: 0x4630213a
    287c:	b	6c087c <__printf_chk@plt+0x6bfbb0>
    2880:	stmdacs	r0, {r2, r9, sl, lr}
    2884:	ldrtmi	sp, [r0], -fp, asr #3
    2888:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    288c:			; <UNDEFINED> instruction: 0xe7c61834
    2890:			; <UNDEFINED> instruction: 0x4638491e
    2894:			; <UNDEFINED> instruction: 0xf7fe4479
    2898:	strmi	lr, [r5], -r2, ror #19
    289c:	stcls	3, cr11, [r1], {8}
    28a0:			; <UNDEFINED> instruction: 0x4638b11c
    28a4:	ldc2	0, cr15, [r2], {-0}
    28a8:	strtmi	r6, [r8], -r0, lsr #32
    28ac:	pop	{r0, r1, ip, sp, pc}
    28b0:			; <UNDEFINED> instruction: 0xf1098ff0
    28b4:	movwls	r0, #769	; 0x301
    28b8:	andeq	lr, r8, r3, lsl #22
    28bc:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28c0:			; <UNDEFINED> instruction: 0x464a4631
    28c4:			; <UNDEFINED> instruction: 0xf7fe4605
    28c8:	blls	3cf00 <__printf_chk@plt+0x3c234>
    28cc:			; <UNDEFINED> instruction: 0xf805212f
    28d0:	ldrmi	r1, [r9], r9
    28d4:	stmdbmi	lr, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    28d8:	ldrbtmi	r2, [r9], #-97	; 0xffffff9f
    28dc:	mcr2	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    28e0:	strcs	lr, [r0, #-1930]	; 0xfffff876
    28e4:	andlt	r4, r3, r8, lsr #12
    28e8:	svchi	0x00f0e8bd
    28ec:			; <UNDEFINED> instruction: 0xb12b9b01
    28f0:			; <UNDEFINED> instruction: 0xf8c34628
    28f4:	andlt	r9, r3, r0
    28f8:	svchi	0x00f0e8bd
    28fc:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2900:	svclt	0x0000e7d3
    2904:			; <UNDEFINED> instruction: 0x000023b4
    2908:	andeq	r2, r0, lr, lsr #7
    290c:	andeq	r2, r0, r0, lsr r3
    2910:	andeq	r2, r0, r2, asr #5
    2914:	svcmi	0x00f0e92d
    2918:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    291c:	strmi	r8, [sp], -r2, lsl #22
    2920:			; <UNDEFINED> instruction: 0x9198f8df
    2924:			; <UNDEFINED> instruction: 0x461e4690
    2928:	strdlt	r4, [r3], r9
    292c:			; <UNDEFINED> instruction: 0xf0002b00
    2930:			; <UNDEFINED> instruction: 0x21728093
    2934:			; <UNDEFINED> instruction: 0xf7fe4630
    2938:			; <UNDEFINED> instruction: 0x4604e9be
    293c:	subsle	r2, pc, r0, lsl #26
    2940:	blcs	b609f4 <__printf_chk@plt+0xb5fd28>
    2944:	stccs	0, cr13, [r0], {89}	; 0x59
    2948:	stmdavc	fp!, {r0, r4, r5, r6, ip, lr, pc}
    294c:	rsble	r2, lr, pc, lsr #22
    2950:	ldrdge	pc, [r0], -r7
    2954:	mulcs	r0, sl, r8
    2958:	rsble	r2, r8, r0, lsl #20
    295c:			; <UNDEFINED> instruction: 0x46284b58
    2960:	ldrbtmi	r4, [fp], #-1623	; 0xfffff9a9
    2964:	bcc	43e18c <__printf_chk@plt+0x43d4c0>
    2968:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    296c:	andhi	pc, r4, sp, asr #17
    2970:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    2974:	adcmi	lr, r7, #53	; 0x35
    2978:	stmdaeq	r7, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    297c:	cdp	2, 1, cr13, cr8, cr7, {0}
    2980:			; <UNDEFINED> instruction: 0xf8140a10
    2984:			; <UNDEFINED> instruction: 0xf7fe1c01
    2988:	stmdacs	r0, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    298c:	bl	276b30 <__printf_chk@plt+0x275e64>
    2990:			; <UNDEFINED> instruction: 0xf7fe0008
    2994:	ldrtmi	lr, [r9], -lr, asr #17
    2998:	strmi	r4, [r2], r2, asr #12
    299c:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29a0:	bl	29424c <__printf_chk@plt+0x293580>
    29a4:			; <UNDEFINED> instruction: 0xf7fe0008
    29a8:			; <UNDEFINED> instruction: 0x4650e8d6
    29ac:	blx	fe3be9b6 <__printf_chk@plt+0xfe3bdcea>
    29b0:	ldrbmi	r4, [r0], -r7, lsl #12
    29b4:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29b8:			; <UNDEFINED> instruction: 0x46384631
    29bc:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29c0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    29c4:			; <UNDEFINED> instruction: 0xf7fed16d
    29c8:			; <UNDEFINED> instruction: 0x4680e936
    29cc:			; <UNDEFINED> instruction: 0xf8d84638
    29d0:			; <UNDEFINED> instruction: 0xf7fe7000
    29d4:	svccs	0x0002e88e
    29d8:	stmdavc	r2!, {r5, r6, r8, ip, lr, pc}
    29dc:	subsle	r2, sp, r0, lsl #20
    29e0:	teqcs	sl, r7, ror #24
    29e4:			; <UNDEFINED> instruction: 0xf7fe4638
    29e8:	strmi	lr, [r4], -r6, ror #18
    29ec:	bicle	r2, r2, r0, lsl #16
    29f0:			; <UNDEFINED> instruction: 0xf7fe4638
    29f4:	ldmdane	ip!, {r1, r8, fp, sp, lr, pc}
    29f8:	stmdavc	fp!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    29fc:			; <UNDEFINED> instruction: 0xd1a22b00
    2a00:	svceq	0x0000f1b8
    2a04:	stccs	0, cr13, [r0], {7}
    2a08:	stmdami	lr!, {r0, r2, r6, ip, lr, pc}
    2a0c:			; <UNDEFINED> instruction: 0xf0004478
    2a10:			; <UNDEFINED> instruction: 0xf8c8fb5d
    2a14:	orrslt	r0, ip, #0
    2a18:			; <UNDEFINED> instruction: 0xf8594b2b
    2a1c:			; <UNDEFINED> instruction: 0xf8d33003
    2a20:	ldrbmi	sl, [r0], -r0
    2a24:	ldc	0, cr11, [sp], #12
    2a28:	pop	{r1, r8, r9, fp, pc}
    2a2c:	shsub8mi	r8, r1, r0
    2a30:			; <UNDEFINED> instruction: 0xf7fe4628
    2a34:	pkhbtmi	lr, r2, r4, lsl #18
    2a38:	rscsle	r2, r2, r0, lsl #16
    2a3c:	svceq	0x0000f1b8
    2a40:	strtmi	sp, [r8], -pc, ror #1
    2a44:	blx	10bea4e <__printf_chk@plt+0x10bdd82>
    2a48:	andeq	pc, r0, r8, asr #17
    2a4c:	andlt	r4, r3, r0, asr r6
    2a50:	blhi	bdd4c <__printf_chk@plt+0xbd080>
    2a54:	svchi	0x00f0e8bd
    2a58:	ldrbtmi	r4, [lr], #-3612	; 0xfffff1e4
    2a5c:			; <UNDEFINED> instruction: 0xf108e769
    2a60:	bl	2c566c <__printf_chk@plt+0x2c49a0>
    2a64:			; <UNDEFINED> instruction: 0xf7fe0009
    2a68:	strbmi	lr, [r2], -r4, ror #16
    2a6c:			; <UNDEFINED> instruction: 0x46824639
    2a70:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a74:	msreq	CPSR_fsxc, #79	; 0x4f
    2a78:	andcc	pc, r8, sl, lsl #16
    2a7c:			; <UNDEFINED> instruction: 0xe78f46d8
    2a80:			; <UNDEFINED> instruction: 0xf8594b13
    2a84:			; <UNDEFINED> instruction: 0xf8d33003
    2a88:	ldrbmi	sl, [r0], -r0
    2a8c:	ldc	0, cr11, [sp], #12
    2a90:	pop	{r1, r8, r9, fp, pc}
    2a94:	stmdami	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
    2a98:			; <UNDEFINED> instruction: 0xe7b84478
    2a9c:	andvc	pc, r0, r8, asr #17
    2aa0:			; <UNDEFINED> instruction: 0xf8dde7bf
    2aa4:			; <UNDEFINED> instruction: 0xf1b88004
    2aa8:	andle	r0, r2, r0, lsl #30
    2aac:	andvc	pc, r0, r8, asr #17
    2ab0:			; <UNDEFINED> instruction: 0x4638e7b7
    2ab4:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ab8:	svclt	0x0000e7b3
    2abc:	ldrdeq	r3, [r1], -r4
    2ac0:	andeq	r2, r0, r6, ror #4
    2ac4:	andeq	r2, r0, r0, asr #3
    2ac8:	andeq	r0, r0, ip, lsr #1
    2acc:	andeq	r2, r0, sl, ror #2
    2ad0:	andeq	r0, r0, r4, ror #1
    2ad4:	andeq	r2, r0, ip, lsr r1
    2ad8:			; <UNDEFINED> instruction: 0x4614b538
    2adc:	ldrmi	r4, [sp], -r1, lsr #5
    2ae0:	svclt	0x00a84602
    2ae4:	ble	2dab50 <__printf_chk@plt+0x2d9e84>
    2ae8:			; <UNDEFINED> instruction: 0xf7feb10a
    2aec:			; <UNDEFINED> instruction: 0xb12ce85c
    2af0:	eorvs	r0, r8, r0, rrx
    2af4:	ldrhtmi	lr, [r8], -sp
    2af8:	ldmdalt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2afc:	eorvs	r4, ip, r0, lsr #12
    2b00:	svclt	0x0000bd38
    2b04:	ldrblt	r4, [r8, #665]!	; 0x299
    2b08:	ble	5d4324 <__printf_chk@plt+0x5d3658>
    2b0c:	cmnlt	fp, ip, lsl r6
    2b10:	blls	182c78 <__printf_chk@plt+0x181fac>
    2b14:	andsvs	r4, r8, r6, lsl r6
    2b18:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b1c:	svclt	0x00182e00
    2b20:			; <UNDEFINED> instruction: 0x460742b4
    2b24:	ldmiblt	r5, {r0, r1, r2, r3, sl, fp, ip, lr, pc}
    2b28:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    2b2c:			; <UNDEFINED> instruction: 0xf7feb108
    2b30:	blls	1bcc20 <__printf_chk@plt+0x1bbf54>
    2b34:	ldrtmi	r2, [r8], -r0, lsl #14
    2b38:	ldcllt	0, cr6, [r8, #124]!	; 0x7c
    2b3c:	strmi	r9, [r7], -r6, lsl #22
    2b40:	andsvs	r4, r9, r8, lsr r6
    2b44:			; <UNDEFINED> instruction: 0x4632bdf8
    2b48:			; <UNDEFINED> instruction: 0xf7fe4629
    2b4c:	strtmi	lr, [r8], -sl, asr #16
    2b50:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b54:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    2b58:	stmib	r0, {r9, sp}^
    2b5c:	addvs	r2, r2, r0, lsl #4
    2b60:	svclt	0x00004770
    2b64:	ldrblt	r2, [r0, #-2560]!	; 0xfffff600
    2b68:	ldrmi	r4, [r5], -r4, lsl #12
    2b6c:	subvs	r4, r2, lr, lsl #12
    2b70:	svclt	0x0004db0e
    2b74:	andvs	r6, r2, r2, lsl #1
    2b78:	rsbeq	sp, r8, r8
    2b7c:			; <UNDEFINED> instruction: 0xf7fd60a0
    2b80:			; <UNDEFINED> instruction: 0x462aefd8
    2b84:	eorvs	r4, r0, r1, lsr r6
    2b88:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b8c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2b90:	subscs	r4, r7, r2, lsl #18
    2b94:			; <UNDEFINED> instruction: 0xf7fe4479
    2b98:	strb	pc, [lr, pc, asr #26]!	; <UNPREDICTABLE>
    2b9c:	andeq	r2, r0, r8, asr #32
    2ba0:			; <UNDEFINED> instruction: 0x4604b538
    2ba4:			; <UNDEFINED> instruction: 0xb1a1460d
    2ba8:			; <UNDEFINED> instruction: 0xf7fe4608
    2bac:	rsbvs	lr, r0, r6, lsr #16
    2bb0:	subeq	fp, r0, r8, asr r1
    2bb4:			; <UNDEFINED> instruction: 0xf7fd60a0
    2bb8:	stmdavs	r2!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    2bbc:	tstlt	r2, r0, lsr #32
    2bc0:			; <UNDEFINED> instruction: 0xf7fe4629
    2bc4:	strtmi	lr, [r0], -lr, lsl #16
    2bc8:	adcvs	fp, r0, r8, lsr sp
    2bcc:	strtmi	r6, [r0], -r0, lsr #32
    2bd0:	stmib	r0, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    2bd4:	strtmi	r1, [r0], -r0, lsl #2
    2bd8:	ldclt	0, cr6, [r8, #-644]!	; 0xfffffd7c
    2bdc:	movwcs	fp, #9528	; 0x2538
    2be0:	andcs	r4, r1, #4, 12	; 0x400000
    2be4:	movwcs	lr, #6592	; 0x19c0
    2be8:			; <UNDEFINED> instruction: 0x460d4618
    2bec:	svc	0x00a0f7fd
    2bf0:	strtmi	r4, [r0], -r3, lsl #12
    2bf4:	andsvc	r6, sp, r3, lsr #32
    2bf8:	svclt	0x0000bd38
    2bfc:			; <UNDEFINED> instruction: 0x4604b538
    2c00:	rsbvs	r6, r0, r8, asr #16
    2c04:	subeq	fp, r0, r0, ror r1
    2c08:	strmi	r6, [sp], -r0, lsr #1
    2c0c:	svc	0x0090f7fd
    2c10:	eorvs	r6, r0, r2, ror #16
    2c14:	strtmi	fp, [r0], -sl, lsl #18
    2c18:	stmdavs	r9!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    2c1c:	svc	0x00e0f7fd
    2c20:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2c24:	eorvs	r6, r0, r0, lsr #1
    2c28:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2c2c:			; <UNDEFINED> instruction: 0x4604b510
    2c30:	tstlt	r8, r0, lsl #16
    2c34:	svc	0x00b6f7fd
    2c38:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    2c3c:			; <UNDEFINED> instruction: 0xf100b538
    2c40:	stmdavs	sl, {r3, r8, r9}^
    2c44:	strmi	r4, [sp], -r4, lsl #12
    2c48:	stmdavs	r0, {r0, r7, fp, sp, lr}
    2c4c:			; <UNDEFINED> instruction: 0xff44f7ff
    2c50:	stmib	r4, {r1, r3, r5, r6, fp, sp, lr}^
    2c54:	stmdblt	sl, {r9}
    2c58:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2c5c:			; <UNDEFINED> instruction: 0xf7fd6829
    2c60:	strtmi	lr, [r0], -r0, asr #31
    2c64:	svclt	0x0000bd38
    2c68:			; <UNDEFINED> instruction: 0x4604b570
    2c6c:	strmi	fp, [r8], -r1, lsl #3
    2c70:			; <UNDEFINED> instruction: 0xf7fd460d
    2c74:	stmiavs	r1!, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2c78:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    2c7c:	strmi	r4, [r2], -r6, lsl #12
    2c80:			; <UNDEFINED> instruction: 0xf7ff6820
    2c84:	stmib	r4, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    2c88:	ldmdblt	lr, {r9, sl}^
    2c8c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2c90:	tstlt	r8, r0, lsl #16
    2c94:	svc	0x0086f7fd
    2c98:	strtmi	r2, [r0], -r0, lsl #6
    2c9c:	movwcc	lr, #2500	; 0x9c4
    2ca0:	ldcllt	0, cr6, [r0, #-652]!	; 0xfffffd74
    2ca4:			; <UNDEFINED> instruction: 0x46294632
    2ca8:	svc	0x009af7fd
    2cac:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2cb0:	andcs	fp, r1, #56, 10	; 0xe000000
    2cb4:			; <UNDEFINED> instruction: 0xf1004604
    2cb8:	strmi	r0, [sp], -r8, lsl #6
    2cbc:	stmdavs	r0, {r0, r7, fp, sp, lr}
    2cc0:			; <UNDEFINED> instruction: 0xff0af7ff
    2cc4:	rsbvs	r2, r2, r1, lsl #4
    2cc8:	eorvs	r4, r0, r3, lsl #12
    2ccc:	andsvc	r4, sp, r0, lsr #12
    2cd0:	svclt	0x0000bd38
    2cd4:			; <UNDEFINED> instruction: 0x4605b538
    2cd8:	strmi	r6, [ip], -r0, lsl #16
    2cdc:			; <UNDEFINED> instruction: 0xf7fdb108
    2ce0:	ldmib	r4, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    2ce4:	movwcs	r1, #513	; 0x201
    2ce8:	adcvs	r6, sl, r0, lsr #16
    2cec:	smlabteq	r0, r5, r9, lr
    2cf0:	movwcc	lr, #2500	; 0x9c4
    2cf4:	ldclt	0, cr6, [r8, #-652]!	; 0xfffffd74
    2cf8:			; <UNDEFINED> instruction: 0x4605b530
    2cfc:	strmi	r6, [r4], -r2, asr #16
    2d00:	bleq	240e5c <__printf_chk@plt+0x240190>
    2d04:	stmiavs	r1!, {r0, r1, r7, ip, sp, pc}
    2d08:	strls	r1, [r0, #-3155]	; 0xfffff3ad
    2d0c:	mrc2	7, 7, pc, cr10, cr15, {7}
    2d10:	andlt	r6, r3, r0, lsr #32
    2d14:	svclt	0x0000bd30
    2d18:	mvnsmi	lr, sp, lsr #18
    2d1c:	addlt	r4, r2, r4, lsl #12
    2d20:			; <UNDEFINED> instruction: 0x4608b191
    2d24:			; <UNDEFINED> instruction: 0xf7fd460d
    2d28:	stmdavs	r7!, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    2d2c:	bl	1cfb8 <__printf_chk@plt+0x1c2ec>
    2d30:	strmi	r0, [r6], -r7, lsl #16
    2d34:	stmdavs	r0!, {r0, r6, r8, sl, lr}
    2d38:	ldrtmi	sp, [r8], #-2826	; 0xfffff4f6
    2d3c:			; <UNDEFINED> instruction: 0x46294632
    2d40:	svc	0x004ef7fd
    2d44:	andhi	pc, r4, r4, asr #17
    2d48:	andlt	r4, r2, r0, lsr #12
    2d4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2d50:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    2d54:	movwls	r4, #1594	; 0x63a
    2d58:			; <UNDEFINED> instruction: 0xf7ff4643
    2d5c:	stmdavs	r7!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    2d60:	strb	r6, [sl, r0, lsr #32]!
    2d64:	ldrblt	r6, [r0, #2122]!	; 0x84a
    2d68:	addlt	r4, r3, r4, lsl #12
    2d6c:			; <UNDEFINED> instruction: 0x460db15a
    2d70:	ldrdvs	lr, [r1, -r0]
    2d74:	ldmibne	r7, {fp, sp, lr}
    2d78:	blle	1d3864 <__printf_chk@plt+0x1d2b98>
    2d7c:	ldrtmi	r6, [r0], #-2089	; 0xfffff7d7
    2d80:	svc	0x002ef7fd
    2d84:	strtmi	r6, [r0], -r7, rrx
    2d88:	ldcllt	0, cr11, [r0, #12]!
    2d8c:			; <UNDEFINED> instruction: 0xf1044632
    2d90:	movwls	r0, #776	; 0x308
    2d94:			; <UNDEFINED> instruction: 0xf7ff463b
    2d98:	stmdavs	sl!, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    2d9c:	eorvs	r6, r0, r6, ror #16
    2da0:	svclt	0x0000e7ec
    2da4:	mvnsmi	lr, sp, lsr #18
    2da8:	addlt	r1, r2, r5, lsl lr
    2dac:	strmi	sp, [pc], -pc, lsl #26
    2db0:	ldrdvs	lr, [r1, -r0]
    2db4:	stmdavs	r0, {r2, r9, sl, lr}
    2db8:	stmdaeq	r5, {r1, r2, r8, r9, fp, sp, lr, pc}
    2dbc:	blle	2542c8 <__printf_chk@plt+0x2535fc>
    2dc0:			; <UNDEFINED> instruction: 0x462a4430
    2dc4:			; <UNDEFINED> instruction: 0xf7fd4639
    2dc8:			; <UNDEFINED> instruction: 0xf8c4ef0c
    2dcc:	andlt	r8, r2, r4
    2dd0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2dd4:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    2dd8:	movwls	r4, #1586	; 0x632
    2ddc:			; <UNDEFINED> instruction: 0xf7ff4643
    2de0:	stmdavs	r6!, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    2de4:	strb	r6, [fp, r0, lsr #32]!
    2de8:	mvnsmi	lr, #737280	; 0xb4000
    2dec:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    2df0:	ldrmi	r4, [r5], -r8, lsl #13
    2df4:	mcrcs	6, 0, r4, cr0, cr15, {0}
    2df8:	bcs	32ca0 <__printf_chk@plt+0x31fd4>
    2dfc:	stmibne	r8!, {r0, r1, r2, r8, r9, fp, ip, lr, pc}
    2e00:	stmdblt	r8!, {r5, r6, sp, lr}^
    2e04:	eorvs	r6, r0, r0, lsr #1
    2e08:	pop	{r5, r9, sl, lr}
    2e0c:	ldmdbmi	r2, {r3, r4, r5, r6, r7, r8, r9, pc}
    2e10:	ldrbtmi	r2, [r9], #-215	; 0xffffff29
    2e14:	ldc2	7, cr15, [r0], {254}	; 0xfe
    2e18:	rsbvs	r1, r0, r8, lsr #19
    2e1c:	rscsle	r2, r1, r0, lsl #16
    2e20:	adcvs	r0, r0, r0, asr #32
    2e24:	mcr	7, 4, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    2e28:	eorvs	r4, r0, r1, lsl #13
    2e2c:	strbmi	fp, [r1], -r5, ror #2
    2e30:			; <UNDEFINED> instruction: 0xf7fd462a
    2e34:	mcrcs	14, 0, lr, cr0, cr6, {6}
    2e38:	bl	2771d8 <__printf_chk@plt+0x27650c>
    2e3c:	ldrtmi	r0, [r2], -r5
    2e40:			; <UNDEFINED> instruction: 0xf7fd4639
    2e44:	ldrb	lr, [pc, lr, asr #29]
    2e48:			; <UNDEFINED> instruction: 0x46394632
    2e4c:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    2e50:	pop	{r5, r9, sl, lr}
    2e54:	svclt	0x000083f8
    2e58:	andeq	r1, r0, sl, asr #27
    2e5c:	strlt	r6, [r8, #-2114]	; 0xfffff7be
    2e60:	stmdavs	r8, {r0, r1, r9, sl, lr}^
    2e64:	sfmle	f4, 4, [r2], {130}	; 0x82
    2e68:	stmdblt	sl, {r0, sp}^
    2e6c:	stmdacs	r0, {r3, r8, sl, fp, ip, sp, pc}
    2e70:			; <UNDEFINED> instruction: 0x4602d0fc
    2e74:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    2e78:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    2e7c:	stclt	15, cr0, [r8, #-768]	; 0xfffffd00
    2e80:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    2e84:	mrc	7, 7, APSR_nzcv, cr0, cr13, {7}
    2e88:	svclt	0x00cc2800
    2e8c:	andcs	r2, r1, r0
    2e90:	svclt	0x0000bd08
    2e94:	strlt	r6, [r8, #-2114]	; 0xfffff7be
    2e98:	stmdavs	r8, {r0, r1, r9, sl, lr}^
    2e9c:	ble	938ac <__printf_chk@plt+0x92be0>
    2ea0:	stmdblt	sl, {r0, sp}^
    2ea4:	stmdacs	r0, {r3, r8, sl, fp, ip, sp, pc}
    2ea8:			; <UNDEFINED> instruction: 0x4602d0fc
    2eac:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    2eb0:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    2eb4:	stclt	15, cr0, [r8, #-768]	; 0xfffffd00
    2eb8:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    2ebc:	mrc	7, 6, APSR_nzcv, cr4, cr13, {7}
    2ec0:	svclt	0x00cc2800
    2ec4:	andcs	r2, r1, r0
    2ec8:	svclt	0x0000bd08
    2ecc:	strlt	r6, [r8, #-2122]	; 0xfffff7b6
    2ed0:	stmdavs	r0, {r0, r1, r9, sl, lr}^
    2ed4:	blle	9391c <__printf_chk@plt+0x92c50>
    2ed8:	stmdblt	r2!, {r0, sp}^
    2edc:	stmdacs	r0, {r3, r8, sl, fp, ip, sp, pc}
    2ee0:			; <UNDEFINED> instruction: 0x4602d0fc
    2ee4:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    2ee8:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    2eec:	svclt	0x00d42800
    2ef0:	andcs	r2, r1, r0
    2ef4:	stmdavs	r9, {r3, r8, sl, fp, ip, sp, pc}
    2ef8:			; <UNDEFINED> instruction: 0xf7fd6818
    2efc:	bicmi	lr, r0, #2912	; 0xb60
    2f00:	stclt	15, cr0, [r8, #-768]	; 0xfffffd00
    2f04:	strlt	r6, [r8, #-2122]	; 0xfffff7b6
    2f08:	stmdavs	r0, {r0, r1, r9, sl, lr}^
    2f0c:	sfmle	f4, 4, [r2, #-576]	; 0xfffffdc0
    2f10:	stmdblt	r2!, {r0, sp}^
    2f14:	stmdacs	r0, {r3, r8, sl, fp, ip, sp, pc}
    2f18:			; <UNDEFINED> instruction: 0x4602d0fc
    2f1c:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    2f20:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    2f24:	svclt	0x00d42800
    2f28:	andcs	r2, r1, r0
    2f2c:	stmdavs	r9, {r3, r8, sl, fp, ip, sp, pc}
    2f30:			; <UNDEFINED> instruction: 0xf7fd6818
    2f34:	bicmi	lr, r0, #2464	; 0x9a0
    2f38:	stclt	15, cr0, [r8, #-768]	; 0xfffffd00
    2f3c:	cfrshl64ne	mvdx12, mvdx0, fp
    2f40:	strmi	fp, [r5], -r2, lsl #1
    2f44:	stmiavs	r9!, {r0, r2, r8, r9, fp, ip, lr, pc}
    2f48:	blle	2d39d4 <__printf_chk@plt+0x2d2d08>
    2f4c:	andlt	r6, r2, ip, rrx
    2f50:	stmdbmi	sl, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    2f54:	andne	pc, r7, r0, asr #4
    2f58:			; <UNDEFINED> instruction: 0xf7fe4479
    2f5c:	stmiavs	r9!, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    2f60:	ble	ffcd39ec <__printf_chk@plt+0xffcd2d20>
    2f64:	stmdavs	sl!, {r1, r2, r3, r5, r9, sl, lr}^
    2f68:	bleq	2410c8 <__printf_chk@plt+0x2403fc>
    2f6c:	strls	r4, [r0], -r3, lsr #12
    2f70:	stc2l	7, cr15, [r8, #1020]	; 0x3fc
    2f74:	eorvs	r6, r8, ip, rrx
    2f78:	ldcllt	0, cr11, [r0, #-8]!
    2f7c:	andeq	r1, r0, r4, lsl #25
    2f80:	subvs	r2, r3, r0, lsl #6
    2f84:	svclt	0x00004770
    2f88:	stmdavs	r4, {r4, r8, sl, ip, sp, pc}
    2f8c:	stmdavs	r2, {r2, r4, r5, r8, ip, sp, pc}^
    2f90:			; <UNDEFINED> instruction: 0xf7fd4620
    2f94:	tstlt	r8, r6, asr lr
    2f98:	vldrlt	d1, [r0, #-0]
    2f9c:	rscscc	pc, pc, pc, asr #32
    2fa0:	svclt	0x0000bd10
    2fa4:	ldmib	r0, {r3, r4, r5, r8, sl, ip, sp, pc}^
    2fa8:	cfstr32cs	mvfx4, [r0, #-0]
    2fac:	andeq	pc, r1, r5, lsl #2
    2fb0:	strtmi	sp, [r5], #-3354	; 0xfffff2e6
    2fb4:	stccc	12, cr3, [r1, #-4]
    2fb8:	strtmi	r2, [r3], -r0, lsl #2
    2fbc:	svccs	0x0001f813
    2fc0:	tstcc	r1, r2, lsl #18
    2fc4:	mvnsle	r4, fp, lsr #5
    2fc8:			; <UNDEFINED> instruction: 0xf7fd1a40
    2fcc:			; <UNDEFINED> instruction: 0x4601ee10
    2fd0:	svccs	0x0001f814
    2fd4:	tstlt	r2, fp, lsl #12
    2fd8:	blcs	80fec <__printf_chk@plt+0x80320>
    2fdc:	adcmi	r4, ip, #26214400	; 0x1900000
    2fe0:	movwcs	sp, #502	; 0x1f6
    2fe4:	ldclt	0, cr7, [r8, #-44]!	; 0xffffffd4
    2fe8:	mcr	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    2fec:	strmi	r2, [r1], -r0, lsl #6
    2ff0:	ldclt	0, cr7, [r8, #-44]!	; 0xffffffd4
    2ff4:			; <UNDEFINED> instruction: 0x4605b5f8
    2ff8:	andeq	lr, r0, #208, 18	; 0x340000
    2ffc:	ldrle	r1, [r6], #-3671	; 0xfffff1a9
    3000:	ldrtmi	r4, [fp], -r2, lsl #8
    3004:	blcc	7b010 <__printf_chk@plt+0x7a344>
    3008:			; <UNDEFINED> instruction: 0xf812d324
    300c:	stmdbcs	r0!, {r0, r8, sl, fp, ip}
    3010:	cmnlt	fp, #249	; 0xf9
    3014:	bcs	821024 <__printf_chk@plt+0x820358>
    3018:	strmi	sp, [r3], #-293	; 0xfffffedb
    301c:	bne	fe78a12c <__printf_chk@plt+0xfe789460>
    3020:			; <UNDEFINED> instruction: 0xf8124614
    3024:	stmdbcs	r0!, {r0, r8, r9, fp, ip}
    3028:	adcsmi	sp, r7, #249	; 0xf9
    302c:	ldfltp	f5, [r8]
    3030:	blle	3ce838 <__printf_chk@plt+0x3cdb6c>
    3034:	strcc	r6, [r1], -r8, lsr #17
    3038:			; <UNDEFINED> instruction: 0xf7fd606e
    303c:			; <UNDEFINED> instruction: 0x4621ed7a
    3040:	strmi	r6, [r4], -sl, ror #16
    3044:	stcl	7, cr15, [ip, #1012]	; 0x3f4
    3048:	tstlt	r8, r8, lsr #16
    304c:	stc	7, cr15, [sl, #1012]!	; 0x3f4
    3050:	ldcllt	0, cr6, [r8, #176]!	; 0xb0
    3054:	rsbvs	r2, ip, r0, lsl #8
    3058:	rscle	r2, r8, r0, lsl #16
    305c:	stc	7, cr15, [r2, #1012]!	; 0x3f4
    3060:	adcvs	r6, ip, ip, lsr #32
    3064:	addsmi	fp, pc, #248, 26	; 0x3e00
    3068:	strmi	sp, [r4], -r1, ror #1
    306c:			; <UNDEFINED> instruction: 0xe7e1461e
    3070:	mvnsle	r2, r0, lsl #30
    3074:	svclt	0x0000bdf8
    3078:	ldmib	r0, {r4, r5, r6, r8, sl, ip, sp, pc}^
    307c:	cfstr32cs	mvfx4, [r0, #-0]
    3080:	strtmi	sp, [r5], #-3338	; 0xfffff2f6
    3084:	stccc	12, cr3, [r1, #-4]
    3088:			; <UNDEFINED> instruction: 0xf814460e
    308c:	ldrtmi	r0, [r1], -r1, lsl #30
    3090:	ldcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    3094:	mvnsle	r4, ip, lsr #5
    3098:	svclt	0x0000bd70
    309c:	addlt	fp, r3, r0, lsr r5
    30a0:	strmi	r4, [r4], -r8, lsl #26
    30a4:	andcs	r4, ip, #8, 22	; 0x2000
    30a8:	tstls	r0, sp, ror r4
    30ac:	tstcs	r1, fp, ror r4
    30b0:			; <UNDEFINED> instruction: 0xf7fd4628
    30b4:	strtmi	lr, [r9], -r0, ror #27
    30b8:			; <UNDEFINED> instruction: 0xf7ff4620
    30bc:			; <UNDEFINED> instruction: 0x4620fd71
    30c0:	ldclt	0, cr11, [r0, #-12]!
    30c4:	andeq	r3, r1, r8
    30c8:	andeq	r1, r0, r4, asr fp
    30cc:			; <UNDEFINED> instruction: 0x4604b510
    30d0:	cmplt	r8, r2, lsl #1
    30d4:	ldc	7, cr15, [r0, #1012]	; 0x3f4
    30d8:	andls	r1, r1, #16896	; 0x4200
    30dc:			; <UNDEFINED> instruction: 0xf7fd4610
    30e0:	strtmi	lr, [r1], -r6, lsl #27
    30e4:	strmi	r9, [r4], -r1, lsl #20
    30e8:	ldcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    30ec:	andlt	r4, r2, r0, lsr #12
    30f0:	svclt	0x0000bd10
    30f4:			; <UNDEFINED> instruction: 0x4604b538
    30f8:	bmi	215d1c <__printf_chk@plt+0x215050>
    30fc:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3100:	tstlt	r8, r8, lsr #16
    3104:			; <UNDEFINED> instruction: 0xf7fd4621
    3108:			; <UNDEFINED> instruction: 0xb118ed90
    310c:			; <UNDEFINED> instruction: 0xf7ff4620
    3110:	ldrdvs	pc, [r8], -sp	; <UNPREDICTABLE>
    3114:	svclt	0x0000bd38
    3118:	andeq	r2, r1, r0, lsl #28
    311c:	ldrdeq	r0, [r0], -r8
    3120:	bmi	d5d30 <__printf_chk@plt+0xd5064>
    3124:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3128:			; <UNDEFINED> instruction: 0x47706018
    312c:	ldrdeq	r2, [r1], -r8
    3130:	strheq	r0, [r0], -ip
    3134:	svcmi	0x00f0e92d
    3138:	stmibmi	r3, {r0, r3, r7, ip, sp, pc}
    313c:	stmmi	r3, {sl, sp}
    3140:	stceq	0, cr15, [r1], {79}	; 0x4f
    3144:	ldrbtmi	r4, [r9], #-2946	; 0xfffff47e
    3148:	ldrbtmi	r4, [r8], #-3458	; 0xfffff27e
    314c:	andlt	pc, r8, #14614528	; 0xdf0000
    3150:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    3154:	ldrbtmi	r9, [fp], #1287	; 0x507
    3158:	andvc	pc, r4, #268435456	; 0x10000000
    315c:			; <UNDEFINED> instruction: 0xf50b4f7f
    3160:	andls	r7, r2, #532480	; 0x82000
    3164:	andvc	pc, r4, #0, 4
    3168:			; <UNDEFINED> instruction: 0xf6039203
    316c:	blls	1c3984 <__printf_chk@plt+0x1c2cb8>
    3170:			; <UNDEFINED> instruction: 0xf50b447f
    3174:			; <UNDEFINED> instruction: 0xf50b7601
    3178:	vmla.i8	<illegal reg q3.5>, <illegal reg q5.5>, <illegal reg q0.5>
    317c:	vrshl.s8	d4, d4, d11
    3180:			; <UNDEFINED> instruction: 0xf6035804
    3184:	strls	r1, [r6, -r4, lsl #6]
    3188:	vhsub.s8	d9, d11, d4
    318c:	movwls	r6, #22276	; 0x5704
    3190:	blgt	1012c4 <__printf_chk@plt+0x1005f8>
    3194:			; <UNDEFINED> instruction: 0xf0349700
    3198:	cmnle	ip, pc, ror r3
    319c:			; <UNDEFINED> instruction: 0xf7fd9101
    31a0:	stmdbls	r1, {r3, r8, sl, fp, sp, lr, pc}
    31a4:	stmdavs	r2, {r0, r1, r5, r6}
    31a8:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    31ac:	addvs	pc, r0, #301989888	; 0x12000000
    31b0:	andcs	fp, r1, #28, 30	; 0x70
    31b4:	andcs	pc, r0, sl, lsl #17
    31b8:			; <UNDEFINED> instruction: 0xf88ad101
    31bc:	stmdavs	r2, {sp}
    31c0:			; <UNDEFINED> instruction: 0xf4125ad2
    31c4:	svclt	0x000e7280
    31c8:	andcs	r7, r1, #50	; 0x32
    31cc:	stmdavs	r2, {r1, r4, r5, ip, sp, lr}
    31d0:			; <UNDEFINED> instruction: 0xf4125ad2
    31d4:	svclt	0x000e7200
    31d8:	andcs	pc, r0, r9, lsl #17
    31dc:			; <UNDEFINED> instruction: 0xf8892201
    31e0:			; <UNDEFINED> instruction: 0xf1a42000
    31e4:	bcs	243aac <__printf_chk@plt+0x242de0>
    31e8:	adchi	pc, sl, r0, asr #4
    31ec:	eorvc	r2, sl, r0, lsl #4
    31f0:	bpl	ff49d200 <__printf_chk@plt+0xff49c534>
    31f4:	addpl	pc, r0, #301989888	; 0x12000000
    31f8:	addhi	pc, sp, r0, asr #32
    31fc:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    3200:	vqshl.s8	q2, q14, q14
    3204:			; <UNDEFINED> instruction: 0xf80c7c04
    3208:	stmdavs	r2, {r2, sp}
    320c:			; <UNDEFINED> instruction: 0xf4125ad2
    3210:			; <UNDEFINED> instruction: 0xf0405200
    3214:			; <UNDEFINED> instruction: 0xf8888089
    3218:	stmdavs	r2, {sp}
    321c:			; <UNDEFINED> instruction: 0xf0125ad2
    3220:	cmnle	ip, r4, lsl #4
    3224:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    3228:			; <UNDEFINED> instruction: 0xf60c44fc
    322c:			; <UNDEFINED> instruction: 0xf80c0c04
    3230:	stmdavs	r2, {r2, sp}
    3234:			; <UNDEFINED> instruction: 0xf0125ad2
    3238:	cmnle	r8, r8, lsl #4
    323c:	eorsvc	r9, sl, r0, lsl #30
    3240:	bpl	ff49d250 <__printf_chk@plt+0xff49c584>
    3244:	cfstrsmi	mvf15, [r0], {18}
    3248:			; <UNDEFINED> instruction: 0xf8dfd14a
    324c:	ldrbtmi	lr, [lr], #284	; 0x11c
    3250:	andne	pc, r4, #14680064	; 0xe00000
    3254:	andgt	pc, r4, r2, lsl #16
    3258:	cdppl	8, 13, cr6, cr2, cr2, {0}
    325c:	svclt	0x00a42a00
    3260:	cfmadd32cs	mvax0, mvfx15, mvfx4, mvfx14
    3264:	andgt	pc, r4, lr, lsl #16
    3268:	stmdavs	r2, {r1, r5, r6, r8, r9, fp, ip, lr, pc}
    326c:			; <UNDEFINED> instruction: 0xf10a3401
    3270:	strcc	r0, [r1], -r1, lsl #20
    3274:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    3278:	bpl	ff4d0684 <__printf_chk@plt+0xff4cf9b8>
    327c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3280:	vmlsl.u8	<illegal reg q12.5>, d3, d0
    3284:			; <UNDEFINED> instruction: 0xf80b0340
    3288:			; <UNDEFINED> instruction: 0xf0343f01
    328c:			; <UNDEFINED> instruction: 0xf102037f
    3290:	andls	r0, r0, #268435456	; 0x10000000
    3294:	svcls	0x0002d082
    3298:	andcs	pc, r4, #1048576	; 0x100000
    329c:	stceq	6, cr15, [r4], {1}
    32a0:	andne	pc, r4, r1, lsl #12
    32a4:	strtpl	r2, [r3], #768	; 0x300
    32a8:	andcc	pc, ip, r4, lsl #16
    32ac:	strbpl	r9, [r3, #2560]!	; 0xa00
    32b0:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    32b4:	svcvc	0x0080f5b4
    32b8:	blcc	812c8 <__printf_chk@plt+0x805fc>
    32bc:	blcc	812ec <__printf_chk@plt+0x80620>
    32c0:	blcc	812e0 <__printf_chk@plt+0x80614>
    32c4:	blcc	812f0 <__printf_chk@plt+0x80624>
    32c8:	blcc	812e4 <__printf_chk@plt+0x80618>
    32cc:	blcc	812f4 <__printf_chk@plt+0x80628>
    32d0:			; <UNDEFINED> instruction: 0xf80b9200
    32d4:			; <UNDEFINED> instruction: 0xf47f3f01
    32d8:	andlt	sl, r9, lr, asr pc
    32dc:	svchi	0x00f0e8bd
    32e0:	andcs	r9, r1, #5, 30
    32e4:	stmdavs	r2, {r1, r3, r4, r5, r8, sl, ip, lr}
    32e8:	bcs	1ae38 <__printf_chk@plt+0x1a16c>
    32ec:	bls	1f9f74 <__printf_chk@plt+0x1f92a8>
    32f0:	stceq	0, cr15, [r0], {79}	; 0x4f
    32f4:	andcs	pc, r4, #2097152	; 0x200000
    32f8:	andgt	pc, r4, r2, lsl #16
    32fc:	svcls	0x0004e7b5
    3300:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    3304:	bpl	ff49d314 <__printf_chk@plt+0xff49c648>
    3308:	andeq	pc, r8, #18
    330c:	svcls	0x0000d096
    3310:	eorsvc	r2, sl, r1, lsl #4
    3314:	svcls	0x0003e794
    3318:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    331c:	bpl	ff49d32c <__printf_chk@plt+0xff49c660>
    3320:	andpl	pc, r0, #301989888	; 0x12000000
    3324:	svcge	0x0077f43f
    3328:			; <UNDEFINED> instruction: 0xf8882201
    332c:	ldrb	r2, [r4, -r0]!
    3330:			; <UNDEFINED> instruction: 0xf04f9a06
    3334:			; <UNDEFINED> instruction: 0xf6020c01
    3338:			; <UNDEFINED> instruction: 0xf8022204
    333c:	ldr	ip, [r4, r4]
    3340:	eorvc	r2, sl, r1, lsl #4
    3344:	svclt	0x0000e754
    3348:	andeq	r2, r1, r6, ror pc
    334c:	andeq	r2, r1, r2, ror pc
    3350:	andeq	r2, r1, ip, ror #30
    3354:	andeq	r2, r1, sl, ror #30
    3358:	andeq	r2, r1, r6, ror #30
    335c:	andeq	r2, r1, ip, asr #30
    3360:			; <UNDEFINED> instruction: 0x00012ebc
    3364:	muleq	r1, r4, lr
    3368:	andeq	r2, r1, lr, ror #28
    336c:			; <UNDEFINED> instruction: 0xf1001e43
    3370:	strdcs	r0, [r0, -pc]
    3374:	svcne	0x0001f803
    3378:			; <UNDEFINED> instruction: 0xd1fb4293
    337c:	svclt	0x00004770
    3380:			; <UNDEFINED> instruction: 0xf1001e43
    3384:	strdcs	r0, [r0, -pc]
    3388:	svcne	0x0001f803
    338c:			; <UNDEFINED> instruction: 0xd1fb4293
    3390:	svclt	0x00004770
    3394:	mcrne	4, 2, fp, cr3, cr0, {0}
    3398:	ldrbteq	pc, [pc], #256	; 33a0 <__printf_chk@plt+0x26d4>	; <UNPREDICTABLE>
    339c:			; <UNDEFINED> instruction: 0xf8032200
    33a0:	adcmi	r2, r3, #1, 30
    33a4:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    33a8:	andcs	fp, r1, #-1073741814	; 0xc000000a
    33ac:			; <UNDEFINED> instruction: 0xf81154c2
    33b0:	blcs	12fbc <__printf_chk@plt+0x122f0>
    33b4:			; <UNDEFINED> instruction: 0xf85dd1fa
    33b8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    33bc:	mcrne	4, 2, fp, cr3, cr0, {0}
    33c0:	ldrbteq	pc, [pc], #256	; 33c8 <__printf_chk@plt+0x26fc>	; <UNPREDICTABLE>
    33c4:			; <UNDEFINED> instruction: 0xf8032200
    33c8:	adcmi	r2, r3, #1, 30
    33cc:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    33d0:	andcs	fp, r1, #-1073741814	; 0xc000000a
    33d4:			; <UNDEFINED> instruction: 0xf81154c2
    33d8:	blcs	12fe4 <__printf_chk@plt+0x12318>
    33dc:			; <UNDEFINED> instruction: 0xf85dd1fa
    33e0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    33e4:	svclt	0x00004770
    33e8:	stmdbcc	r1, {r4, r5, sl, ip, sp, pc}
    33ec:	strvc	pc, [r0], #1280	; 0x500
    33f0:	strcs	r4, [r1, #-1539]	; 0xfffff9fd
    33f4:	svccs	0x0001f811
    33f8:	andsvc	fp, sp, r2, lsl #2
    33fc:	adcmi	r3, r3, #67108864	; 0x4000000
    3400:	ldfltd	f5, [r0], #-992	; 0xfffffc20
    3404:	svclt	0x00004770
    3408:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    340c:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    3410:	addlt	fp, r3, r0, lsl #10
    3414:			; <UNDEFINED> instruction: 0xf7ff9001
    3418:	stmdals	r1, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    341c:			; <UNDEFINED> instruction: 0xf85db003
    3420:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
    3424:			; <UNDEFINED> instruction: 0x00012cb2
    3428:			; <UNDEFINED> instruction: 0xf8dfb40e
    342c:	ldrblt	ip, [r0, #192]!	; 0xc0
    3430:	cfldr64vs	mvdx15, [ip, #692]!	; 0x2b4
    3434:	mvnsvc	pc, #-805306368	; 0xd0000000
    3438:	ldrbtmi	r4, [ip], #3373	; 0xd2d
    343c:			; <UNDEFINED> instruction: 0xf853ac01
    3440:	svcge	0x00032b04
    3444:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    3448:	strmi	r4, [r6], -r1, lsr #12
    344c:	stmdavs	sp!, {r3, r4, r5, r9, sl, lr}
    3450:	ldrbpl	pc, [ip, sp, asr #17]	; <UNPREDICTABLE>
    3454:	streq	pc, [r0, #-79]	; 0xffffffb1
    3458:	ldrbvs	pc, [sl, #1103]!	; 0x44f	; <UNPREDICTABLE>
    345c:	strls	r9, [r1, #-770]	; 0xfffffcfe
    3460:			; <UNDEFINED> instruction: 0xf850f000
    3464:	cmnlt	r8, #36, 16	; 0x240000
    3468:			; <UNDEFINED> instruction: 0x46224633
    346c:	strmi	r2, [r5], -r1, lsl #2
    3470:	bl	fec4146c <__printf_chk@plt+0xfec407a0>
    3474:	tstle	r5, #160, 4
    3478:			; <UNDEFINED> instruction: 0xd00242bd
    347c:			; <UNDEFINED> instruction: 0xf7fd4628
    3480:	vmovne.16	d0[2], lr
    3484:	bmi	6fa11c <__printf_chk@plt+0x6f9450>
    3488:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    348c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3490:			; <UNDEFINED> instruction: 0x37dcf8dd
    3494:	qsuble	r4, sl, r6
    3498:	cfldr64vs	mvdx15, [ip, #52]!	; 0x34
    349c:	ldrhtmi	lr, [r0], #141	; 0x8d
    34a0:	ldrbmi	fp, [r0, -r3]!
    34a4:	svclt	0x000842bd
    34a8:	rscscc	pc, pc, pc, asr #32
    34ac:			; <UNDEFINED> instruction: 0xf7fdd0eb
    34b0:	strmi	lr, [r4], -r2, asr #23
    34b4:	stmdavs	r5!, {r3, r5, r9, sl, lr}
    34b8:	bl	6c14b4 <__printf_chk@plt+0x6c07e8>
    34bc:	rscscc	pc, pc, pc, asr #32
    34c0:	strb	r6, [r0, r5, lsr #32]!
    34c4:			; <UNDEFINED> instruction: 0xf0004630
    34c8:			; <UNDEFINED> instruction: 0xf04ff817
    34cc:			; <UNDEFINED> instruction: 0xe7da30ff
    34d0:	bl	fec414cc <__printf_chk@plt+0xfec40800>
    34d4:	strmi	r2, [r3], -fp, asr #4
    34d8:	andsvs	r4, sl, r0, lsr r6
    34dc:			; <UNDEFINED> instruction: 0xf80cf000
    34e0:	rscscc	pc, pc, pc, asr #32
    34e4:			; <UNDEFINED> instruction: 0xf7fde7cf
    34e8:	svclt	0x0000eb42
    34ec:	andeq	r2, r1, r2, asr #21
    34f0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    34f4:	andeq	r2, r1, r2, ror sl
    34f8:			; <UNDEFINED> instruction: 0xf0436803
    34fc:	andvs	r0, r3, r0, lsr #6
    3500:	svclt	0x00004770
    3504:	svcmi	0x00f0e92d
    3508:	cfstr32vc	mvfx15, [pc, #-692]	; 325c <__printf_chk@plt+0x2590>
    350c:	ldrmi	sl, [r6], -r8, lsl #30
    3510:	ldrbeq	pc, [r0, #263]	; 0x107	; <UNPREDICTABLE>
    3514:	ldrbeq	pc, [r8], #-263	; 0xfffffef9	; <UNPREDICTABLE>
    3518:			; <UNDEFINED> instruction: 0x460561fd
    351c:			; <UNDEFINED> instruction: 0x461062bd
    3520:	ldmibpl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3524:			; <UNDEFINED> instruction: 0x460c63fc
    3528:			; <UNDEFINED> instruction: 0x461c617c
    352c:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3530:			; <UNDEFINED> instruction: 0xf8d7447d
    3534:	ldmibvs	r9!, {r2, r3, r4, r5, pc}^
    3538:	strbmi	r5, [r2], -fp, ror #17
    353c:			; <UNDEFINED> instruction: 0xf8c7681b
    3540:			; <UNDEFINED> instruction: 0xf04f3214
    3544:			; <UNDEFINED> instruction: 0xf0000300
    3548:	stmdacs	r0, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    354c:	eorshi	pc, r0, #192, 4
    3550:	strbmi	r4, [r1], -r0, lsr #12
    3554:	stc2l	0, cr15, [sl]
    3558:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}
    355c:	ldrbhi	pc, [r1], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    3560:	ldmvs	fp, {r1, r3, r4, r7, fp, sp, lr}^
    3564:	svclt	0x00283207
    3568:	rscscc	pc, pc, #79	; 0x4f
    356c:			; <UNDEFINED> instruction: 0xf080189b
    3570:	andcs	r8, r6, r2, lsl r2
    3574:			; <UNDEFINED> instruction: 0xf0801818
    3578:			; <UNDEFINED> instruction: 0xf5b0820e
    357c:			; <UNDEFINED> instruction: 0xf0c06f7a
    3580:	mcrrne	0, 12, r8, r5, cr15
    3584:	andhi	pc, r7, #0
    3588:	bl	c41584 <__printf_chk@plt+0xc408b8>
    358c:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sp, lr}
    3590:	andhi	pc, r1, #0
    3594:	teqvs	r8, fp	; <illegal shifter operand>
    3598:			; <UNDEFINED> instruction: 0xf0002b00
    359c:	ldmdbvs	fp!, {r1, r2, r3, r6, r7, pc}^
    35a0:	ldrdls	pc, [r0], -r3
    35a4:	strcs	r6, [r0], #-2555	; 0xfffff605
    35a8:			; <UNDEFINED> instruction: 0x61bc6abd
    35ac:	ldrdlt	pc, [r4], -r3
    35b0:	ldrdcc	pc, [r0], -fp
    35b4:			; <UNDEFINED> instruction: 0xf00042b3
    35b8:	bl	fe8e3c60 <__printf_chk@plt+0xfe8e2f94>
    35bc:	bl	5055dc <__printf_chk@plt+0x504910>
    35c0:	svclt	0x00280a08
    35c4:	bcc	fffff708 <__printf_chk@plt+0xffffea3c>
    35c8:	eorle	r4, ip, #876609536	; 0x34400000
    35cc:	svceq	0x0000f1b9
    35d0:	bicshi	pc, r5, r0
    35d4:	orrshi	pc, pc, r0, asr #5
    35d8:	stmdbeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    35dc:	svclt	0x003845d1
    35e0:			; <UNDEFINED> instruction: 0xf1b946d1
    35e4:			; <UNDEFINED> instruction: 0xf0003fff
    35e8:	bvs	feea3c48 <__printf_chk@plt+0xfeea2f7c>
    35ec:	addsmi	r1, r5, #700416	; 0xab000
    35f0:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    35f4:			; <UNDEFINED> instruction: 0xf383fab3
    35f8:	cmpne	r3, #323584	; 0x4f000
    35fc:			; <UNDEFINED> instruction: 0xf040647b
    3600:	strbmi	r8, [r8], -r1, asr #3
    3604:	b	ffcc1600 <__printf_chk@plt+0xffcc0934>
    3608:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, sp, lr}
    360c:	orrhi	pc, r3, r0
    3610:	svclt	0x00082c00
    3614:	blcs	c21c <__printf_chk@plt+0xb550>
    3618:	mvnshi	pc, #0
    361c:	strtmi	r4, [r2], -r9, lsr #12
    3620:			; <UNDEFINED> instruction: 0xf7fd4605
    3624:	stmdbne	r8!, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    3628:	ldrtmi	r4, [r1], -r2, asr #12
    362c:	b	ff641628 <__printf_chk@plt+0xff64095c>
    3630:	ldmibvs	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}
    3634:	addsmi	r6, r3, #1769472	; 0x1b0000
    3638:	strhi	pc, [r2], #-0
    363c:	mlacs	r4, fp, r8, pc	; <UNPREDICTABLE>
    3640:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
    3644:			; <UNDEFINED> instruction: 0xf0002a25
    3648:	ldfnep	f0, [ip], {31}
    364c:	strbthi	pc, [r6], #-0	; <UNPREDICTABLE>
    3650:			; <UNDEFINED> instruction: 0x011b6bf9
    3654:	stmdavs	lr, {r1, r2, r3, r5, r6, r9, fp, sp}^
    3658:	tsteq	r3, r6, lsl #22
    365c:			; <UNDEFINED> instruction: 0xf00058f4
    3660:			; <UNDEFINED> instruction: 0xf8db810a
    3664:	eorcs	r3, r5, #8
    3668:			; <UNDEFINED> instruction: 0x07d86b79
    366c:	svclt	0x0055700a
    3670:	blvs	1e4a7a0 <__printf_chk@plt+0x1e49ad4>
    3674:	cfstrsne	mvf6, [sl], {58}	; 0x3a
    3678:	ldrtvs	fp, [sl], #-3906	; 0xfffff0be
    367c:	subvc	r2, sl, r7, lsr #4
    3680:	svclt	0x00410799
    3684:			; <UNDEFINED> instruction: 0x212d6c3a
    3688:	blne	81698 <__printf_chk@plt+0x809cc>
    368c:	smmlareq	sl, sl, r4, r6
    3690:	ldcvs	15, cr11, [sl], #-260	; 0xfffffefc
    3694:			; <UNDEFINED> instruction: 0xf802212b
    3698:	ldrtvs	r1, [sl], #-2817	; 0xfffff4ff
    369c:	svclt	0x00410718
    36a0:			; <UNDEFINED> instruction: 0x21206c3a
    36a4:	blne	816b4 <__printf_chk@plt+0x809e8>
    36a8:			; <UNDEFINED> instruction: 0x06d9643a
    36ac:	ldcvs	15, cr11, [sl], #-260	; 0xfffffefc
    36b0:			; <UNDEFINED> instruction: 0xf8022123
    36b4:	ldrtvs	r1, [sl], #-2817	; 0xfffff4ff
    36b8:	svclt	0x0041065a
    36bc:	cmpcs	r9, sl, lsr ip
    36c0:	blne	816d0 <__printf_chk@plt+0x80a04>
    36c4:			; <UNDEFINED> instruction: 0x0698643a
    36c8:	ldcvs	15, cr11, [fp], #-264	; 0xfffffef8
    36cc:			; <UNDEFINED> instruction: 0xf8032230
    36d0:	ldmib	fp, {r0, r8, r9, fp, sp}^
    36d4:	svclt	0x00481203
    36d8:	addsmi	r6, r1, #989855744	; 0x3b000000
    36dc:	ldcvs	0, cr13, [fp], #-24	; 0xffffffe8
    36e0:			; <UNDEFINED> instruction: 0x46181a52
    36e4:	ldrtvs	r4, [fp], #-1043	; 0xfffffbed
    36e8:	b	1ec16e4 <__printf_chk@plt+0x1ec0a18>
    36ec:	andne	lr, r6, #3588096	; 0x36c000
    36f0:	mulle	r6, r1, r2
    36f4:	bne	149e7e8 <__printf_chk@plt+0x149db1c>
    36f8:	ldrmi	r4, [r3], #-1560	; 0xfffff9e8
    36fc:			; <UNDEFINED> instruction: 0xf7fd643b
    3700:	svcne	0x00e3ea70
    3704:	stmdale	r5!, {r0, r3, r8, r9, fp, sp}
    3708:			; <UNDEFINED> instruction: 0xf013e8df
    370c:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    3710:	andseq	r0, sl, sl, lsl r0
    3714:	sbceq	r0, r6, #36	; 0x24
    3718:	andseq	r0, pc, r4, lsr #32
    371c:	andseq	r0, pc, r4, lsr #32
    3720:	andcs	r3, r0, #872415232	; 0x34000000
    3724:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    3728:	bl	feb5bc18 <__printf_chk@plt+0xfeb5af4c>
    372c:	blge	206b40 <__printf_chk@plt+0x205e74>
    3730:	bvs	feedc524 <__printf_chk@plt+0xfeedb858>
    3734:			; <UNDEFINED> instruction: 0xf47f2b00
    3738:			; <UNDEFINED> instruction: 0xf8d7af32
    373c:	ldr	r9, [r1, -r8, lsr #32]!
    3740:	rsbcs	r6, ip, #15104	; 0x3b00
    3744:	blcs	81758 <__printf_chk@plt+0x80a8c>
    3748:	cfldrsvs	mvf6, [fp], #-236	; 0xffffff14
    374c:			; <UNDEFINED> instruction: 0xf803226c
    3750:	ldrtvs	r2, [fp], #-2817	; 0xfffff4ff
    3754:	mlacc	r4, fp, r8, pc	; <UNPREDICTABLE>
    3758:	andeq	pc, r0, pc, asr #32
    375c:	subsvc	r6, r0, sl, lsr ip
    3760:			; <UNDEFINED> instruction: 0xf8db7013
    3764:	mrrcne	0, 1, r3, r9, cr4
    3768:	tsthi	pc, r0	; <UNPREDICTABLE>
    376c:	ldmne	r2!, {r0, r1, r3, r4, r8}^
    3770:	blcs	159b44 <__printf_chk@plt+0x158e78>
    3774:	bicshi	pc, r2, #64	; 0x40
    3778:			; <UNDEFINED> instruction: 0xf04f6892
    377c:	ldrvs	r0, [sl, #-2049]!	; 0xfffff7ff
    3780:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    3784:	andle	r1, ip, sl, asr ip
    3788:	ldmne	r2!, {r0, r1, r3, r4, r8}^
    378c:	blcs	159b60 <__printf_chk@plt+0x158e94>
    3790:	bichi	pc, r4, #64	; 0x40
    3794:			; <UNDEFINED> instruction: 0xf1076892
    3798:			; <UNDEFINED> instruction: 0xf8430350
    379c:			; <UNDEFINED> instruction: 0xf1082028
    37a0:	movwcs	r0, #10241	; 0x2801
    37a4:	movweq	lr, #15130	; 0x3b1a
    37a8:			; <UNDEFINED> instruction: 0xf080627b
    37ac:	ldrmi	r8, [r9, #176]	; 0xb0
    37b0:	rscshi	pc, r1, #128	; 0x80
    37b4:	svceq	0x0000f1b9
    37b8:	subshi	pc, sl, #64	; 0x40
    37bc:	blcs	31e1b0 <__printf_chk@plt+0x31d4e4>
    37c0:			; <UNDEFINED> instruction: 0xf04fbf98
    37c4:	vmla.i8	d0, d0, d12
    37c8:	bvs	feea413c <__printf_chk@plt+0xfeea3470>
    37cc:	addsmi	r1, r5, #700416	; 0xab000
    37d0:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    37d4:			; <UNDEFINED> instruction: 0xf383fab3
    37d8:	cmpne	r3, #323584	; 0x4f000
    37dc:			; <UNDEFINED> instruction: 0xf040647b
    37e0:			; <UNDEFINED> instruction: 0x464882d1
    37e4:	b	c17e0 <__printf_chk@plt+0xc0b14>
    37e8:			; <UNDEFINED> instruction: 0x46066c7b
    37ec:			; <UNDEFINED> instruction: 0xf0002800
    37f0:			; <UNDEFINED> instruction: 0xf1ba8092
    37f4:	svclt	0x00080f00
    37f8:	tstlt	fp, r0, lsl #6
    37fc:	ldrbmi	r4, [r2], -r9, lsr #12
    3800:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3804:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3808:	andcc	pc, sl, r6, lsl #16
    380c:	rscsvs	r1, fp, #1584	; 0x630
    3810:	b	44180c <__printf_chk@plt+0x440b40>
    3814:	strbeq	pc, [ip], #-263	; 0xfffffef9	; <UNPREDICTABLE>
    3818:	streq	lr, [sl, #-2985]	; 0xfffff457
    381c:	eorslt	pc, r0, r7, asr #17
    3820:	stmdavs	r3, {r0, r2, r3, r4, r5, r6, sl, sp, lr}
    3824:	ldrhtvs	r6, [fp], #56	; 0x38
    3828:	cmpeq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    382c:			; <UNDEFINED> instruction: 0xf04f623b
    3830:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    3834:			; <UNDEFINED> instruction: 0x6c796bbb
    3838:	stmdbcs	r0, {r1, r3, r4, r9, sl, lr}
    383c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3840:	bvs	ffedb894 <__printf_chk@plt+0xffedabc8>
    3844:			; <UNDEFINED> instruction: 0xf06fbfb8
    3848:	blcs	413c50 <__printf_chk@plt+0x412f84>
    384c:	msrhi	SPSR_sx, #0, 4
    3850:			; <UNDEFINED> instruction: 0xf013e8df
    3854:	ldrsheq	r0, [r1, #31]!
    3858:			; <UNDEFINED> instruction: 0x01ad01cb
    385c:	sbceq	r0, r6, r6, asr #1
    3860:	sbceq	r0, r6, r6, asr #1
    3864:	teqeq	r8, r8, lsr r1
    3868:	orreq	r0, lr, lr, lsl #3
    386c:	sbceq	r0, r6, r6, asr #1
    3870:	sbceq	r0, r6, r6, asr #1
    3874:	ldccc	0, cr0, [r2], {198}	; 0xc6
    3878:			; <UNDEFINED> instruction: 0xf2002c04
    387c:	ldm	pc, {r0, r1, r2, r3, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    3880:	strge	pc, [sl, #4]!
    3884:	umullseq	r9, lr, r9, r9
    3888:			; <UNDEFINED> instruction: 0xf0403301
    388c:	strcs	r8, [r1], #-839	; 0xfffffcb9
    3890:	streq	lr, [r4], #-2842	; 0xfffff4e6
    3894:			; <UNDEFINED> instruction: 0xf04fbf28
    3898:	strmi	r3, [r1, #1279]!	; 0x4ff
    389c:			; <UNDEFINED> instruction: 0xf1b9d226
    38a0:			; <UNDEFINED> instruction: 0xf0400f00
    38a4:			; <UNDEFINED> instruction: 0xf04f81f4
    38a8:	strmi	r0, [r1, #2316]!	; 0x90c
    38ac:	ssat16mi	fp, #2, r8
    38b0:	svccc	0x00fff1b9
    38b4:	bvs	feef7978 <__printf_chk@plt+0xfeef6cac>
    38b8:	addsmi	r1, sp, #974848	; 0xee000
    38bc:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    38c0:			; <UNDEFINED> instruction: 0xf686fab6
    38c4:	ldrbne	lr, [r6], -pc, asr #20
    38c8:	addshi	pc, r0, #64	; 0x40
    38cc:			; <UNDEFINED> instruction: 0xf7fd4648
    38d0:	movwlt	lr, #2446	; 0x98e
    38d4:	svceq	0x0000f1ba
    38d8:	strcs	fp, [r0], -r8, lsl #30
    38dc:			; <UNDEFINED> instruction: 0xf0002e00
    38e0:	strtmi	r8, [r9], -sp, lsr #5
    38e4:			; <UNDEFINED> instruction: 0x46054652
    38e8:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38ec:			; <UNDEFINED> instruction: 0xf8052325
    38f0:			; <UNDEFINED> instruction: 0xf8db300a
    38f4:			; <UNDEFINED> instruction: 0xf10b6004
    38f8:	ldmibvs	fp!, {r2, r3, r5, r8, r9, fp}
    38fc:			; <UNDEFINED> instruction: 0x61bb3301
    3900:	ldrdcc	pc, [r0], -fp
    3904:			; <UNDEFINED> instruction: 0xf47f42b3
    3908:	ssatmi	sl, #3, r8, asr #28
    390c:			; <UNDEFINED> instruction: 0xf1b9e690
    3910:			; <UNDEFINED> instruction: 0xf0003fff
    3914:			; <UNDEFINED> instruction: 0xf7fd8240
    3918:			; <UNDEFINED> instruction: 0x63b8e98e
    391c:	addsmi	r6, sp, #765952	; 0xbb000
    3920:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    3924:	bichi	pc, r1, r0, asr #32
    3928:	tstlt	r3, fp, lsr r9
    392c:			; <UNDEFINED> instruction: 0xf7fd4618
    3930:	ldmibvs	fp!, {r5, r6, r7, fp, sp, lr, pc}^
    3934:			; <UNDEFINED> instruction: 0xf1076858
    3938:	addsmi	r0, r8, #224, 6	; 0x80000003
    393c:			; <UNDEFINED> instruction: 0xf7fdd001
    3940:	blvs	ffefdca8 <__printf_chk@plt+0xffefcfdc>
    3944:			; <UNDEFINED> instruction: 0xf1076858
    3948:	addsmi	r0, r8, #96, 6	; 0x80000001
    394c:			; <UNDEFINED> instruction: 0xf7fdd001
    3950:	blvs	feebdc98 <__printf_chk@plt+0xfeebcfcc>
    3954:	movwcs	r2, #50432	; 0xc500
    3958:			; <UNDEFINED> instruction: 0xf8df6013
    395c:			; <UNDEFINED> instruction: 0xf8df25cc
    3960:	ldrbtmi	r3, [sl], #-1476	; 0xfffffa3c
    3964:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3968:	andscc	pc, r4, #14090240	; 0xd70000
    396c:			; <UNDEFINED> instruction: 0xf040405a
    3970:			; <UNDEFINED> instruction: 0x462882d3
    3974:	strvc	pc, [r7, -r7, lsl #10]
    3978:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    397c:			; <UNDEFINED> instruction: 0xf04f8ff0
    3980:	strt	r0, [fp], -ip, lsl #18
    3984:	strtmi	r4, [r8], -r9, asr #12
    3988:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    398c:			; <UNDEFINED> instruction: 0xf0002800
    3990:	strmi	r8, [r5], -r9, lsl #3
    3994:			; <UNDEFINED> instruction: 0xf7fde647
    3998:	ldmibvs	fp!, {r1, r2, r3, r6, r8, fp, sp, lr, pc}^
    399c:	ldmdavs	r8, {r3, r4, r5, r7, r8, r9, sp, lr}^
    39a0:	mvneq	pc, #-1073741823	; 0xc0000001
    39a4:			; <UNDEFINED> instruction: 0xd1ca4298
    39a8:			; <UNDEFINED> instruction: 0xf04fe7cb
    39ac:	strbt	r0, [r7], r0, lsl #16
    39b0:	ldrb	r2, [r2, r0, lsl #10]
    39b4:	ldrbmi	r6, [r4], -fp, lsl #17
    39b8:	andge	pc, r0, r3, asr #17
    39bc:	stmvs	fp, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    39c0:	ldrbmi	r2, [r4], -r0, lsl #4
    39c4:	andge	pc, r0, r3, asr #17
    39c8:			; <UNDEFINED> instruction: 0xe792605a
    39cc:	ldrbmi	r6, [r4], -fp, lsl #17
    39d0:	andge	pc, r0, r3, lsr #17
    39d4:	stmvs	fp, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    39d8:			; <UNDEFINED> instruction: 0xf8834654
    39dc:	str	sl, [r8, r0]
    39e0:			; <UNDEFINED> instruction: 0xf1b86b3b
    39e4:	bl	1875f0 <__printf_chk@plt+0x186924>
    39e8:	bvs	fe683a18 <__printf_chk@plt+0xfe682d4c>
    39ec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    39f0:	movwne	lr, #11011	; 0x2b03
    39f4:			; <UNDEFINED> instruction: 0xf000689a
    39f8:			; <UNDEFINED> instruction: 0xf1b880e7
    39fc:			; <UNDEFINED> instruction: 0xf0000f02
    3a00:	stmib	sp, {r0, r2, r8, pc}^
    3a04:			; <UNDEFINED> instruction: 0xf04f2401
    3a08:	blvs	1e90a0c <__printf_chk@plt+0x1e8fd40>
    3a0c:	andls	r6, r0, #185	; 0xb9
    3a10:			; <UNDEFINED> instruction: 0xf7fd2201
    3a14:	ldmvs	r9!, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
    3a18:	bcs	1daa8 <__printf_chk@plt+0x1cddc>
    3a1c:	addmi	sp, sl, #119808	; 0x1d400
    3a20:	andle	r4, r7, #19922944	; 0x1300000
    3a24:			; <UNDEFINED> instruction: 0x0c02eb06
    3a28:	andgt	pc, sl, ip, lsl r8	; <UNPREDICTABLE>
    3a2c:	svceq	0x0000f1bc
    3a30:	rsbshi	pc, r4, #64	; 0x40
    3a34:	ble	54444 <__printf_chk@plt+0x53778>
    3a38:	eorvs	r4, r0, r3, lsl #12
    3a3c:	addmi	r1, sl, #23040	; 0x5a00
    3a40:			; <UNDEFINED> instruction: 0x81abf0c0
    3a44:	andmi	pc, r0, #111	; 0x6f
    3a48:			; <UNDEFINED> instruction: 0xf0004291
    3a4c:	bvs	1ea4114 <__printf_chk@plt+0x1ea3448>
    3a50:	ldrmi	r4, [sl, #1043]	; 0x413
    3a54:			; <UNDEFINED> instruction: 0xf04fbf88
    3a58:			; <UNDEFINED> instruction: 0xf1b933ff
    3a5c:			; <UNDEFINED> instruction: 0xf2c00f00
    3a60:	b	13e3f08 <__printf_chk@plt+0x13e323c>
    3a64:	addsmi	r0, r3, #-1879048188	; 0x90000004
    3a68:	sasxmi	fp, r3, r8
    3a6c:			; <UNDEFINED> instruction: 0xf4bf4599
    3a70:	addsmi	sl, sl, #3552	; 0xde0
    3a74:	sasxmi	fp, sl, r8
    3a78:	svccc	0x00fff1b2
    3a7c:			; <UNDEFINED> instruction: 0xf0004691
    3a80:	bvs	feee3ef8 <__printf_chk@plt+0xfeee322c>
    3a84:	addsmi	r1, lr, #1003520	; 0xf5000
    3a88:	mcrcs	15, 0, fp, cr0, cr8, {0}
    3a8c:			; <UNDEFINED> instruction: 0xf585fab5
    3a90:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
    3a94:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    3a98:			; <UNDEFINED> instruction: 0xf7fd4610
    3a9c:	stmdacs	r0, {r3, r5, r7, fp, sp, lr, pc}
    3aa0:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    3aa4:	svceq	0x0000f1ba
    3aa8:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    3aac:			; <UNDEFINED> instruction: 0xf0002d00
    3ab0:			; <UNDEFINED> instruction: 0x46318116
    3ab4:			; <UNDEFINED> instruction: 0x46064652
    3ab8:	ldm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3abc:	movweq	lr, #43945	; 0xaba9
    3ac0:	sxtah	r6, r4, fp, ror #8
    3ac4:			; <UNDEFINED> instruction: 0xf1b86b3b
    3ac8:	bl	1876d4 <__printf_chk@plt+0x186a08>
    3acc:	bvs	fe683afc <__printf_chk@plt+0xfe682e30>
    3ad0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    3ad4:	movwne	lr, #11011	; 0x2b03
    3ad8:	movwcs	lr, #10707	; 0x29d3
    3adc:			; <UNDEFINED> instruction: 0x469c4693
    3ae0:	teqhi	lr, r0	; <UNPREDICTABLE>
    3ae4:	svceq	0x0002f1b8
    3ae8:	msrhi	CPSR_s, r0
    3aec:	movwcs	lr, #10701	; 0x29cd
    3af0:	mvnscc	pc, #79	; 0x4f
    3af4:	strls	r6, [r4], #-2938	; 0xfffff486
    3af8:	andls	r6, r0, #185	; 0xb9
    3afc:			; <UNDEFINED> instruction: 0xf7fd2201
    3b00:	stmdavs	r2!, {r1, r7, fp, sp, lr, pc}
    3b04:	bcs	1ddf0 <__printf_chk@plt+0x1d124>
    3b08:			; <UNDEFINED> instruction: 0x6c3bda89
    3b0c:	blcs	21c80 <__printf_chk@plt+0x20fb4>
    3b10:	rschi	pc, r0, r0, asr #32
    3b14:	ble	fe3cdb1c <__printf_chk@plt+0xfe3cce50>
    3b18:			; <UNDEFINED> instruction: 0xf8d76bbb
    3b1c:	ldmdavs	ip, {r4, r5, ip, sp, pc}
    3b20:			; <UNDEFINED> instruction: 0xf89bb93c
    3b24:			; <UNDEFINED> instruction: 0xf0033024
    3b28:	blcs	18c4aec <__printf_chk@plt+0x18c3e20>
    3b2c:	ldrbcs	fp, [r4], #-3852	; 0xfffff0f4
    3b30:	bvs	feeccb90 <__printf_chk@plt+0xfeecbec4>
    3b34:	svclt	0x0018429e
    3b38:			; <UNDEFINED> instruction: 0xf0402e00
    3b3c:	ldmdbvs	fp!, {r0, r1, r2, r4, r5, r6, r8, pc}
    3b40:			; <UNDEFINED> instruction: 0x4618b113
    3b44:	svc	0x00d4f7fc
    3b48:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    3b4c:	mvneq	pc, #-1073741823	; 0xc0000001
    3b50:	mulle	r1, r8, r2
    3b54:	svc	0x00ccf7fc
    3b58:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    3b5c:	msreq	SPSR_, #-1073741823	; 0xc0000001
    3b60:	mulle	r1, r8, r2
    3b64:	svc	0x00c4f7fc
    3b68:	strcs	r6, [r0, #-3003]	; 0xfffff445
    3b6c:	usat	r6, #20, ip
    3b70:			; <UNDEFINED> instruction: 0xf1b86b3b
    3b74:	bl	187780 <__printf_chk@plt+0x186ab4>
    3b78:	bvs	fe683ba8 <__printf_chk@plt+0xfe682edc>
    3b7c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    3b80:	movwne	lr, #11011	; 0x2b03
    3b84:	blvc	bf1d8 <__printf_chk@plt+0xbe50c>
    3b88:	sbchi	pc, r2, r0
    3b8c:	svceq	0x0002f1b8
    3b90:	adchi	pc, sl, r0
    3b94:			; <UNDEFINED> instruction: 0xf04f6b7a
    3b98:	stc	3, cr3, [sp, #1020]	; 0x3fc
    3b9c:	strls	r7, [r4], #-2818	; 0xfffff4fe
    3ba0:	andcs	r9, r1, #0, 4
    3ba4:			; <UNDEFINED> instruction: 0xf7fd60b9
    3ba8:	ldmvs	r9!, {r1, r2, r3, r5, fp, sp, lr, pc}
    3bac:	blvs	efd884 <__printf_chk@plt+0xefcbb8>
    3bb0:	svceq	0x0001f1b8
    3bb4:	andeq	lr, sl, r6, lsl #22
    3bb8:	blvs	ffede628 <__printf_chk@plt+0xffedd95c>
    3bbc:	bl	ddd30 <__printf_chk@plt+0xdd064>
    3bc0:	ldmdbhi	sl, {r1, r8, r9, ip}
    3bc4:	svcge	0x0019f47f
    3bc8:	rsbsvs	r6, r9, fp, lsr sl
    3bcc:			; <UNDEFINED> instruction: 0xf04f681d
    3bd0:	andls	r3, r2, #-67108861	; 0xfc000003
    3bd4:	strls	r4, [r3], #-1602	; 0xfffff9be
    3bd8:	blvs	1f5bed4 <__printf_chk@plt+0x1f5b208>
    3bdc:	popvs	{r8, sl, ip, pc}
    3be0:			; <UNDEFINED> instruction: 0xf7fd9501
    3be4:	ldmdavs	r9!, {r4, fp, sp, lr, pc}^
    3be8:	blvs	efd848 <__printf_chk@plt+0xefcb7c>
    3bec:	svceq	0x0001f1b8
    3bf0:	andeq	lr, sl, r6, lsl #22
    3bf4:	blvs	ffede664 <__printf_chk@plt+0xffedd998>
    3bf8:	bl	ddd6c <__printf_chk@plt+0xdd0a0>
    3bfc:			; <UNDEFINED> instruction: 0xf9b31302
    3c00:	rscle	r2, r1, r8
    3c04:	svceq	0x0002f1b8
    3c08:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {3}
    3c0c:	ldmdavs	sp, {r0, r1, r3, r4, r5, r9, fp, sp, lr}^
    3c10:	stmib	sp, {r0, r1, r3, r4, fp, sp, lr}^
    3c14:	andcs	r2, r1, #50331648	; 0x3000000
    3c18:	blvs	1f5bf14 <__printf_chk@plt+0x1f5b248>
    3c1c:			; <UNDEFINED> instruction: 0xf04f607b
    3c20:	strls	r3, [r0, #-1023]	; 0xfffffc01
    3c24:	ldrhtvs	r6, [r9], sp
    3c28:	ldmdavs	sp!, {r1, r8, sl, ip, pc}^
    3c2c:			; <UNDEFINED> instruction: 0xf7fc9501
    3c30:	ldmvs	r9!, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3c34:	blvs	efd7fc <__printf_chk@plt+0xefcb30>
    3c38:	svceq	0x0001f1b8
    3c3c:	andeq	lr, sl, r6, lsl #22
    3c40:	blvs	ffede6b0 <__printf_chk@plt+0xffedd9e4>
    3c44:	bl	dddb8 <__printf_chk@plt+0xdd0ec>
    3c48:	bvc	688858 <__printf_chk@plt+0x687b8c>
    3c4c:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {3}
    3c50:	blvs	efdb40 <__printf_chk@plt+0xefce74>
    3c54:	svceq	0x0001f1b8
    3c58:	andeq	lr, sl, r6, lsl #22
    3c5c:	blvs	ffede6cc <__printf_chk@plt+0xffedda00>
    3c60:	bl	dddd4 <__printf_chk@plt+0xdd108>
    3c64:			; <UNDEFINED> instruction: 0xf9931302
    3c68:			; <UNDEFINED> instruction: 0xf47f2008
    3c6c:	str	sl, [fp, r6, asr #29]!
    3c70:	mrcge	6, 2, APSR_nzcv, cr1, cr15, {7}
    3c74:	b	13de668 <__printf_chk@plt+0x13dd99c>
    3c78:	ldrmi	r0, [r9, #2377]	; 0x949
    3c7c:	cfstrsge	mvf15, [r5, #764]!	; 0x2fc
    3c80:	movwcc	r6, #6779	; 0x1a7b
    3c84:	mcrge	4, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    3c88:	ldrdls	pc, [r4], -r7	; <UNPREDICTABLE>
    3c8c:			; <UNDEFINED> instruction: 0xf6ffe59d
    3c90:	b	13ef5a0 <__printf_chk@plt+0x13ee8d4>
    3c94:	str	r0, [r8], -r9, asr #18
    3c98:	subcs	r6, ip, #15104	; 0x3b00
    3c9c:	blcs	81cb0 <__printf_chk@plt+0x80fe4>
    3ca0:	ldrb	r6, [r7, #-1083]	; 0xfffffbc5
    3ca4:	svc	0x00c6f7fc
    3ca8:			; <UNDEFINED> instruction: 0x462863b8
    3cac:	svc	0x0020f7fc
    3cb0:			; <UNDEFINED> instruction: 0xf1b9e63a
    3cb4:			; <UNDEFINED> instruction: 0xf43f3fff
    3cb8:			; <UNDEFINED> instruction: 0x4635adba
    3cbc:	strbmi	lr, [r9], -lr, lsr #12
    3cc0:			; <UNDEFINED> instruction: 0xf7fc4630
    3cc4:	stmdacs	r0, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    3cc8:	bl	fea780ac <__printf_chk@plt+0xfea773e0>
    3ccc:	strmi	r0, [r6], -sl, lsl #6
    3cd0:	str	r6, [ip, #1147]!	; 0x47b
    3cd4:			; <UNDEFINED> instruction: 0xf04f6c3b
    3cd8:	subsvc	r0, sl, r0, lsl #4
    3cdc:	bl	fea7d380 <__printf_chk@plt+0xfea7c6b4>
    3ce0:	strmi	r0, [r6], -sl, lsl #6
    3ce4:	str	r6, [r2, #1147]!	; 0x47b
    3ce8:	blvs	1e9e5dc <__printf_chk@plt+0x1e9d910>
    3cec:	ldmdavs	sp, {r0, r3, r4, r5, r6, sp, lr}^
    3cf0:	andls	r6, r0, #1769472	; 0x1b0000
    3cf4:	strls	r2, [r2, #-513]	; 0xfffffdff
    3cf8:			; <UNDEFINED> instruction: 0xf04f60bb
    3cfc:	popvs	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    3d00:	blvc	13f33c <__printf_chk@plt+0x13e670>
    3d04:	strls	r9, [r1, #-1030]	; 0xfffffbfa
    3d08:	svc	0x007cf7fc
    3d0c:	sxtab16	r6, r3, r9, ror #16
    3d10:			; <UNDEFINED> instruction: 0x46426a3b
    3d14:	ldmdavs	sp, {r0, r3, r4, r5, r6, sp, lr}
    3d18:	mvnscc	pc, #79	; 0x4f
    3d1c:	blvc	bf358 <__printf_chk@plt+0xbe68c>
    3d20:	adcsvs	r9, sp, r4, lsl #8
    3d24:	strls	r6, [r0, #-2941]	; 0xfffff483
    3d28:	strls	r6, [r1, #-2237]	; 0xfffff743
    3d2c:	svc	0x006af7fc
    3d30:			; <UNDEFINED> instruction: 0xe6716879
    3d34:			; <UNDEFINED> instruction: 0x465a6a3b
    3d38:	ldmdavs	sp, {r0, r3, r4, r5, r6, sp, lr}^
    3d3c:	strls	r6, [r6], #-2075	; 0xfffff7e5
    3d40:	adcsvs	r9, fp, r2, lsl #10
    3d44:	popvs	{r0, r1, r5, r6, r9, sl, lr}
    3d48:	movwcs	lr, #18893	; 0x49cd
    3d4c:	mvnscc	pc, #79	; 0x4f
    3d50:	strls	r6, [r1, #-2938]	; 0xfffff486
    3d54:	andcs	r9, r1, #0, 4
    3d58:	svc	0x0054f7fc
    3d5c:			; <UNDEFINED> instruction: 0xe65b6879
    3d60:			; <UNDEFINED> instruction: 0x46426a3b
    3d64:	ldmdavs	sp, {r0, r3, r4, r5, r6, sp, lr}
    3d68:	mvnscc	pc, #79	; 0x4f
    3d6c:	stmib	sp, {r2, sl, ip, pc}^
    3d70:	adcsvs	fp, sp, r2, lsl #24
    3d74:	strls	r6, [r0, #-2941]	; 0xfffff483
    3d78:	strls	r6, [r1, #-2237]	; 0xfffff743
    3d7c:	svc	0x0042f7fc
    3d80:			; <UNDEFINED> instruction: 0xe6496879
    3d84:	strtmi	r4, [r8], -r9, asr #12
    3d88:	mrc	7, 6, APSR_nzcv, cr14, cr12, {7}
    3d8c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3d90:	cfldrsge	mvf15, [r8, #-508]!	; 0xfffffe04
    3d94:			; <UNDEFINED> instruction: 0x462ee5bf
    3d98:	bl	2bd270 <__printf_chk@plt+0x2bc5a4>
    3d9c:	blvs	feec4db0 <__printf_chk@plt+0xfeec40e4>
    3da0:	ldrsbtlt	pc, [r0], -r7	; <UNPREDICTABLE>
    3da4:			; <UNDEFINED> instruction: 0x461a4635
    3da8:			; <UNDEFINED> instruction: 0x601368fb
    3dac:	bvs	feefd438 <__printf_chk@plt+0xfeefc76c>
    3db0:	svclt	0x0018429e
    3db4:	teqle	sp, r0, lsl #28
    3db8:	tstlt	r3, fp, lsr r9
    3dbc:			; <UNDEFINED> instruction: 0xf7fc4618
    3dc0:	ldmibvs	fp!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    3dc4:			; <UNDEFINED> instruction: 0xf1076858
    3dc8:	addsmi	r0, r8, #224, 6	; 0x80000003
    3dcc:			; <UNDEFINED> instruction: 0xf7fcd001
    3dd0:	blvs	ffeff818 <__printf_chk@plt+0xffefeb4c>
    3dd4:			; <UNDEFINED> instruction: 0xf1076858
    3dd8:	addsmi	r0, r8, #96, 6	; 0x80000001
    3ddc:			; <UNDEFINED> instruction: 0xf7fcd001
    3de0:	blvs	feebf808 <__printf_chk@plt+0xfeebeb3c>
    3de4:	strcs	r2, [r0, #-843]	; 0xfffffcb5
    3de8:	ldr	r6, [r6, #19]!
    3dec:	strtmi	r4, [r8], -r9, asr #12
    3df0:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    3df4:			; <UNDEFINED> instruction: 0xf43f2800
    3df8:			; <UNDEFINED> instruction: 0x4605af55
    3dfc:			; <UNDEFINED> instruction: 0x4605e576
    3e00:	ldmdavs	r8, {r0, r4, sl, sp, lr, pc}^
    3e04:	mvneq	pc, #-1073741823	; 0xc0000001
    3e08:	mulle	r1, r8, r2
    3e0c:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    3e10:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    3e14:	msreq	SPSR_, #-1073741823	; 0xc0000001
    3e18:	mulle	r1, r8, r2
    3e1c:	mcr	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    3e20:	svc	0x0008f7fc
    3e24:	tstcs	r6, #0, 10
    3e28:	ldr	r6, [r6, #3]
    3e2c:			; <UNDEFINED> instruction: 0xf7fc4630
    3e30:	str	lr, [r4], r0, ror #28
    3e34:			; <UNDEFINED> instruction: 0xf7fc4630
    3e38:	sbfx	lr, ip, #28, #30
    3e3c:	ldrb	r4, [r5, #-1541]	; 0xfffff9fb
    3e40:	bl	68ce4c <__printf_chk@plt+0x68c180>
    3e44:	rsble	r0, r3, #4, 8	; 0x4000000
    3e48:	eorle	r4, r2, #675282944	; 0x28400000
    3e4c:	svceq	0x0000f1b9
    3e50:	stfcsd	f5, [ip], {81}	; 0x51
    3e54:			; <UNDEFINED> instruction: 0xf04fbf98
    3e58:	ldmdale	r2, {r2, r3, r8, fp}^
    3e5c:	bne	ffb9e950 <__printf_chk@plt+0xffb9dc84>
    3e60:	svclt	0x0018429d
    3e64:	blx	fed8f26c <__printf_chk@plt+0xfed8e5a0>
    3e68:	b	1401888 <__printf_chk@plt+0x1400bbc>
    3e6c:	teqle	r9, r6, asr r6
    3e70:			; <UNDEFINED> instruction: 0xf7fc4648
    3e74:	stmdacs	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3e78:	cfstrdge	mvd15, [sp, #-252]	; 0xffffff04
    3e7c:	svceq	0x0000f1ba
    3e80:	strcs	fp, [r0], -r8, lsl #30
    3e84:	suble	r2, r1, r0, lsl #28
    3e88:	ldrbmi	r4, [r2], -r9, lsr #12
    3e8c:			; <UNDEFINED> instruction: 0xf7fc4605
    3e90:	movwcs	lr, #3752	; 0xea8
    3e94:	andcc	pc, sl, r5, lsl #16
    3e98:	addsmi	r6, sp, #765952	; 0xbb000
    3e9c:	strmi	fp, [r1, #3864]!	; 0xf18
    3ea0:	ldmdbvs	fp!, {r3, r4, fp, ip, lr, pc}
    3ea4:			; <UNDEFINED> instruction: 0x4618b113
    3ea8:	mcr	7, 1, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    3eac:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    3eb0:	mvneq	pc, #-1073741823	; 0xc0000001
    3eb4:	mulle	r1, r8, r2
    3eb8:	mrc	7, 0, APSR_nzcv, cr10, cr12, {7}
    3ebc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    3ec0:	msreq	SPSR_, #-1073741823	; 0xc0000001
    3ec4:	mulle	r1, r8, r2
    3ec8:	mrc	7, 0, APSR_nzcv, cr2, cr12, {7}
    3ecc:			; <UNDEFINED> instruction: 0xf8c3697b
    3ed0:	strb	sl, [r2, #-0]
    3ed4:	strtmi	r4, [r1], -r8, lsr #12
    3ed8:	mrc	7, 1, APSR_nzcv, cr6, cr12, {7}
    3edc:	svclt	0x00182800
    3ee0:	ldrb	r4, [lr, r5, lsl #12]
    3ee4:	strtmi	r4, [r8], -r9, asr #12
    3ee8:	mcr	7, 1, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    3eec:			; <UNDEFINED> instruction: 0xf43f2800
    3ef0:			; <UNDEFINED> instruction: 0x4605aed9
    3ef4:			; <UNDEFINED> instruction: 0xf6ffe7cd
    3ef8:	b	13ef338 <__printf_chk@plt+0x13ee66c>
    3efc:	strmi	r0, [r1, #2377]!	; 0x949
    3f00:	sfmne	f5, 3, [r3], #-688	; 0xfffffd50
    3f04:	ssatmi	fp, #2, r8, lsl #30
    3f08:	str	sp, [r4, #-424]	; 0xfffffe58
    3f0c:	strb	r4, [r0, r5, lsl #12]
    3f10:	svccc	0x00fff1b9
    3f14:	ldrbt	sp, [lr], #189	; 0xbd
    3f18:	mcr	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    3f1c:	mcr	7, 0, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    3f20:	andeq	r2, r1, ip, asr #19
    3f24:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    3f28:	muleq	r1, sl, r5
    3f2c:	andcc	lr, r0, #3424256	; 0x344000
    3f30:	suble	r2, r9, r0, lsl #22
    3f34:	andcc	fp, r8, #240, 8	; 0xf0000000
    3f38:	strcs	r4, [r0], #-3366	; 0xfffff2da
    3f3c:			; <UNDEFINED> instruction: 0xc098f8df
    3f40:	ldrbtmi	r4, [ip], #1149	; 0x47d
    3f44:	stccc	8, cr15, [r8], {82}	; 0x52
    3f48:	blcs	552b54 <__printf_chk@plt+0x551e88>
    3f4c:	ldm	pc, {r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3f50:	eorcs	pc, r2, #3
    3f54:	bleq	2cb7d4 <__printf_chk@plt+0x2cab08>
    3f58:	ldrne	r0, [r6], -fp, lsl #22
    3f5c:	bleq	2cd7fc <__printf_chk@plt+0x2ccb30>
    3f60:	bleq	2d1420 <__printf_chk@plt+0x2d0754>
    3f64:	bleq	2c6b98 <__printf_chk@plt+0x2c5ecc>
    3f68:	blcc	1420b0 <__printf_chk@plt+0x1413e4>
    3f6c:	stmdavs	fp, {r0, r1, r4, sp, lr}
    3f70:	andscc	r3, r0, #16777216	; 0x1000000
    3f74:	stmiale	r5!, {r0, r1, r5, r7, r9, lr}^
    3f78:	ldcllt	0, cr2, [r0]
    3f7c:	andcc	r4, r7, r0, ror r7
    3f80:	andeq	pc, r7, r0, lsr #32
    3f84:			; <UNDEFINED> instruction: 0x6702e8f0
    3f88:	strvs	lr, [r0, -r2, asr #19]
    3f8c:			; <UNDEFINED> instruction: 0xf850e7ef
    3f90:	andshi	r3, r3, r4, lsl #22
    3f94:			; <UNDEFINED> instruction: 0xf850e7eb
    3f98:	andsvc	r3, r3, r4, lsl #22
    3f9c:	andcc	lr, r7, r7, ror #15
    3fa0:	andeq	pc, r7, r0, lsr #32
    3fa4:			; <UNDEFINED> instruction: 0x6702e8f0
    3fa8:	strvs	lr, [r0, -r2, asr #19]
    3fac:			; <UNDEFINED> instruction: 0xf850e7df
    3fb0:	blcs	12bc8 <__printf_chk@plt+0x11efc>
    3fb4:			; <UNDEFINED> instruction: 0xf8c2d1da
    3fb8:	ldrb	ip, [r8, r0]
    3fbc:	blcc	142104 <__printf_chk@plt+0x141438>
    3fc0:	bicsle	r2, r3, r0, lsl #22
    3fc4:	bfi	r6, r5, #0, #19
    3fc8:	ldrbmi	r2, [r0, -r0]!
    3fcc:	rscscc	pc, pc, pc, asr #32
    3fd0:	svclt	0x0000e7d3
    3fd4:	andeq	r0, r0, r0, ror #25
    3fd8:	ldrdeq	r0, [r0], -r6
    3fdc:	svcmi	0x00f0e92d
    3fe0:	umulllt	r4, sp, r3, r6
    3fe4:	strmi	r2, [fp], -r0, lsl #4
    3fe8:	strmi	r4, [r0], pc, lsl #12
    3fec:			; <UNDEFINED> instruction: 0xf8434658
    3ff0:	tstcs	r7, r0, lsl fp
    3ff4:			; <UNDEFINED> instruction: 0x4616607b
    3ff8:	blcs	242100 <__printf_chk@plt+0x241434>
    3ffc:			; <UNDEFINED> instruction: 0x91014692
    4000:	stmib	sp, {r1, r2, r9, ip, pc}^
    4004:	andls	r0, r7, #536870912	; 0x20000000
    4008:	addsne	pc, r9, #76546048	; 0x4900000
    400c:			; <UNDEFINED> instruction: 0xf6c19105
    4010:	vqsub.s8	d17, d23, d9
    4014:	movwls	r4, #33117	; 0x815d
    4018:	bicspl	pc, r1, r0, asr #5
    401c:	andeq	pc, r4, fp, asr #17
    4020:	tstls	sl, r9, lsl #4
    4024:	stmdacs	r5!, {r0, sp, lr, pc}
    4028:			; <UNDEFINED> instruction: 0x4642d010
    402c:	bleq	82094 <__printf_chk@plt+0x813c8>
    4030:	stmdacs	r0, {r0, r2, r6, r9, sl, lr}
    4034:	strdcs	sp, [ip, -r7]!
    4038:			; <UNDEFINED> instruction: 0xf106fb01
    403c:	blls	d81ac <__printf_chk@plt+0xd74e0>
    4040:	blls	19c334 <__printf_chk@plt+0x19b668>
    4044:	strdlt	r6, [sp], -fp
    4048:	svchi	0x00f0e8bd
    404c:	blx	4c506 <__printf_chk@plt+0x4b83a>
    4050:			; <UNDEFINED> instruction: 0xf04ff006
    4054:	ldmdane	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    4058:	stmib	r6, {r1, r3, r4, ip, lr}^
    405c:			; <UNDEFINED> instruction: 0xf8c6aa02
    4060:	stmib	r6, {r4, sp, pc}^
    4064:	cmnvs	r1, r6, lsl #20
    4068:	adcsvs	r6, r1, #268435459	; 0x10000003
    406c:	mulmi	r0, r8, r8
    4070:	eorseq	pc, r0, r4, lsr #3
    4074:	blcs	270b88 <__printf_chk@plt+0x26febc>
    4078:			; <UNDEFINED> instruction: 0x81b7f240
    407c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4080:	stccs	0, cr14, [sp], #-68	; 0xffffffbc
    4084:	stccs	0, cr13, [fp], #-96	; 0xffffffa0
    4088:	stccs	0, cr13, [r0], #-108	; 0xffffff94
    408c:	stccs	0, cr13, [r3], #-120	; 0xffffff88
    4090:	ldccs	0, cr13, [r0], #-132	; 0xffffff7c
    4094:	mcrrcs	0, 2, sp, r9, cr4
    4098:	ldmvs	r3!, {r0, r1, r2, r5, r8, ip, lr, pc}
    409c:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    40a0:	stmdavc	ip, {r0, r1, r4, r5, r7, sp, lr}
    40a4:	stccs	6, cr4, [r7], #-52	; 0xffffffcc
    40a8:	tsteq	r1, r5, lsl #2	; <UNPREDICTABLE>
    40ac:	ldmvs	r3!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    40b0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    40b4:			; <UNDEFINED> instruction: 0xe7f460b3
    40b8:			; <UNDEFINED> instruction: 0xf04368b3
    40bc:	adcsvs	r0, r3, r2, lsl #6
    40c0:	ldmvs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    40c4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    40c8:			; <UNDEFINED> instruction: 0xe7ea60b3
    40cc:			; <UNDEFINED> instruction: 0xf04368b3
    40d0:	adcsvs	r0, r3, r8, lsl #6
    40d4:	ldmvs	r3!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    40d8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    40dc:			; <UNDEFINED> instruction: 0xe7e060b3
    40e0:			; <UNDEFINED> instruction: 0xf04368b3
    40e4:	adcsvs	r0, r3, r0, lsr #6
    40e8:	stccs	7, cr14, [sl], #-876	; 0xfffffc94
    40ec:	addhi	pc, r5, r0
    40f0:	teqeq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    40f4:	vqdmulh.s<illegal width 8>	d18, d0, d9
    40f8:	sfmcs	f0, 1, [lr], #-528	; 0xfffffdf0
    40fc:	sbcshi	pc, r5, r0
    4100:	movwcs	r3, #1281	; 0x501
    4104:	and	r2, r1, r1, lsl #2
    4108:	blmi	82164 <__printf_chk@plt+0x81498>
    410c:	strtmi	r2, [r8], r8, ror #24
    4110:			; <UNDEFINED> instruction: 0xf003bf02
    4114:	blx	44920 <__printf_chk@plt+0x43c54>
    4118:	tstmi	r3, #536870912	; 0x20000000	; <UNPREDICTABLE>
    411c:	mcrrcs	0, 15, sp, ip, cr4
    4120:			; <UNDEFINED> instruction: 0xf043bf08
    4124:	rscle	r0, pc, r4, lsl #6
    4128:	svclt	0x00082c6c
    412c:	rscle	r3, fp, r8, lsl #6
    4130:	svclt	0x00082c6a
    4134:	rscle	r3, r7, r0, lsl r3
    4138:	sbcseq	pc, pc, #4
    413c:	rscle	r2, r3, sl, asr sl
    4140:	rscle	r2, r1, r4, ror ip
    4144:	eoreq	pc, r5, #164, 2	; 0x29
    4148:	vpmin.s8	q1, q0, <illegal reg q1.5>
    414c:	ldm	pc, {r1, r2, r4, r5, r6, r8, pc}^	; <UNPREDICTABLE>
    4150:	tsteq	lr, r2, lsl r0	; <UNPREDICTABLE>
    4154:	cmneq	r4, r4, ror r1
    4158:	cmneq	r4, r4, ror r1
    415c:	cmneq	r4, r4, ror r1
    4160:	cmneq	r4, r4, ror r1
    4164:	cmneq	r4, r4, ror r1
    4168:	cmneq	r4, r4, ror r1
    416c:	cmneq	r4, r4, ror r1
    4170:	cmneq	r4, r4, ror r1
    4174:	cmneq	r4, r4, ror r1
    4178:	cmneq	r4, r4, ror r1
    417c:	cmneq	r4, r4, ror r1
    4180:	cmneq	r4, r4, ror r1
    4184:	cmneq	r4, r4, ror r1
    4188:	orrseq	r0, lr, r4, ror r1
    418c:	andseq	r0, lr, #116, 2
    4190:	orrseq	r0, lr, r4, ror r1
    4194:			; <UNDEFINED> instruction: 0x019e019e
    4198:	cmneq	r4, r4, ror r1
    419c:	cmneq	r4, r4, ror r1
    41a0:	cmneq	r4, r4, ror r1
    41a4:	cmneq	r4, r4, ror r1
    41a8:	cmneq	r4, r4, ror r1
    41ac:	rsceq	r0, r1, #116, 2
    41b0:	cmneq	r4, r4, ror r1
    41b4:	cmneq	r4, r4, ror r1
    41b8:	cmneq	r4, r6, ror #3
    41bc:	cmneq	r4, r4, ror r1
    41c0:	cmneq	r4, r4, ror r1
    41c4:	cmneq	r4, r4, ror r1
    41c8:	orrseq	r0, lr, r4, ror r1
    41cc:	andseq	r0, r8, #116, 2
    41d0:			; <UNDEFINED> instruction: 0x019e01ff
    41d4:			; <UNDEFINED> instruction: 0x019e019e
    41d8:	mvnseq	r0, r4, ror r1
    41dc:	cmneq	r4, r4, ror r1
    41e0:	cmneq	r4, r4, ror r1
    41e4:	mvneq	r0, r3, ror #1
    41e8:	ldrsbeq	r0, [r4, #-46]!	; 0xffffffd2
    41ec:	eoreq	r0, r2, #116, 2
    41f0:	mvneq	r0, r4, ror r1
    41f4:	cmneq	r4, r4, ror r1
    41f8:	blls	c4998 <__printf_chk@plt+0xc3ccc>
    41fc:	ldrshvs	r6, [r1, -r5]!
    4200:	stmdavc	sl!, {r0, r8, r9, fp, sp}^
    4204:	movwcs	fp, #7992	; 0x1f38
    4208:	bcc	c28e1c <__printf_chk@plt+0xc28150>
    420c:	blcs	270d60 <__printf_chk@plt+0x270094>
    4210:	cmphi	fp, r0, asr #4	; <UNPREDICTABLE>
    4214:	mrrcne	10, 0, r9, r3, cr7
    4218:	andcc	r6, r1, #-2147483620	; 0x8000001c
    421c:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    4220:	stcls	6, cr4, [r7], {13}
    4224:	bls	68e48 <__printf_chk@plt+0x6817c>
    4228:	ldrdcc	pc, [r4], -fp
    422c:	vhsub.s8	d4, d16, d18
    4230:	bls	64b7c <__printf_chk@plt+0x63eb0>
    4234:	andls	r0, r1, #82	; 0x52
    4238:	svclt	0x009c42a2
    423c:	andls	r1, r1, #25088	; 0x6200
    4240:			; <UNDEFINED> instruction: 0xf1b29a01
    4244:			; <UNDEFINED> instruction: 0xf0805f80
    4248:	tsteq	r1, r2, lsr #5
    424c:	addsmi	r9, sl, #8192	; 0x2000
    4250:	subhi	pc, r3, #0
    4254:			; <UNDEFINED> instruction: 0xf7fc4618
    4258:			; <UNDEFINED> instruction: 0xf8dbec78
    425c:	strmi	r1, [r3], -r4
    4260:			; <UNDEFINED> instruction: 0xf0002800
    4264:	stmdals	r2, {r0, r1, r4, r7, r9, pc}
    4268:	ldrdcs	pc, [r0], -fp
    426c:			; <UNDEFINED> instruction: 0xf0004288
    4270:			; <UNDEFINED> instruction: 0xf8cb823d
    4274:	adcmi	r3, r2, #4
    4278:			; <UNDEFINED> instruction: 0xf1a3d80a
    427c:	andcc	r0, r1, #16
    4280:	b	13d4d10 <__printf_chk@plt+0x13d4044>
    4284:			; <UNDEFINED> instruction: 0xf8401102
    4288:	ldmible	r8!, {r0, sp, pc}^
    428c:	andcs	pc, r0, fp, asr #17
    4290:	ldmdbpl	sl, {r2, r5, r8}
    4294:			; <UNDEFINED> instruction: 0xf0402a00
    4298:	strtmi	r8, [r9], -fp, asr #3
    429c:	tstpl	sl, r5, lsl #4
    42a0:	blmi	822ec <__printf_chk@plt+0x81620>
    42a4:			; <UNDEFINED> instruction: 0xf47f2c2e
    42a8:	stmdavc	fp!, {r0, r1, r3, r5, r8, r9, sl, fp, sp, pc}^
    42ac:	blcs	a9c988 <__printf_chk@plt+0xa9bcbc>
    42b0:	sbcshi	pc, r9, r0, asr #32
    42b4:	vstmiane	r9!, {d9-d11}
    42b8:	blcs	9ca84 <__printf_chk@plt+0x9bdb8>
    42bc:	svclt	0x00384688
    42c0:	movwls	r2, #25346	; 0x6302
    42c4:	blcc	c22578 <__printf_chk@plt+0xc218ac>
    42c8:	bcs	270e38 <__printf_chk@plt+0x27016c>
    42cc:	eorhi	pc, pc, #64, 4
    42d0:			; <UNDEFINED> instruction: 0x1c656a34
    42d4:	eorhi	pc, r2, #0
    42d8:			; <UNDEFINED> instruction: 0xf8db9a01
    42dc:	adcmi	r3, r2, #4
    42e0:	bicshi	pc, sl, r0, asr #4
    42e4:	ldrdcs	pc, [r0], -fp
    42e8:	stmdale	sl, {r1, r5, r7, r9, lr}
    42ec:	andseq	pc, r0, r3, lsr #3
    42f0:	adcmi	r3, r2, #268435456	; 0x10000000
    42f4:	tstne	r2, pc, asr #20
    42f8:	andge	pc, r1, r0, asr #16
    42fc:			; <UNDEFINED> instruction: 0xf8cbd9f8
    4300:			; <UNDEFINED> instruction: 0x01242000
    4304:	bcs	1a774 <__printf_chk@plt+0x19aa8>
    4308:			; <UNDEFINED> instruction: 0x81bff040
    430c:	strbmi	r2, [r5], -r5, lsl #4
    4310:			; <UNDEFINED> instruction: 0xf898511a
    4314:	ldrbt	r4, [r3], r0
    4318:	vqrdmulh.s<illegal width 8>	d2, d0, d15
    431c:	smmlsreq	r9, r2, r1, r8
    4320:	mvnhi	pc, r0, lsl #2
    4324:	svclt	0x00c42b07
    4328:	movwls	r2, #17173	; 0x4315
    432c:	ldreq	sp, [sl, r9, lsl #24]
    4330:	tstcs	r2, #68, 30	; 0x110
    4334:	strle	r9, [r4], #-772	; 0xfffffcfc
    4338:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    433c:	tsteq	r4, #-1073741776	; 0xc0000030	; <UNPREDICTABLE>
    4340:			; <UNDEFINED> instruction: 0xf1b99304
    4344:	svclt	0x00183fff
    4348:	eorls	pc, r8, r6, asr #17
    434c:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    4350:			; <UNDEFINED> instruction: 0xf8db9a01
    4354:	strbmi	r3, [sl, #-4]
    4358:	msrhi	R11_usr, r0
    435c:	ldrdcs	pc, [r0], -fp
    4360:	stmdale	sl, {r1, r3, r6, r8, sl, lr}
    4364:	andseq	pc, r0, r3, lsr #3
    4368:	strbmi	r3, [sl, #-513]	; 0xfffffdff
    436c:	tstne	r2, pc, asr #20
    4370:	andge	pc, r1, r0, asr #16
    4374:			; <UNDEFINED> instruction: 0xf8cbd9f8
    4378:	b	13cc380 <__printf_chk@plt+0x13cb6b4>
    437c:			; <UNDEFINED> instruction: 0xf8531909
    4380:	bcs	c3ac <__printf_chk@plt+0xb6e0>
    4384:	msrhi	CPSR_fsx, r0, asr #32
    4388:			; <UNDEFINED> instruction: 0xf8439a04
    438c:			; <UNDEFINED> instruction: 0xf8862009
    4390:	ldmdavs	fp!, {r2, r5, lr}
    4394:	mrrcne	0, 7, r6, lr, cr5
    4398:	eorsvs	r9, lr, r5, lsl #22
    439c:	svclt	0x008842b3
    43a0:			; <UNDEFINED> instruction: 0xf63f687b
    43a4:	blls	16fcb4 <__printf_chk@plt+0x16efe8>
    43a8:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    43ac:	blls	164bc8 <__printf_chk@plt+0x163efc>
    43b0:	bl	fecaabe0 <__printf_chk@plt+0xfeca9f14>
    43b4:	b	13c80c8 <__printf_chk@plt+0x13c73fc>
    43b8:			; <UNDEFINED> instruction: 0xf0c00443
    43bc:	ldrshcs	r8, [r8, #-29]	; 0xffffffe3
    43c0:	blx	5e5be <__printf_chk@plt+0x5d8f2>
    43c4:	blls	2407d8 <__printf_chk@plt+0x23fb0c>
    43c8:	rsble	r4, sp, fp, lsr #5
    43cc:			; <UNDEFINED> instruction: 0xf7fc4628
    43d0:			; <UNDEFINED> instruction: 0x4603ebbc
    43d4:			; <UNDEFINED> instruction: 0xf0002800
    43d8:	ldmib	r7, {r0, r1, r2, r3, r5, r6, r7, r8, pc}^
    43dc:	bls	21d7e4 <__printf_chk@plt+0x21cb18>
    43e0:	rsble	r4, r8, sl, lsr #5
    43e4:	rsbsvs	r9, fp, r5, lsl #8
    43e8:			; <UNDEFINED> instruction: 0x4642e61f
    43ec:	svccc	0x0001f812
    43f0:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
    43f4:	ldmible	r9!, {r0, r3, r8, fp, sp}^
    43f8:			; <UNDEFINED> instruction: 0xf47f2b24
    43fc:	stcls	14, cr10, [r9, #-252]	; 0xffffff04
    4400:	mrscs	r2, (UNDEF: 58)
    4404:	sbclt	lr, r4, #3
    4408:			; <UNDEFINED> instruction: 0xf2002c09
    440c:	adcmi	r8, fp, #-2147483603	; 0x8000002d
    4410:	svclt	0x00944642
    4414:			; <UNDEFINED> instruction: 0xf04f434b
    4418:	bl	41141c <__printf_chk@plt+0x410750>
    441c:			; <UNDEFINED> instruction: 0xf8980903
    4420:	cps	#1
    4424:			; <UNDEFINED> instruction: 0xf1a00801
    4428:			; <UNDEFINED> instruction: 0x464b0030
    442c:	sbclt	sp, r4, #-1409286141	; 0xac000003
    4430:	mvnscc	pc, #79	; 0x4f
    4434:	strbmi	r2, [r2], -r9, lsl #24
    4438:			; <UNDEFINED> instruction: 0xf8dbd9ef
    443c:	bls	90454 <__printf_chk@plt+0x8f788>
    4440:	mulle	r2, sl, r2
    4444:			; <UNDEFINED> instruction: 0xf7fc4618
    4448:	ldmdavs	r8!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}^
    444c:	addmi	r9, r3, #8, 22	; 0x2000
    4450:			; <UNDEFINED> instruction: 0xf7fcd001
    4454:			; <UNDEFINED> instruction: 0xf7fceb4e
    4458:	andscs	lr, r6, #243712	; 0x3b800
    445c:			; <UNDEFINED> instruction: 0xf04f4603
    4460:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    4464:	stmdavc	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    4468:	blcs	253130 <__printf_chk@plt+0x252464>
    446c:			; <UNDEFINED> instruction: 0x81aef200
    4470:	svccc	0x0001f811
    4474:	blcs	25313c <__printf_chk@plt+0x252470>
    4478:	blne	12fac68 <__printf_chk@plt+0x12f9f9c>
    447c:	bls	195cb8 <__printf_chk@plt+0x194fec>
    4480:	addsmi	r6, sl, #1073741884	; 0x4000003c
    4484:	svclt	0x0038780c
    4488:	andls	r4, r6, #27262976	; 0x1a00000
    448c:	blcs	3fdd74 <__printf_chk@plt+0x3fd0a8>
    4490:	movwcs	fp, #53188	; 0xcfc4
    4494:			; <UNDEFINED> instruction: 0xf73f9304
    4498:			; <UNDEFINED> instruction: 0xf013af54
    449c:	svclt	0x00140f04
    44a0:	movwcs	r2, #45836	; 0xb30c
    44a4:	strb	r9, [ip, -r4, lsl #6]
    44a8:			; <UNDEFINED> instruction: 0xf7fc4608
    44ac:	strmi	lr, [r3], -r0, lsr #23
    44b0:			; <UNDEFINED> instruction: 0xf0002800
    44b4:	eorcs	r8, ip, #210	; 0xd2
    44b8:	blx	95d22 <__printf_chk@plt+0x95056>
    44bc:	strtmi	pc, [r9], -r6, lsl #4
    44c0:	bl	fe3c24b8 <__printf_chk@plt+0xfe3c17ec>
    44c4:			; <UNDEFINED> instruction: 0x4603683e
    44c8:	strmi	lr, [r8], -ip, lsl #15
    44cc:	svccc	0x0001f810
    44d0:	ldrteq	pc, [r0], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    44d4:	ldmible	r9!, {r0, r3, sl, fp, sp}^
    44d8:			; <UNDEFINED> instruction: 0xf47f2b24
    44dc:			; <UNDEFINED> instruction: 0x460bae9b
    44e0:	tstcs	r0, sl
    44e4:	blx	17fc500 <__printf_chk@plt+0x17fb834>
    44e8:			; <UNDEFINED> instruction: 0xf1bcfc82
    44ec:	vmax.f32	d0, d0, d9
    44f0:	stflsd	f0, [r9], {102}	; 0x66
    44f4:	adcmi	r4, r1, #30408704	; 0x1d00000
    44f8:	movtmi	fp, #8084	; 0x1f94
    44fc:	mvnscc	pc, pc, asr #32
    4500:	ldmdavc	sl, {r2, r4, r6, fp, ip}^
    4504:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    4508:	eorseq	pc, r0, #-2147483608	; 0x80000028
    450c:	mvnle	r4, #34603008	; 0x2100000
    4510:			; <UNDEFINED> instruction: 0xf04fb2d4
    4514:	stfcss	f3, [r9], {255}	; 0xff
    4518:	ldmible	r1!, {r0, r2, r3, r4, r9, sl, lr}^
    451c:	blcs	3fe358 <__printf_chk@plt+0x3fd68c>
    4520:	rschi	pc, ip, r0, lsl #6
    4524:			; <UNDEFINED> instruction: 0xf100075a
    4528:	blcs	1e48d4 <__printf_chk@plt+0x1e3c08>
    452c:	movwcs	fp, #36804	; 0x8fc4
    4530:			; <UNDEFINED> instruction: 0xf73f9304
    4534:	ldreq	sl, [r8, r6, lsl #30]
    4538:	movwcs	fp, #12100	; 0x2f44
    453c:			; <UNDEFINED> instruction: 0xf53f9304
    4540:			; <UNDEFINED> instruction: 0xf013af00
    4544:	svclt	0x00140f01
    4548:	movwcs	r2, #25348	; 0x6304
    454c:	ldrbt	r9, [r8], r4, lsl #6
    4550:	vqrdmulh.s<illegal width 8>	d2, d0, d15
    4554:	smmlseq	r8, r9, r0, r8
    4558:	sbcshi	pc, r6, r0, lsl #2
    455c:	svclt	0x00c42b07
    4560:	movwls	r2, #17159	; 0x4307
    4564:	mcrge	7, 7, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    4568:	svclt	0x00440799
    456c:	movwls	r2, #17153	; 0x4301
    4570:	mcrge	5, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    4574:	svceq	0x0001f013
    4578:	movwcs	fp, #16148	; 0x3f14
    457c:	movwls	r2, #17157	; 0x4305
    4580:	blcs	1fe104 <__printf_chk@plt+0x1fd438>
    4584:	movwcs	fp, #61388	; 0xefcc
    4588:	movwls	r2, #17165	; 0x430d
    458c:	movwcs	lr, #59097	; 0xe6d9
    4590:	movwls	r2, #17507	; 0x4463
    4594:	blcs	1fe0f0 <__printf_chk@plt+0x1fd424>
    4598:	tstcs	r0, #204, 30	; 0x330
    459c:	movwls	r2, #17167	; 0x430f
    45a0:	bls	7e0e4 <__printf_chk@plt+0x7d418>
    45a4:	andls	r0, r1, #82	; 0x52
    45a8:	svclt	0x009c454a
    45ac:	andeq	pc, r1, #1073741826	; 0x40000002
    45b0:	bls	68dbc <__printf_chk@plt+0x680f0>
    45b4:	svcpl	0x0080f1b2
    45b8:	rschi	pc, r9, r0, lsl #1
    45bc:	bls	84a08 <__printf_chk@plt+0x83d3c>
    45c0:	mlasle	ip, sl, r2, r4
    45c4:			; <UNDEFINED> instruction: 0xf7fc4618
    45c8:	strmi	lr, [r3], -r0, asr #21
    45cc:			; <UNDEFINED> instruction: 0xf0002800
    45d0:			; <UNDEFINED> instruction: 0xf8db80f3
    45d4:	stmdbls	r2, {r2, sp}
    45d8:			; <UNDEFINED> instruction: 0xf0004291
    45dc:			; <UNDEFINED> instruction: 0xf8cb8104
    45e0:	ldrt	r3, [fp], r4
    45e4:	addmi	r9, sl, #4, 18	; 0x10000
    45e8:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
    45ec:	bls	1fe290 <__printf_chk@plt+0x1fd5c4>
    45f0:	adcsvs	r1, r2, #21248	; 0x5300
    45f4:			; <UNDEFINED> instruction: 0xf43f3201
    45f8:			; <UNDEFINED> instruction: 0xf8ddaf20
    45fc:	movwls	r9, #28700	; 0x701c
    4600:	rscsvs	lr, r5, r6, lsr #13
    4604:	stmdavc	fp!, {r3, r5, r9, sl, lr}
    4608:	blcs	2532d0 <__printf_chk@plt+0x252604>
    460c:	strmi	sp, [r3], -r6, lsl #16
    4610:	svccs	0x0001f810
    4614:	bcs	252edc <__printf_chk@plt+0x252210>
    4618:			; <UNDEFINED> instruction: 0x1c99d9f9
    461c:	blne	116b230 <__printf_chk@plt+0x116a564>
    4620:	adcmi	r6, fp, #48, 2
    4624:	svclt	0x00387804
    4628:	strmi	r4, [r5], -fp, lsr #12
    462c:	strb	r9, [r4, #-771]!	; 0xfffffcfd
    4630:			; <UNDEFINED> instruction: 0xf47f2a05
    4634:	strtmi	sl, [r9], -r4, lsl #30
    4638:	blmi	82684 <__printf_chk@plt+0x819b8>
    463c:			; <UNDEFINED> instruction: 0x4608e55d
    4640:			; <UNDEFINED> instruction: 0xf7fc930b
    4644:	blls	2ff19c <__printf_chk@plt+0x2fe4d0>
    4648:			; <UNDEFINED> instruction: 0xf8dbb178
    464c:	ldrmi	r2, [r9], -r0
    4650:			; <UNDEFINED> instruction: 0xf7fc0112
    4654:	strmi	lr, [r3], -r6, asr #21
    4658:			; <UNDEFINED> instruction: 0xf8dbe7c1
    465c:	bls	90674 <__printf_chk@plt+0x8f9a8>
    4660:	mulle	r8, sl, r2
    4664:			; <UNDEFINED> instruction: 0xf7fc4618
    4668:	ldmdavs	r8!, {r2, r6, r9, fp, sp, lr, pc}^
    466c:	addmi	r9, r3, #8, 22	; 0x2000
    4670:			; <UNDEFINED> instruction: 0xf7fcd001
    4674:			; <UNDEFINED> instruction: 0xf7fcea3e
    4678:	andcs	lr, ip, #909312	; 0xde000
    467c:			; <UNDEFINED> instruction: 0xf04f4603
    4680:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    4684:	pop	{r0, r2, r3, ip, sp, pc}
    4688:	bcs	168650 <__printf_chk@plt+0x167984>
    468c:	mrcge	4, 6, APSR_nzcv, cr7, cr15, {3}
    4690:	mulmi	r0, r8, r8
    4694:	ldr	r4, [r3, #-1605]!	; 0xfffff9bb
    4698:	subseq	r9, r2, r1, lsl #20
    469c:	adcmi	r9, r2, #268435456	; 0x10000000
    46a0:	stclne	15, cr11, [r2], #-624	; 0xfffffd90
    46a4:	bls	68eb0 <__printf_chk@plt+0x681e4>
    46a8:	svcpl	0x0080f1b2
    46ac:	tsteq	r1, pc, ror #4
    46b0:	addsmi	r9, sl, #8192	; 0x2000
    46b4:			; <UNDEFINED> instruction: 0x4618d070
    46b8:	b	11c26b0 <__printf_chk@plt+0x11c19e4>
    46bc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    46c0:			; <UNDEFINED> instruction: 0xf8dbd07a
    46c4:	stmdbls	r2, {r2, sp}
    46c8:			; <UNDEFINED> instruction: 0xf0004291
    46cc:			; <UNDEFINED> instruction: 0xf8cb808a
    46d0:	str	r3, [r7], -r4
    46d4:	ldrdcs	pc, [r0], -fp
    46d8:	strmi	lr, [r8], -sp, asr #11
    46dc:	b	fe1c26d4 <__printf_chk@plt+0xfe1c1a08>
    46e0:	sbcle	r2, r2, r0, lsl #16
    46e4:	ldrdcs	pc, [r0], -fp
    46e8:	stmdbls	r2, {r0, r1, r9, sl, lr}
    46ec:			; <UNDEFINED> instruction: 0x46180112
    46f0:	b	1dc26e8 <__printf_chk@plt+0x1dc1a1c>
    46f4:	ldrdcs	pc, [r0], -fp
    46f8:	ldr	r4, [sl, #1539]!	; 0x603
    46fc:	movwls	r2, #17162	; 0x430a
    4700:	tstcs	r6, #32505856	; 0x1f00000
    4704:	ldr	r9, [ip], -r4, lsl #6
    4708:	movwls	r2, #17161	; 0x4309
    470c:	tstcs	r1, #26214400	; 0x1900000
    4710:	ldr	r9, [r6], -r4, lsl #6
    4714:	ldrbtcs	r2, [r3], #-784	; 0xfffffcf0
    4718:	ldr	r9, [r2], -r4, lsl #6
    471c:	mrrcne	10, 0, r9, r3, cr7
    4720:	andcc	r6, r1, #536870915	; 0x20000003
    4724:	mcrge	4, 4, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    4728:	movwls	r9, #31751	; 0x7c07
    472c:			; <UNDEFINED> instruction: 0x4608e5d4
    4730:	svccs	0x0001f810
    4734:	ldrteq	pc, [r0], #-418	; 0xfffffe5e	; <UNPREDICTABLE>
    4738:	ldmible	r9!, {r0, r3, sl, fp, sp}^
    473c:			; <UNDEFINED> instruction: 0xf47f2a24
    4740:	andcs	sl, r0, #12736	; 0x31c0
    4744:	and	r2, r2, sl
    4748:	sfmcs	f3, 1, [r9, #-884]	; 0xfffffc8c
    474c:	stcls	8, cr13, [r9], {65}	; 0x41
    4750:	adcmi	r4, r2, #140, 12	; 0x8c00000
    4754:	movtmi	fp, #12180	; 0x2f94
    4758:	rscscc	pc, pc, #79	; 0x4f
    475c:	stmdavc	fp, {r2, r3, r4, r7, fp, ip}^
    4760:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    4764:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    4768:	mvnle	r4, #35651584	; 0x2200000
    476c:			; <UNDEFINED> instruction: 0xf04fb2dc
    4770:	sfmcs	f3, 4, [r9], {255}	; 0xff
    4774:	ldmible	r1!, {r2, r3, r7, r9, sl, lr}^
    4778:			; <UNDEFINED> instruction: 0xf109e65f
    477c:			; <UNDEFINED> instruction: 0xf11939ff
    4780:			; <UNDEFINED> instruction: 0xf63f0f03
    4784:	ldmvc	r4, {r1, r3, r4, r6, r9, sl, fp, sp, pc}
    4788:	str	r1, [ip], #3221	; 0xc95
    478c:	bls	95fc0 <__printf_chk@plt+0x952f4>
    4790:			; <UNDEFINED> instruction: 0xf47f429a
    4794:	strb	sl, [r8, -r7, ror #30]!
    4798:	movwls	r4, #17928	; 0x4608
    479c:	b	9c2794 <__printf_chk@plt+0x9c1ac8>
    47a0:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
    47a4:	svcge	0x0061f43f
    47a8:	ldrdcs	pc, [r0], -fp
    47ac:	tsteq	r2, r9, lsl r6
    47b0:	b	5c27a8 <__printf_chk@plt+0x5c1adc>
    47b4:	str	r4, [sl, r3, lsl #12]
    47b8:	ldrdcc	pc, [r4], -fp
    47bc:	stccc	7, cr14, [r1], {231}	; 0xe7
    47c0:			; <UNDEFINED> instruction: 0xf63f1ce2
    47c4:	strcc	sl, [r2, #-3642]	; 0xfffff1c6
    47c8:	str	r6, [ip, #-372]!	; 0xfffffe8c
    47cc:	movwcs	r4, #5645	; 0x160d
    47d0:	stccc	6, cr14, [r1], {85}	; 0x55
    47d4:			; <UNDEFINED> instruction: 0xf63f1ce3
    47d8:			; <UNDEFINED> instruction: 0xf10cae30
    47dc:	eorsvs	r0, r4, #131072	; 0x20000
    47e0:			; <UNDEFINED> instruction: 0x460be57a
    47e4:	strmi	lr, [fp], -r0, ror #15
    47e8:	svclt	0x0000e72f
    47ec:	mvnsmi	lr, #737280	; 0xb4000
    47f0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    47f4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    47f8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    47fc:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4800:	blne	1d959fc <__printf_chk@plt+0x1d94d30>
    4804:	strhle	r1, [sl], -r6
    4808:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    480c:	svccc	0x0004f855
    4810:	strbmi	r3, [sl], -r1, lsl #8
    4814:	ldrtmi	r4, [r8], -r1, asr #12
    4818:	adcmi	r4, r6, #152, 14	; 0x2600000
    481c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4820:	svclt	0x000083f8
    4824:			; <UNDEFINED> instruction: 0x000115be
    4828:	andeq	r1, r1, r4, lsr #11
    482c:	svclt	0x00004770

Disassembly of section .fini:

00004830 <.fini>:
    4830:	push	{r3, lr}
    4834:	pop	{r3, pc}
