{"Taewhan Kim": [1, ["Synthesis for Power-Aware Clock Spines", ["Hyungjung Seo", "Juyeon Kim", "Minseok Kang", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2015.7372559", "iccad", 2015]], "Youngsoo Shin": [0.9997629821300507, ["Defect Probability of Directed Self-Assembly Lithography: Fast Identification and Post-Placement Optimization", ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2015.7372598", "iccad", 2015]], "Byungsub Kim": [0.9996087104082108, ["A Sample Reduction Technique by Aliasing Channel Response for Fast Equalizing Transceiver Design", ["Sooeun Lee", "Gunbok Lee", "Jae-Yoon Sim", "Hong-June Park", "Wee Sang Park", "Byungsub Kim"], "https://doi.org/10.1109/ICCAD.2015.7372620", "iccad", 2015]], "Sung Kyu Lim": [0.9975332617759705, ["Full-chip Inter-die Parasitic Extraction in Face-to-Face-Bonded 3D ICs", ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2015.7372631", "iccad", 2015], ["Three-Tier 3D ICs for More Power Reduction: Strategies in CAD, Design, and Bonding Selection", ["Taigon Song", "Shreepad Panth", "Yoo-Jin Chae", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2015.7372645", "iccad", 2015]], "Hyein Lee": [0.9502944648265839, ["Scalable Detailed Placement Legalization for Complex Sub-14nm Constraints", ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "https://doi.org/10.1109/ICCAD.2015.7372662", "iccad", 2015]], "Myung-Chul Kim": [0.9949226677417755, ["Overview of the 2015 CAD Contest at ICCAD", ["Natarajan Viswanathan", "Shih-Hsu Huang", "Rung-Bin Lin", "Myung-Chul Kim"], "https://doi.org/10.1109/ICCAD.2015.7372668", "iccad", 2015]]}