Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 10 18:37:14 2019
| Host         : LAPTOP-H1EJ96B1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_Output_Disp_timing_summary_routed.rpt -pb HDMI_Output_Disp_timing_summary_routed.pb -rpx HDMI_Output_Disp_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_Output_Disp
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.917      -53.933                     30                  305        0.122        0.000                      0                  305       -0.943       -4.620                      10                   214  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
hdmi_disp_inst/U0/PixelClk     {0.000 3.030}        6.060           165.016         
  CLKFBIN                      {0.000 3.030}        6.060           165.016         
  PixelClkIO                   {0.000 3.030}        6.060           165.016         
  SerialClkIO                  {0.000 0.606}        1.212           825.082         
  hdmi_disp_inst/U0/SerialClk  {0.000 0.606}        1.212           825.082         
sys_clk_pin                    {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1         {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1         {0.000 5.000}        10.000          100.000         
sysclk                         {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0           {0.000 5.000}        10.000          100.000         
video_pll_inst/inst/clk_in1    {0.000 4.000}        8.000           125.000         
  clk_out1_video_pll           {0.000 6.733}        13.467          74.256          
  clkfbout_video_pll           {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hdmi_disp_inst/U0/PixelClk         1.396        0.000                      0                  142        0.122        0.000                      0                  142        1.530        0.000                       0                   134  
  CLKFBIN                                                                                                                                                                      4.811        0.000                       0                     2  
  PixelClkIO                                                                                                                                                                   3.905        0.000                       0                    10  
  SerialClkIO                                                                                                                                                                 -0.943       -4.620                      10                    10  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                                                                                                         5.845        0.000                       0                     2  
  clkfbout_clk_wiz_0_1                                                                                                                                                         7.845        0.000                       0                     3  
sysclk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                           5.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                           7.845        0.000                       0                     3  
video_pll_inst/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_video_pll               8.408        0.000                      0                   91        0.190        0.000                      0                   91        6.233        0.000                       0                    48  
  clkfbout_video_pll                                                                                                                                                          44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_video_pll          hdmi_disp_inst/U0/PixelClk       -1.917      -53.933                     30                   30        0.145        0.000                      0                   30  
hdmi_disp_inst/U0/PixelClk  PixelClkIO                        0.830        0.000                      0                   38        0.173        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           hdmi_disp_inst/U0/PixelClk  hdmi_disp_inst/U0/PixelClk        4.420        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hdmi_disp_inst/U0/PixelClk
  To Clock:  hdmi_disp_inst/U0/PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        1.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.429ns (32.985%)  route 2.903ns (67.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 7.570 - 6.060 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.623     1.623    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.419     2.042 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=6, routed)           1.247     3.289    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/p_0_in2_in
    SLICE_X37Y32         LUT5 (Prop_lut5_I4_O)        0.325     3.614 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.437     4.051    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.325     4.376 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.744     5.121    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X37Y33         LUT4 (Prop_lut4_I3_O)        0.360     5.481 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.475     5.956    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X37Y33         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.510     7.570    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y33         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.092     7.662    
                         clock uncertainty           -0.035     7.627    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)       -0.275     7.352    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.348ns (34.060%)  route 2.610ns (65.940%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 7.564 - 6.060 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.616     1.616    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y25         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     2.134 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.083     3.217    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X40Y24         LUT4 (Prop_lut4_I3_O)        0.150     3.367 f  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_8__1/O
                         net (fo=5, routed)           0.880     4.247    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_8__1_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I4_O)        0.354     4.601 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1/O
                         net (fo=1, routed)           0.647     5.248    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.326     5.574 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     5.574    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X39Y23         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.504     7.564    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y23         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.079     7.643    
                         clock uncertainty           -0.035     7.608    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)        0.029     7.637    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.103ns (30.935%)  route 2.462ns (69.065%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 7.562 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.419     2.041 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=7, routed)           0.977     3.018    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X41Y27         LUT5 (Prop_lut5_I1_O)        0.324     3.342 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.843     4.185    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.360     4.545 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[5]_i_1__1/O
                         net (fo=1, routed)           0.643     5.188    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[5]_i_1__1_n_0
    SLICE_X41Y25         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.502     7.562    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y25         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                         clock pessimism              0.092     7.654    
                         clock uncertainty           -0.035     7.619    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)       -0.255     7.364    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.199ns (31.264%)  route 2.636ns (68.736%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 7.562 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.419     2.041 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=7, routed)           0.977     3.018    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X41Y27         LUT5 (Prop_lut5_I1_O)        0.324     3.342 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.675     4.017    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I2_O)        0.332     4.349 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_6/O
                         net (fo=7, routed)           0.985     5.333    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_6_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.457 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.457    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[1]_i_1__1_n_0
    SLICE_X41Y24         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.502     7.562    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y24         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
                         clock pessimism              0.079     7.641    
                         clock uncertainty           -0.035     7.606    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.029     7.635    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.199ns (30.782%)  route 2.696ns (69.218%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 7.562 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.419     2.041 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=7, routed)           0.977     3.018    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X41Y27         LUT5 (Prop_lut5_I1_O)        0.324     3.342 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.675     4.017    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I2_O)        0.332     4.349 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_6/O
                         net (fo=7, routed)           1.045     5.393    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_6_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.517 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.517    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[2]_i_1__1_n_0
    SLICE_X40Y25         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.502     7.562    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y25         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.092     7.654    
                         clock uncertainty           -0.035     7.619    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.077     7.696    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.200ns (30.798%)  route 2.696ns (69.202%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 7.570 - 6.060 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.623     1.623    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.419     2.042 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=6, routed)           1.247     3.289    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/p_0_in2_in
    SLICE_X37Y32         LUT5 (Prop_lut5_I4_O)        0.325     3.614 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.437     4.051    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.332     4.383 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5/O
                         net (fo=7, routed)           1.013     5.396    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.520    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X36Y33         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.510     7.570    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y33         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.092     7.662    
                         clock uncertainty           -0.035     7.627    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.081     7.708    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.708    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.289ns (33.806%)  route 2.524ns (66.194%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 7.565 - 6.060 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.624     1.624    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.456     2.080 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          1.008     3.089    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X38Y28         LUT4 (Prop_lut4_I0_O)        0.154     3.243 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0/O
                         net (fo=5, routed)           0.864     4.107    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.353     4.460 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0/O
                         net (fo=1, routed)           0.652     5.111    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.437 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.437    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X39Y27         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.505     7.565    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y27         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.092     7.657    
                         clock uncertainty           -0.035     7.622    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.031     7.653    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.199ns (31.266%)  route 2.636ns (68.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 7.565 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.419     2.041 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=7, routed)           0.977     3.018    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X41Y27         LUT5 (Prop_lut5_I1_O)        0.324     3.342 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.843     4.185    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.332     4.517 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1/O
                         net (fo=6, routed)           0.816     5.333    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.457 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     5.457    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.505     7.565    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y22         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.079     7.644    
                         clock uncertainty           -0.035     7.609    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.077     7.686    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.202ns (32.493%)  route 2.497ns (67.507%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 7.568 - 6.060 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.625     1.625    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.419     2.044 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          1.155     3.199    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X40Y30         LUT5 (Prop_lut5_I3_O)        0.328     3.527 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.319     3.846    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.331     4.177 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=7, routed)           0.829     5.006    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.130 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.195     5.325    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X38Y29         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.508     7.568    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.092     7.660    
                         clock uncertainty           -0.035     7.625    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)       -0.067     7.558    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.199ns (31.291%)  route 2.633ns (68.709%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 7.565 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.419     2.041 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=7, routed)           0.977     3.018    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X41Y27         LUT5 (Prop_lut5_I1_O)        0.324     3.342 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.843     4.185    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.332     4.517 f  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1/O
                         net (fo=6, routed)           0.813     5.330    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.454 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.454    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1_n_0
    SLICE_X40Y22         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.505     7.565    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y22         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.079     7.644    
                         clock uncertainty           -0.035     7.609    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.081     7.690    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  2.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.594     0.594    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     0.735 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.790    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.865     0.865    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X1Y2           FDPE (Hold_fdpe_C_D)         0.075     0.669    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.594     0.594    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y1           FDRE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.800    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y1           FDRE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.865     0.865    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y1           FDRE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.075     0.669    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.589     0.589    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.066     0.796    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X39Y32         LUT4 (Prop_lut4_I3_O)        0.045     0.841 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000     0.841    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X39Y32         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.858     0.858    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.256     0.602    
    SLICE_X39Y32         FDSE (Hold_fdse_C_D)         0.091     0.693    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.523%)  route 0.126ns (40.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.584     0.584    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=10, routed)          0.126     0.851    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.896 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.896    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.854     0.854    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.120     0.740    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.585     0.585    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.164     0.749 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.804    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.854     0.854    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X40Y21         FDPE (Hold_fdpe_C_D)         0.060     0.645    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.586     0.586    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y29         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.164     0.750 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.082     0.832    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X41Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.877 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000     0.877    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.855     0.855    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y29         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.256     0.599    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.091     0.690    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.847%)  route 0.147ns (44.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.588     0.588    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.147     0.876    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.921 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000     0.921    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X40Y32         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.858     0.858    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y32         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X40Y32         FDSE (Hold_fdse_C_D)         0.121     0.724    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.513%)  route 0.149ns (44.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.588     0.588    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.149     0.878    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.923 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000     0.923    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X40Y32         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.858     0.858    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y32         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X40Y32         FDSE (Hold_fdse_C_D)         0.121     0.724    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.513%)  route 0.149ns (44.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.588     0.588    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.149     0.878    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.923 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.923    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X40Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.858     0.858    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.121     0.724    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.184%)  route 0.151ns (44.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.588     0.588    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.151     0.880    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_2
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.925 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.925    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X40Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.858     0.858    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.120     0.723    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_disp_inst/U0/PixelClk
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_disp_inst/U0/PixelClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDPE/C             n/a            1.000         6.060       5.060      SLICE_X1Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         6.060       5.060      SLICE_X1Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.060       5.060      SLICE_X0Y1       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.060       5.060      SLICE_X0Y1       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         6.060       5.060      SLICE_X0Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         6.060       5.060      SLICE_X0Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         6.060       5.060      SLICE_X0Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         6.060       5.060      SLICE_X0Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.060       5.060      SLICE_X37Y35     hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.030       2.530      SLICE_X40Y33     hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.030       2.530      SLICE_X38Y33     hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.030       2.530      SLICE_X38Y33     hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.030       2.530      SLICE_X40Y33     hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.030       2.530      SLICE_X40Y33     hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         3.030       2.530      SLICE_X40Y33     hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         3.030       2.530      SLICE_X40Y33     hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.030       2.530      SLICE_X38Y33     hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDPE/C             n/a            0.500         3.030       2.530      SLICE_X1Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         3.030       2.530      SLICE_X1Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.030       2.530      SLICE_X0Y1       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.030       2.530      SLICE_X0Y1       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         3.030       2.530      SLICE_X0Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         3.030       2.530      SLICE_X0Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         3.030       2.530      SLICE_X0Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         3.030       2.530      SLICE_X0Y2       hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.905ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.060       3.905      BUFGCTRL_X0Y0    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         6.060       4.393      OLOGIC_X1Y26     hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         6.060       4.393      OLOGIC_X1Y32     hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         6.060       4.393      OLOGIC_X1Y29     hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         6.060       4.393      OLOGIC_X1Y25     hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         6.060       4.393      OLOGIC_X1Y31     hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         6.060       4.393      OLOGIC_X1Y28     hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         6.060       4.393      OLOGIC_X1Y27     hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         6.060       4.393      OLOGIC_X1Y30     hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.060       207.300    MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           10  Failing Endpoints,  Worst Slack       -0.943ns,  Total Violation       -4.620ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.212       -0.943     BUFGCTRL_X0Y1    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y26     hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y32     hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y29     hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y25     hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y31     hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y28     hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y27     hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.212       -0.455     OLOGIC_X1Y30     hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.212       -0.037     MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X0Y0  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    clk125m/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk125m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk125m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    clk125m/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk125m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk125m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk125m/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  video_pll_inst/inst/clk_in1
  To Clock:  video_pll_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_pll_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_pll_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.828ns (18.554%)  route 3.635ns (81.447%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 14.976 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          1.174     6.079    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.506    14.976    color_bar_inst/clk_out1
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[5]/C
                         clock pessimism              0.078    15.054    
                         clock uncertainty           -0.138    14.917    
    SLICE_X35Y30         FDRE (Setup_fdre_C_R)       -0.429    14.488    color_bar_inst/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.828ns (18.554%)  route 3.635ns (81.447%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 14.976 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          1.174     6.079    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.506    14.976    color_bar_inst/clk_out1
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[6]/C
                         clock pessimism              0.078    15.054    
                         clock uncertainty           -0.138    14.917    
    SLICE_X35Y30         FDRE (Setup_fdre_C_R)       -0.429    14.488    color_bar_inst/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.828ns (18.554%)  route 3.635ns (81.447%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 14.976 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          1.174     6.079    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.506    14.976    color_bar_inst/clk_out1
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[7]/C
                         clock pessimism              0.078    15.054    
                         clock uncertainty           -0.138    14.917    
    SLICE_X35Y30         FDRE (Setup_fdre_C_R)       -0.429    14.488    color_bar_inst/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.828ns (18.554%)  route 3.635ns (81.447%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 14.976 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          1.174     6.079    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.506    14.976    color_bar_inst/clk_out1
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[8]/C
                         clock pessimism              0.078    15.054    
                         clock uncertainty           -0.138    14.917    
    SLICE_X35Y30         FDRE (Setup_fdre_C_R)       -0.429    14.488    color_bar_inst/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.828ns (19.154%)  route 3.495ns (80.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 14.977 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          1.034     5.939    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.507    14.977    color_bar_inst/clk_out1
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[10]/C
                         clock pessimism              0.078    15.055    
                         clock uncertainty           -0.138    14.918    
    SLICE_X35Y31         FDRE (Setup_fdre_C_R)       -0.429    14.489    color_bar_inst/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  8.549    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.828ns (19.154%)  route 3.495ns (80.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 14.977 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          1.034     5.939    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.507    14.977    color_bar_inst/clk_out1
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[11]/C
                         clock pessimism              0.078    15.055    
                         clock uncertainty           -0.138    14.918    
    SLICE_X35Y31         FDRE (Setup_fdre_C_R)       -0.429    14.489    color_bar_inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  8.549    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.828ns (19.154%)  route 3.495ns (80.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 14.977 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          1.034     5.939    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.507    14.977    color_bar_inst/clk_out1
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[9]/C
                         clock pessimism              0.078    15.055    
                         clock uncertainty           -0.138    14.918    
    SLICE_X35Y31         FDRE (Setup_fdre_C_R)       -0.429    14.489    color_bar_inst/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  8.549    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.926%)  route 3.327ns (80.074%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 14.976 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.867     5.772    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y29         FDRE                                         r  color_bar_inst/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.506    14.976    color_bar_inst/clk_out1
    SLICE_X35Y29         FDRE                                         r  color_bar_inst/v_cnt_reg[1]/C
                         clock pessimism              0.078    15.054    
                         clock uncertainty           -0.138    14.917    
    SLICE_X35Y29         FDRE (Setup_fdre_C_R)       -0.429    14.488    color_bar_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.926%)  route 3.327ns (80.074%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 14.976 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.867     5.772    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y29         FDRE                                         r  color_bar_inst/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.506    14.976    color_bar_inst/clk_out1
    SLICE_X35Y29         FDRE                                         r  color_bar_inst/v_cnt_reg[2]/C
                         clock pessimism              0.078    15.054    
                         clock uncertainty           -0.138    14.917    
    SLICE_X35Y29         FDRE (Setup_fdre_C_R)       -0.429    14.488    color_bar_inst/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.926%)  route 3.327ns (80.074%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 14.976 - 13.467 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555     1.555    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309    -1.754 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.094    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.614     1.616    color_bar_inst/clk_out1
    SLICE_X34Y24         FDRE                                         r  color_bar_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.456     2.072 f  color_bar_inst/h_cnt_reg[1]/Q
                         net (fo=6, routed)           1.056     3.128    color_bar_inst/h_cnt[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.252 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.650     3.902    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.026 r  color_bar_inst/v_cnt[11]_i_2/O
                         net (fo=16, routed)          0.755     4.781    color_bar_inst/v_cnt_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.867     5.772    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X35Y29         FDRE                                         r  color_bar_inst/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.439    14.906    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.798 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.379    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.506    14.976    color_bar_inst/clk_out1
    SLICE_X35Y29         FDRE                                         r  color_bar_inst/v_cnt_reg[3]/C
                         clock pessimism              0.078    15.054    
                         clock uncertainty           -0.138    14.917    
    SLICE_X35Y29         FDRE (Setup_fdre_C_R)       -0.429    14.488    color_bar_inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  8.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 color_bar_inst/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.208%)  route 0.110ns (43.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.586     0.588    color_bar_inst/clk_out1
    SLICE_X34Y30         FDRE                                         r  color_bar_inst/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  color_bar_inst/vs_reg_reg/Q
                         net (fo=2, routed)           0.110     0.838    color_bar_inst/vs_reg
    SLICE_X37Y30         FDRE                                         r  color_bar_inst/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.855     0.857    color_bar_inst/clk_out1
    SLICE_X37Y30         FDRE                                         r  color_bar_inst/vs_reg_d0_reg/C
                         clock pessimism             -0.255     0.602    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.047     0.649    color_bar_inst/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 color_bar_inst/h_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/h_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.581     0.583    color_bar_inst/clk_out1
    SLICE_X35Y25         FDRE                                         r  color_bar_inst/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  color_bar_inst/h_active_reg/Q
                         net (fo=7, routed)           0.168     0.892    color_bar_inst/h_active_reg_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.937 r  color_bar_inst/h_active_i_1/O
                         net (fo=1, routed)           0.000     0.937    color_bar_inst/h_active_i_1_n_0
    SLICE_X35Y25         FDRE                                         r  color_bar_inst/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.849     0.851    color_bar_inst/clk_out1
    SLICE_X35Y25         FDRE                                         r  color_bar_inst/h_active_reg/C
                         clock pessimism             -0.268     0.583    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.091     0.674    color_bar_inst/h_active_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 color_bar_inst/hs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/hs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.584     0.586    color_bar_inst/clk_out1
    SLICE_X35Y27         FDRE                                         r  color_bar_inst/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  color_bar_inst/hs_reg_reg/Q
                         net (fo=2, routed)           0.170     0.897    color_bar_inst/hs_reg
    SLICE_X35Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.942 r  color_bar_inst/hs_reg_i_1/O
                         net (fo=1, routed)           0.000     0.942    color_bar_inst/hs_reg_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  color_bar_inst/hs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.852     0.854    color_bar_inst/clk_out1
    SLICE_X35Y27         FDRE                                         r  color_bar_inst/hs_reg_reg/C
                         clock pessimism             -0.268     0.586    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.091     0.677    color_bar_inst/hs_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.587     0.589    color_bar_inst/clk_out1
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  color_bar_inst/v_cnt_reg[9]/Q
                         net (fo=3, routed)           0.117     0.847    color_bar_inst/v_cnt[9]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.962 r  color_bar_inst/v_cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.962    color_bar_inst/v_cnt0_carry__1_n_7
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.856     0.858    color_bar_inst/clk_out1
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[9]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105     0.694    color_bar_inst/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.587     0.589    color_bar_inst/clk_out1
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  color_bar_inst/v_cnt_reg[11]/Q
                         net (fo=2, routed)           0.122     0.851    color_bar_inst/v_cnt[11]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.962 r  color_bar_inst/v_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.962    color_bar_inst/v_cnt0_carry__1_n_5
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.856     0.858    color_bar_inst/clk_out1
    SLICE_X35Y31         FDRE                                         r  color_bar_inst/v_cnt_reg[11]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105     0.694    color_bar_inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.586     0.588    color_bar_inst/clk_out1
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  color_bar_inst/v_cnt_reg[5]/Q
                         net (fo=3, routed)           0.125     0.854    color_bar_inst/v_cnt[5]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.969 r  color_bar_inst/v_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.969    color_bar_inst/v_cnt0_carry__0_n_7
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.855     0.857    color_bar_inst/clk_out1
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[5]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105     0.693    color_bar_inst/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.631%)  route 0.132ns (34.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.586     0.588    color_bar_inst/clk_out1
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  color_bar_inst/v_cnt_reg[7]/Q
                         net (fo=3, routed)           0.132     0.861    color_bar_inst/v_cnt[7]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.972 r  color_bar_inst/v_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.972    color_bar_inst/v_cnt0_carry__0_n_5
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.855     0.857    color_bar_inst/clk_out1
    SLICE_X35Y30         FDRE                                         r  color_bar_inst/v_cnt_reg[7]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105     0.693    color_bar_inst/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 color_bar_inst/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/vs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.586     0.588    color_bar_inst/clk_out1
    SLICE_X34Y30         FDRE                                         r  color_bar_inst/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  color_bar_inst/vs_reg_reg/Q
                         net (fo=2, routed)           0.185     0.913    color_bar_inst/vs_reg
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.045     0.958 r  color_bar_inst/vs_reg_i_1/O
                         net (fo=1, routed)           0.000     0.958    color_bar_inst/vs_reg_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  color_bar_inst/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.855     0.857    color_bar_inst/clk_out1
    SLICE_X34Y30         FDRE                                         r  color_bar_inst/vs_reg_reg/C
                         clock pessimism             -0.269     0.588    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.091     0.679    color_bar_inst/vs_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 color_bar_inst/v_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/rgb_r_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.125%)  route 0.200ns (48.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.585     0.587    color_bar_inst/clk_out1
    SLICE_X36Y29         FDRE                                         r  color_bar_inst/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  color_bar_inst/v_active_reg/Q
                         net (fo=7, routed)           0.200     0.950    color_bar_inst/v_active
    SLICE_X39Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.995 r  color_bar_inst/rgb_r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.995    color_bar_inst/rgb_r_reg[7]_i_1_n_0
    SLICE_X39Y28         FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.854     0.856    color_bar_inst/clk_out1
    SLICE_X39Y28         FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.092     0.714    color_bar_inst/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 color_bar_inst/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/active_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.290ns (66.914%)  route 0.143ns (33.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.582     0.584    color_bar_inst/clk_out1
    SLICE_X34Y26         FDRE                                         r  color_bar_inst/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  color_bar_inst/h_cnt_reg[10]/Q
                         net (fo=8, routed)           0.143     0.868    color_bar_inst/h_cnt[10]
    SLICE_X36Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.017 r  color_bar_inst/active_x_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.017    color_bar_inst/active_x0[11]
    SLICE_X36Y27         FDRE                                         r  color_bar_inst/active_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.811     0.811    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.367    -0.557 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.852     0.854    color_bar_inst/clk_out1
    SLICE_X36Y27         FDRE                                         r  color_bar_inst/active_x_reg[11]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.134     0.733    color_bar_inst/active_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 6.733 }
Period(ns):         13.467
Sources:            { video_pll_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.467      11.312     BUFGCTRL_X0Y16   video_pll_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.467      12.218     MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X36Y25     color_bar_inst/active_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X36Y25     color_bar_inst/active_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X36Y25     color_bar_inst/active_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X36Y25     color_bar_inst/active_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X36Y26     color_bar_inst/active_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X36Y26     color_bar_inst/active_x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X36Y26     color_bar_inst/active_x_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X36Y26     color_bar_inst/active_x_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y26     color_bar_inst/active_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y26     color_bar_inst/active_x_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y25     color_bar_inst/active_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X36Y24     color_bar_inst/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X34Y24     color_bar_inst/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X34Y24     color_bar_inst/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X34Y24     color_bar_inst/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X34Y24     color_bar_inst/h_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X35Y27     color_bar_inst/hs_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { video_pll_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   video_pll_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  video_pll_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  hdmi_disp_inst/U0/PixelClk

Setup :           30  Failing Endpoints,  Worst Slack       -1.917ns,  Total Violation      -53.933ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.908ns  (logic 0.456ns (23.903%)  route 1.452ns (76.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 5994.851 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 5994.413 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.625  5994.413    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.456  5994.869 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.452  5996.320    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X38Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.511  5994.851    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.092  5994.943    
                         clock uncertainty           -0.493  5994.450    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)       -0.047  5994.403    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                       5994.403    
                         arrival time                       -5996.320    
  -------------------------------------------------------------------
                         slack                                 -1.917    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.898ns  (logic 0.456ns (24.020%)  route 1.442ns (75.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 5994.848 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 5994.413 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.625  5994.413    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.456  5994.869 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.442  5996.311    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X39Y30         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.508  5994.848    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.092  5994.940    
                         clock uncertainty           -0.493  5994.447    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)       -0.043  5994.404    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                       5994.405    
                         arrival time                       -5996.311    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.897ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.893ns  (logic 0.456ns (24.089%)  route 1.437ns (75.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5994.849 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 5994.413 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.625  5994.413    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.456  5994.869 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.437  5996.306    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X41Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.509  5994.849    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.092  5994.941    
                         clock uncertainty           -0.493  5994.448    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)       -0.040  5994.408    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                       5994.408    
                         arrival time                       -5996.305    
  -------------------------------------------------------------------
                         slack                                 -1.897    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.898ns  (logic 0.456ns (24.029%)  route 1.442ns (75.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 5994.848 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 5994.413 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.625  5994.413    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.456  5994.869 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.442  5996.311    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X40Y30         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.508  5994.848    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y30         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.092  5994.940    
                         clock uncertainty           -0.493  5994.447    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)       -0.013  5994.434    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                       5994.434    
                         arrival time                       -5996.311    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.874ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.119%)  route 1.435ns (75.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5994.849 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 5994.413 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.625  5994.413    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.456  5994.869 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.435  5996.303    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.509  5994.849    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.116  5994.965    
                         clock uncertainty           -0.493  5994.472    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)       -0.043  5994.429    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                       5994.429    
                         arrival time                       -5996.303    
  -------------------------------------------------------------------
                         slack                                 -1.874    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.878ns  (logic 0.456ns (24.286%)  route 1.422ns (75.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5994.849 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 5994.413 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.625  5994.413    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.456  5994.869 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.422  5996.291    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.509  5994.849    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.116  5994.965    
                         clock uncertainty           -0.493  5994.472    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)       -0.040  5994.432    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                       5994.432    
                         arrival time                       -5996.291    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.845ns  (logic 0.456ns (24.715%)  route 1.389ns (75.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 5994.848 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 5994.413 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.625  5994.413    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.456  5994.869 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.389  5996.258    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X39Y30         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.508  5994.848    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.092  5994.940    
                         clock uncertainty           -0.493  5994.447    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)       -0.047  5994.400    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                       5994.400    
                         arrival time                       -5996.258    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.809ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.822ns  (logic 0.456ns (25.031%)  route 1.366ns (74.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5994.849 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 5994.413 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.625  5994.413    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.456  5994.869 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.366  5996.234    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.509  5994.849    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.116  5994.965    
                         clock uncertainty           -0.493  5994.472    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)       -0.047  5994.425    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                       5994.425    
                         arrival time                       -5996.234    
  -------------------------------------------------------------------
                         slack                                 -1.809    

Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.773ns  (logic 0.456ns (25.721%)  route 1.317ns (74.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 5994.844 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 5994.410 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622  5994.410    color_bar_inst/clk_out1
    SLICE_X39Y28         FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456  5994.866 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          1.317  5996.183    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X38Y26         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.504  5994.844    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.092  5994.936    
                         clock uncertainty           -0.493  5994.443    
    SLICE_X38Y26         FDRE (Setup_fdre_C_D)       -0.062  5994.381    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                       5994.381    
                         arrival time                       -5996.183    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.794ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll rise@5992.785ns)
  Data Path Delay:        1.747ns  (logic 0.456ns (26.103%)  route 1.291ns (73.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 5994.845 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 5994.410 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.555  5994.340    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.309  5991.031 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  5992.691    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5992.787 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622  5994.410    color_bar_inst/clk_out1
    SLICE_X39Y28         FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456  5994.866 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          1.291  5996.157    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X37Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.505  5994.845    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.079  5994.924    
                         clock uncertainty           -0.493  5994.431    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)       -0.069  5994.362    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                       5994.362    
                         arrival time                       -5996.157    
  -------------------------------------------------------------------
                         slack                                 -1.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 color_bar_inst/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.949%)  route 0.566ns (80.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.588     0.590    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  color_bar_inst/hs_reg_d0_reg/Q
                         net (fo=1, routed)           0.566     1.296    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.857     0.857    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.269     0.588    
                         clock uncertainty            0.493     1.081    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.071     1.152    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.031%)  route 0.600ns (80.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.585     0.587    color_bar_inst/clk_out1
    SLICE_X39Y28         FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.600     1.327    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X37Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.853     0.853    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.234     0.619    
                         clock uncertainty            0.493     1.112    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.071     1.183    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.902%)  route 0.605ns (81.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.585     0.587    color_bar_inst/clk_out1
    SLICE_X39Y28         FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.605     1.333    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X37Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.853     0.853    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism             -0.234     0.619    
                         clock uncertainty            0.493     1.112    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.075     1.187    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.031%)  route 0.600ns (80.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.585     0.587    color_bar_inst/clk_out1
    SLICE_X39Y28         FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.600     1.327    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X37Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.853     0.853    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.234     0.619    
                         clock uncertainty            0.493     1.112    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.068     1.180    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.032%)  route 0.600ns (80.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.587     0.589    color_bar_inst/clk_out1
    SLICE_X34Y31         FDRE                                         r  color_bar_inst/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  color_bar_inst/rgb_b_reg_reg[7]/Q
                         net (fo=10, routed)          0.600     1.329    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X35Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.857     0.857    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism             -0.255     0.602    
                         clock uncertainty            0.493     1.095    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.075     1.170    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.883%)  route 0.606ns (81.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.587     0.589    color_bar_inst/clk_out1
    SLICE_X34Y31         FDRE                                         r  color_bar_inst/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  color_bar_inst/rgb_b_reg_reg[7]/Q
                         net (fo=10, routed)          0.606     1.335    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X34Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.857     0.857    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism             -0.255     0.602    
                         clock uncertainty            0.493     1.095    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.075     1.170    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.724%)  route 0.612ns (81.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.588     0.590    color_bar_inst/clk_out1
    SLICE_X38Y31         FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          0.612     1.343    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X39Y30         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.856     0.856    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.255     0.601    
                         clock uncertainty            0.493     1.094    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.075     1.169    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 color_bar_inst/video_active_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.828%)  route 0.608ns (81.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.584     0.586    color_bar_inst/clk_out1
    SLICE_X35Y28         FDRE                                         r  color_bar_inst/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  color_bar_inst/video_active_d0_reg/Q
                         net (fo=1, routed)           0.608     1.334    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X35Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.853     0.853    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.269     0.584    
                         clock uncertainty            0.493     1.077    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.078     1.155    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.610%)  route 0.617ns (81.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.585     0.587    color_bar_inst/clk_out1
    SLICE_X39Y28         FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.617     1.344    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X41Y27         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.853     0.853    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y27         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.255     0.598    
                         clock uncertainty            0.493     1.091    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.072     1.163    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.804%)  route 0.609ns (81.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.543     0.543    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.510 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.585     0.587    color_bar_inst/clk_out1
    SLICE_X39Y28         FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.609     1.336    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X39Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.854     0.854    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism             -0.269     0.585    
                         clock uncertainty            0.493     1.078    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.073     1.151    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  hdmi_disp_inst/U0/PixelClk
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 0.478ns (6.682%)  route 6.676ns (93.318%))
  Logic Levels:           0  
  Clock Path Skew:        3.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 10.792 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.478     2.100 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.676     8.776    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.525    10.792    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.792    
                         clock uncertainty           -0.167    10.626    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     9.606    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 0.478ns (6.687%)  route 6.670ns (93.313%))
  Logic Levels:           0  
  Clock Path Skew:        3.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 10.792 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.478     2.100 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.670     8.771    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.525    10.792    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.792    
                         clock uncertainty           -0.167    10.626    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     9.606    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 0.478ns (6.814%)  route 6.537ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        3.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 10.788 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.478     2.100 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.537     8.638    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    10.788    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.788    
                         clock uncertainty           -0.167    10.622    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     9.602    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.478ns (6.961%)  route 6.389ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        3.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 10.788 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.478     2.100 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.389     8.489    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    10.788    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.788    
                         clock uncertainty           -0.167    10.622    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     9.602    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.478ns (7.125%)  route 6.231ns (92.875%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 10.787 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.478     2.100 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.231     8.331    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.520    10.787    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.787    
                         clock uncertainty           -0.167    10.621    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     9.601    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 0.478ns (7.286%)  route 6.082ns (92.714%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 10.787 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.478     2.100 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.082     8.183    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.520    10.787    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.787    
                         clock uncertainty           -0.167    10.621    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     9.601    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.478ns (7.455%)  route 5.934ns (92.545%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 10.785 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.478     2.100 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.934     8.035    hdmi_disp_inst/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.518    10.785    hdmi_disp_inst/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.785    
                         clock uncertainty           -0.167    10.619    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     9.599    hdmi_disp_inst/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.478ns (7.631%)  route 5.786ns (92.369%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 10.785 - 6.060 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     1.622    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y21         FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.478     2.100 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.786     7.886    hdmi_disp_inst/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.518    10.785    hdmi_disp_inst/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.785    
                         clock uncertainty           -0.167    10.619    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     9.599    hdmi_disp_inst/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.518ns (9.382%)  route 5.003ns (90.618%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 10.792 - 6.060 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.627     1.627    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.003     7.148    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.525    10.792    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.792    
                         clock uncertainty           -0.167    10.626    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    10.001    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.456ns (8.450%)  route 4.941ns (91.550%))
  Logic Levels:           0  
  Clock Path Skew:        3.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 10.787 - 6.060 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.618     1.618    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y26         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.456     2.074 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.941     7.015    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.452     7.512    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.595 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581     9.176    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.267 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.520    10.787    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.787    
                         clock uncertainty           -0.167    10.621    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     9.996    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.996    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  2.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.164ns (8.012%)  route 1.883ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.590     0.590    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y33         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.883     2.636    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815     0.815    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.397    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.426 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.278    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.167     2.444    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.463    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.418ns (10.849%)  route 3.435ns (89.151%))
  Logic Levels:           0  
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.511     1.511    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.418     1.929 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.435     5.364    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.569     1.569    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.657 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.660     3.318    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.414 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.669     5.083    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.167     5.249    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     5.186    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.186    
                         arrival time                           5.364    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.141ns (6.742%)  route 1.950ns (93.258%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.586     0.586    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y29         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.950     2.677    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815     0.815    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.397    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.426 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.848     2.274    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.167     2.440    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.459    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.141ns (6.706%)  route 1.962ns (93.294%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.583     0.583    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y26         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           1.962     2.685    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815     0.815    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.397    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.426 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.848     2.274    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.167     2.440    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.459    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.141ns (6.706%)  route 1.962ns (93.294%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.586     0.586    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y29         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.962     2.688    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815     0.815    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.397    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.426 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.276    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.167     2.442    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.461    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.164ns (7.797%)  route 1.939ns (92.203%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.590     0.590    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y33         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.939     2.693    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815     0.815    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.397    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.426 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.278    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.167     2.444    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.463    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.164ns (7.797%)  route 1.939ns (92.203%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.590     0.590    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y33         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDSE (Prop_fdse_C_Q)         0.164     0.754 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.939     2.693    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815     0.815    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.397    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.426 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.278    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.167     2.444    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.463    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.164ns (7.783%)  route 1.943ns (92.217%))
  Logic Levels:           0  
  Clock Path Skew:        1.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.589     0.589    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y32         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDSE (Prop_fdse_C_Q)         0.164     0.753 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.943     2.696    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815     0.815    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.397    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.426 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.278    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.167     2.444    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.463    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.141ns (6.679%)  route 1.970ns (93.321%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.586     0.586    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y29         FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDSE (Prop_fdse_C_Q)         0.141     0.727 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.970     2.697    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815     0.815    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.397    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.426 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.276    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.167     2.442    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.461    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.164ns (7.754%)  route 1.951ns (92.246%))
  Logic Levels:           0  
  Clock Path Skew:        1.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.589     0.589    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y32         FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.951     2.704    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815     0.815    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.397    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.426 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.278    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.167     2.444    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.463    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hdmi_disp_inst/U0/PixelClk
  To Clock:  hdmi_disp_inst/U0/PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        4.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 7.575 - 6.060 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.633     1.633    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.419     2.052 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     2.682    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y2           FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.515     7.575    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.096     7.671    
                         clock uncertainty           -0.035     7.636    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.534     7.102    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 7.575 - 6.060 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.633     1.633    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.419     2.052 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     2.682    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y2           FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.515     7.575    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.096     7.671    
                         clock uncertainty           -0.035     7.636    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.534     7.102    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 7.575 - 6.060 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.633     1.633    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.419     2.052 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     2.682    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y2           FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.515     7.575    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.096     7.671    
                         clock uncertainty           -0.035     7.636    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.534     7.102    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 7.575 - 6.060 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.633     1.633    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.419     2.052 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     2.682    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y2           FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.515     7.575    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.096     7.671    
                         clock uncertainty           -0.035     7.636    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.534     7.102    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  4.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.594     0.594    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     0.960    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y2           FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.865     0.865    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.258     0.607    
    SLICE_X0Y2           FDPE (Remov_fdpe_C_PRE)     -0.149     0.458    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.594     0.594    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     0.960    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y2           FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.865     0.865    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X0Y2           FDPE (Remov_fdpe_C_PRE)     -0.149     0.458    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.594     0.594    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     0.960    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y2           FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.865     0.865    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X0Y2           FDPE (Remov_fdpe_C_PRE)     -0.149     0.458    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.594     0.594    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     0.960    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y2           FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.865     0.865    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y2           FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X0Y2           FDPE (Remov_fdpe_C_PRE)     -0.149     0.458    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.503    





