#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x564d6ed74c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x564d6ed710c0 .scope module, "memory_test" "memory_test" 3 6;
 .timescale -9 -12;
P_0x564d6ed8bc00 .param/l "CLK_PERIOD" 1 3 9, +C4<00000000000000000000000000001010>;
v0x564d6edb8fe0_0 .net "abort_address", 31 0, L_0x564d6edbcc90;  1 drivers
v0x564d6edb90c0_0 .net "alignment_fault", 0 0, L_0x564d6edbcd50;  1 drivers
v0x564d6edb9160_0 .var "base_address", 31 0;
v0x564d6edb9230_0 .var "base_register", 3 0;
v0x564d6edb9300_0 .var "block_en", 0 0;
v0x564d6edb93a0_0 .var "block_load", 0 0;
v0x564d6edb9470_0 .var "block_pre", 0 0;
v0x564d6edb9540_0 .var "block_up", 0 0;
v0x564d6edb9610_0 .var "block_user_mode", 0 0;
v0x564d6edb96e0_0 .var "block_writeback", 0 0;
v0x564d6edb97b0_0 .var "cache_busy", 0 0;
L_0x7ab526cd00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564d6edb9880_0 .net "cache_enable", 0 0, L_0x7ab526cd00f0;  1 drivers
v0x564d6edb9950_0 .net "cache_flush", 0 0, L_0x564d6ed67ea0;  1 drivers
v0x564d6edb9a20_0 .var "cache_hit", 0 0;
v0x564d6edb9af0_0 .var "clk", 0 0;
v0x564d6edb9bc0_0 .net "data_abort", 0 0, L_0x564d6edbcb20;  1 drivers
v0x564d6edb9c90_0 .var "dmem_abort", 0 0;
v0x564d6edb9d60_0 .net "dmem_byte_en", 3 0, v0x564d6edb5e90_0;  1 drivers
v0x564d6edb9e30_0 .var "dmem_rdata", 31 0;
v0x564d6edb9f00_0 .var "dmem_ready", 0 0;
v0x564d6edb9fd0_0 .net "dmem_req", 0 0, v0x564d6edb6110_0;  1 drivers
v0x564d6edba0a0_0 .net "dmem_size", 1 0, v0x564d6edb61d0_0;  1 drivers
v0x564d6edba170_0 .net "dmem_vaddr", 31 0, v0x564d6edb62b0_0;  1 drivers
v0x564d6edba240_0 .net "dmem_wdata", 31 0, v0x564d6edb6390_0;  1 drivers
v0x564d6edba310_0 .net "dmem_write", 0 0, v0x564d6edb6470_0;  1 drivers
v0x564d6edba3e0_0 .var "execute_valid", 0 0;
v0x564d6edba4b0_0 .var "flush", 0 0;
v0x564d6edba580_0 .var "instr_type", 3 0;
v0x564d6edba650_0 .net "load_data", 31 0, L_0x564d6ed60960;  1 drivers
v0x564d6edba720_0 .var "mem_byte", 0 0;
v0x564d6edba7f0_0 .var "mem_halfword", 0 0;
v0x564d6edba8c0_0 .var "mem_load", 0 0;
v0x564d6edba990_0 .var "mem_pre", 0 0;
v0x564d6edbaa60_0 .var "mem_req", 0 0;
v0x564d6edbab30_0 .var "mem_signed", 0 0;
v0x564d6edbac00_0 .var "mem_size", 1 0;
v0x564d6edbacd0_0 .var "mem_up", 0 0;
v0x564d6edbada0_0 .var "mem_write", 0 0;
v0x564d6edbae70_0 .var "mem_writeback", 0 0;
v0x564d6edbaf40_0 .var "memory_address", 31 0;
v0x564d6edbb010_0 .net "memory_complete", 0 0, L_0x564d6edbc7e0;  1 drivers
v0x564d6edbb0e0_0 .net "memory_valid", 0 0, L_0x564d6edbc680;  1 drivers
v0x564d6edbb1b0_0 .var "pc_in", 31 0;
v0x564d6edbb280_0 .net "pc_out", 31 0, L_0x564d6ed60be0;  1 drivers
v0x564d6edbb350_0 .net "reg_read_addr", 3 0, v0x564d6edb7f80_0;  1 drivers
v0x564d6edbb420_0 .var "reg_read_data", 31 0;
v0x564d6edbb4f0_0 .net "reg_write_addr", 3 0, v0x564d6edb8140_0;  1 drivers
v0x564d6edbb5c0_0 .net "reg_write_data", 31 0, v0x564d6edb8220_0;  1 drivers
v0x564d6edbb690_0 .net "reg_write_enable", 0 0, v0x564d6edb8300_0;  1 drivers
v0x564d6edbb760_0 .var "register_list", 15 0;
v0x564d6edbb830_0 .var "rst_n", 0 0;
v0x564d6edbb900_0 .var "stall", 0 0;
v0x564d6edbb9d0_0 .var "store_data", 31 0;
v0x564d6edbbaa0_0 .var/2s "test_count", 31 0;
v0x564d6edbbb40 .array "test_memory", 4095 0, 31 0;
v0x564d6edbbbe0_0 .var/2s "test_passed", 31 0;
S_0x564d6ed714f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 90, 3 90 0, S_0x564d6ed710c0;
 .timescale -9 -12;
v0x564d6ed690b0_0 .var/2s "i", 31 0;
S_0x564d6ed72110 .scope task, "test_alignment_fault" "test_alignment_fault" 3 207, 3 207 0, S_0x564d6ed710c0;
 .timescale -9 -12;
v0x564d6ed6cd90_0 .var "addr", 31 0;
v0x564d6ed64a10_0 .var "size", 1 0;
v0x564d6ed65090_0 .var/str "test_name";
E_0x564d6ed205c0 .event posedge, v0x564d6edb5c50_0;
TD_memory_test.test_alignment_fault ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564d6edbbaa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564d6edbbaa0_0, 0, 32;
    %load/vec4 v0x564d6ed6cd90_0;
    %store/vec4 v0x564d6edbaf40_0, 0, 32;
    %load/vec4 v0x564d6ed64a10_0;
    %store/vec4 v0x564d6edbac00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edba8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edbaa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edba3e0_0, 0, 1;
    %wait E_0x564d6ed205c0;
    %wait E_0x564d6ed205c0;
    %vpi_call/w 3 224 "$display", "Test %d: %s", v0x564d6edbbaa0_0, v0x564d6ed65090_0 {0 0 0};
    %vpi_call/w 3 225 "$display", "  Address: 0x%08x", v0x564d6ed6cd90_0 {0 0 0};
    %load/vec4 v0x564d6ed64a10_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1466921572, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x564d6ed64a10_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %pushi/vec4 1214344294, 0, 32; draw_string_vec4
    %pushi/vec4 2003792484, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1115255909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %vpi_call/w 3 226 "$display", "  Size: %s", S<0,vec4,u64> {1 0 0};
    %vpi_call/w 3 227 "$display", "  Alignment Fault: %b", v0x564d6edb90c0_0 {0 0 0};
    %vpi_call/w 3 228 "$display", "  Data Abort: %b", v0x564d6edb9bc0_0 {0 0 0};
    %load/vec4 v0x564d6edb90c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x564d6edb9bc0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.4, 9;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564d6edbbbe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564d6edbbbe0_0, 0, 32;
    %vpi_call/w 3 232 "$display", "  \342\234\205 PASS - Alignment fault detected" {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call/w 3 234 "$display", "  \342\235\214 FAIL - Should have generated alignment fault" {0 0 0};
T_0.5 ;
    %vpi_call/w 3 236 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edbaa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edba3e0_0, 0, 1;
    %wait E_0x564d6ed205c0;
    %end;
S_0x564d6ed730e0 .scope task, "test_load_operation" "test_load_operation" 3 115, 3 115 0, S_0x564d6ed710c0;
 .timescale -9 -12;
v0x564d6ed68000_0 .var "addr", 31 0;
v0x564d6ed60ac0_0 .var "expected_data", 31 0;
v0x564d6ed60d00_0 .var "signed_op", 0 0;
v0x564d6edb27b0_0 .var "size", 1 0;
v0x564d6edb2890_0 .var/str "test_name";
E_0x564d6ed168c0 .event edge, v0x564d6edb7aa0_0;
TD_memory_test.test_load_operation ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564d6edbbaa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564d6edbbaa0_0, 0, 32;
    %load/vec4 v0x564d6ed68000_0;
    %store/vec4 v0x564d6edbaf40_0, 0, 32;
    %load/vec4 v0x564d6edb27b0_0;
    %store/vec4 v0x564d6edbac00_0, 0, 2;
    %load/vec4 v0x564d6ed60d00_0;
    %store/vec4 v0x564d6edbab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edba8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edbada0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edbaa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edba3e0_0, 0, 1;
    %wait E_0x564d6ed205c0;
T_1.6 ;
    %load/vec4 v0x564d6edbb010_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.7, 6;
    %wait E_0x564d6ed168c0;
    %jmp T_1.6;
T_1.7 ;
    %wait E_0x564d6ed205c0;
    %vpi_call/w 3 138 "$display", "Test %d: %s", v0x564d6edbbaa0_0, v0x564d6edb2890_0 {0 0 0};
    %vpi_call/w 3 139 "$display", "  Address: 0x%08x", v0x564d6ed68000_0 {0 0 0};
    %load/vec4 v0x564d6edb27b0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1466921572, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %load/vec4 v0x564d6edb27b0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_1.10, 9;
    %pushi/vec4 1214344294, 0, 32; draw_string_vec4
    %pushi/vec4 2003792484, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_1.11, 9;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1115255909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_1.11, 9;
 ; End of false expr.
    %blend;
T_1.11;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %vpi_call/w 3 140 "$display", "  Size: %s", S<0,vec4,u64> {1 0 0};
    %vpi_call/w 3 141 "$display", "  Load Data: 0x%08x (expected: 0x%08x)", v0x564d6edba650_0, v0x564d6ed60ac0_0 {0 0 0};
    %vpi_call/w 3 142 "$display", "  Reg Write: R%d = 0x%08x (enable: %b)", v0x564d6edbb4f0_0, v0x564d6edbb5c0_0, v0x564d6edbb690_0 {0 0 0};
    %vpi_call/w 3 143 "$display", "  Memory Complete: %b", v0x564d6edbb010_0 {0 0 0};
    %vpi_call/w 3 144 "$display", "  Data Abort: %b", v0x564d6edb9bc0_0 {0 0 0};
    %load/vec4 v0x564d6edbb010_0;
    %load/vec4 v0x564d6edb9bc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x564d6edbb690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564d6edbbbe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564d6edbbbe0_0, 0, 32;
    %vpi_call/w 3 148 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_1.13;
T_1.12 ;
    %vpi_call/w 3 150 "$display", "  \342\235\214 FAIL" {0 0 0};
T_1.13 ;
    %vpi_call/w 3 152 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edbaa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edba3e0_0, 0, 1;
    %wait E_0x564d6ed205c0;
    %end;
S_0x564d6ed734b0 .scope task, "test_store_operation" "test_store_operation" 3 160, 3 160 0, S_0x564d6ed710c0;
 .timescale -9 -12;
v0x564d6edb29f0_0 .var "addr", 31 0;
v0x564d6edb2af0_0 .var "data", 31 0;
v0x564d6edb2bd0_0 .var "size", 1 0;
v0x564d6edb2c90_0 .var/str "test_name";
TD_memory_test.test_store_operation ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564d6edbbaa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564d6edbbaa0_0, 0, 32;
    %load/vec4 v0x564d6edb29f0_0;
    %store/vec4 v0x564d6edbaf40_0, 0, 32;
    %load/vec4 v0x564d6edb2af0_0;
    %store/vec4 v0x564d6edbb9d0_0, 0, 32;
    %load/vec4 v0x564d6edb2bd0_0;
    %store/vec4 v0x564d6edbac00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edba8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edbada0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edbaa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edba3e0_0, 0, 1;
    %wait E_0x564d6ed205c0;
T_2.14 ;
    %load/vec4 v0x564d6edbb010_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.15, 6;
    %wait E_0x564d6ed168c0;
    %jmp T_2.14;
T_2.15 ;
    %wait E_0x564d6ed205c0;
    %vpi_call/w 3 182 "$display", "Test %d: %s", v0x564d6edbbaa0_0, v0x564d6edb2c90_0 {0 0 0};
    %vpi_call/w 3 183 "$display", "  Address: 0x%08x", v0x564d6edb29f0_0 {0 0 0};
    %load/vec4 v0x564d6edb2bd0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1466921572, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x564d6edb2bd0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_2.18, 9;
    %pushi/vec4 1214344294, 0, 32; draw_string_vec4
    %pushi/vec4 2003792484, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_2.19, 9;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1115255909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_2.19, 9;
 ; End of false expr.
    %blend;
T_2.19;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %vpi_call/w 3 184 "$display", "  Size: %s", S<0,vec4,u64> {1 0 0};
    %vpi_call/w 3 185 "$display", "  Store Data: 0x%08x", v0x564d6edb2af0_0 {0 0 0};
    %vpi_call/w 3 186 "$display", "  Memory Address: 0x%08x", v0x564d6edba170_0 {0 0 0};
    %vpi_call/w 3 187 "$display", "  Memory Write: %b", v0x564d6edba310_0 {0 0 0};
    %vpi_call/w 3 188 "$display", "  Memory Data: 0x%08x", v0x564d6edba240_0 {0 0 0};
    %vpi_call/w 3 189 "$display", "  Byte Enables: %b", v0x564d6edb9d60_0 {0 0 0};
    %vpi_call/w 3 190 "$display", "  Memory Complete: %b", v0x564d6edbb010_0 {0 0 0};
    %vpi_call/w 3 191 "$display", "  Data Abort: %b", v0x564d6edb9bc0_0 {0 0 0};
    %load/vec4 v0x564d6edbb010_0;
    %load/vec4 v0x564d6edb9bc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x564d6edba310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564d6edbbbe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564d6edbbbe0_0, 0, 32;
    %vpi_call/w 3 195 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_2.21;
T_2.20 ;
    %vpi_call/w 3 197 "$display", "  \342\235\214 FAIL" {0 0 0};
T_2.21 ;
    %vpi_call/w 3 199 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edbaa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edba3e0_0, 0, 1;
    %wait E_0x564d6ed205c0;
    %end;
S_0x564d6ed738b0 .scope module, "u_memory" "arm7tdmi_memory" 3 245, 4 4 0, S_0x564d6ed710c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "instr_type";
    .port_info 3 /INPUT 32 "memory_address";
    .port_info 4 /INPUT 32 "store_data";
    .port_info 5 /INPUT 1 "mem_req";
    .port_info 6 /INPUT 1 "mem_write";
    .port_info 7 /INPUT 2 "mem_size";
    .port_info 8 /INPUT 32 "pc_in";
    .port_info 9 /INPUT 1 "execute_valid";
    .port_info 10 /INPUT 1 "mem_load";
    .port_info 11 /INPUT 1 "mem_byte";
    .port_info 12 /INPUT 1 "mem_halfword";
    .port_info 13 /INPUT 1 "mem_signed";
    .port_info 14 /INPUT 1 "mem_pre";
    .port_info 15 /INPUT 1 "mem_up";
    .port_info 16 /INPUT 1 "mem_writeback";
    .port_info 17 /INPUT 1 "block_en";
    .port_info 18 /INPUT 1 "block_load";
    .port_info 19 /INPUT 1 "block_pre";
    .port_info 20 /INPUT 1 "block_up";
    .port_info 21 /INPUT 1 "block_writeback";
    .port_info 22 /INPUT 1 "block_user_mode";
    .port_info 23 /INPUT 16 "register_list";
    .port_info 24 /INPUT 4 "base_register";
    .port_info 25 /INPUT 32 "base_address";
    .port_info 26 /OUTPUT 4 "reg_read_addr";
    .port_info 27 /INPUT 32 "reg_read_data";
    .port_info 28 /OUTPUT 4 "reg_write_addr";
    .port_info 29 /OUTPUT 32 "reg_write_data";
    .port_info 30 /OUTPUT 1 "reg_write_enable";
    .port_info 31 /OUTPUT 32 "dmem_vaddr";
    .port_info 32 /OUTPUT 1 "dmem_req";
    .port_info 33 /OUTPUT 1 "dmem_write";
    .port_info 34 /OUTPUT 2 "dmem_size";
    .port_info 35 /OUTPUT 32 "dmem_wdata";
    .port_info 36 /OUTPUT 4 "dmem_byte_en";
    .port_info 37 /INPUT 32 "dmem_rdata";
    .port_info 38 /INPUT 1 "dmem_ready";
    .port_info 39 /INPUT 1 "dmem_abort";
    .port_info 40 /OUTPUT 1 "cache_enable";
    .port_info 41 /OUTPUT 1 "cache_flush";
    .port_info 42 /INPUT 1 "cache_hit";
    .port_info 43 /INPUT 1 "cache_busy";
    .port_info 44 /OUTPUT 32 "load_data";
    .port_info 45 /OUTPUT 32 "pc_out";
    .port_info 46 /OUTPUT 1 "memory_valid";
    .port_info 47 /OUTPUT 1 "memory_complete";
    .port_info 48 /OUTPUT 1 "data_abort";
    .port_info 49 /OUTPUT 32 "abort_address";
    .port_info 50 /OUTPUT 1 "alignment_fault";
    .port_info 51 /INPUT 1 "stall";
    .port_info 52 /INPUT 1 "flush";
P_0x564d6ed61810 .param/l "INSTR_BLOCK_DT" 1 4 82, C4<1000>;
P_0x564d6ed61850 .param/l "INSTR_DATA_PROC" 1 4 79, C4<0000>;
P_0x564d6ed61890 .param/l "INSTR_HALFWORD_DT" 1 4 81, C4<0101>;
P_0x564d6ed618d0 .param/l "INSTR_SINGLE_DT" 1 4 80, C4<0110>;
P_0x564d6ed61910 .param/l "INSTR_SINGLE_SWAP" 1 4 83, C4<0011>;
enum0x564d6ecb4b80 .enum4 (3)
   "MEM_IDLE" 3'b000,
   "MEM_SINGLE" 3'b001,
   "MEM_BLOCK" 3'b010,
   "MEM_SWAP" 3'b011,
   "MEM_COMPLETE" 3'b100,
   "MEM_ABORT" 3'b101,
   "MEM_WAIT" 3'b110
 ;
L_0x7ab526cd0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x564d6ed68ed0 .functor XNOR 1, L_0x564d6edbbec0, L_0x7ab526cd0060, C4<0>, C4<0>;
L_0x564d6ed6cc30 .functor BUFZ 32, v0x564d6edbaf40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564d6ed63120 .functor AND 1, L_0x564d6edbc030, L_0x564d6edbc130, C4<1>, C4<1>;
L_0x564d6ed64eb0 .functor AND 1, L_0x564d6edbc2a0, v0x564d6edb6930_0, C4<1>, C4<1>;
L_0x564d6ed67ea0 .functor BUFZ 1, v0x564d6edba4b0_0, C4<0>, C4<0>, C4<0>;
L_0x564d6ed60960 .functor BUFZ 32, v0x564d6edb4470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564d6ed60be0 .functor BUFZ 32, v0x564d6edb7ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564d6edbc680 .functor BUFZ 1, v0x564d6edb87c0_0, C4<0>, C4<0>, C4<0>;
L_0x564d6edbc970 .functor BUFZ 1, L_0x564d6edbc7e0, C4<0>, C4<0>, C4<0>;
L_0x564d6edbcb20 .functor OR 1, L_0x564d6edbc9e0, v0x564d6edb9c90_0, C4<0>, C4<0>;
L_0x564d6edbcc90 .functor BUFZ 32, L_0x564d6ed6cc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564d6edbcd50 .functor BUFZ 1, v0x564d6edb4630_0, C4<0>, C4<0>, C4<0>;
L_0x564d6edbced0 .functor BUFZ 32, v0x564d6edb9160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564d6edbcf90 .functor BUFZ 32, v0x564d6edbb420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564d6edbce60 .functor BUFZ 32, v0x564d6edb9e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564d6edbd0d0 .functor BUFZ 4, v0x564d6edb9230_0, C4<0000>, C4<0000>, C4<0000>;
L_0x564d6edbd220 .functor BUFZ 32, v0x564d6edb9160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564d6edb3960_0 .net *"_ivl_1", 1 0, L_0x564d6edbbc80;  1 drivers
v0x564d6edb3a60_0 .net *"_ivl_15", 0 0, L_0x564d6edbc030;  1 drivers
v0x564d6edb3b20_0 .net *"_ivl_17", 0 0, L_0x564d6edbc130;  1 drivers
L_0x7ab526cd0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564d6edb3bc0_0 .net/2u *"_ivl_2", 1 0, L_0x7ab526cd0018;  1 drivers
L_0x7ab526cd00a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x564d6edb3ca0_0 .net/2u *"_ivl_20", 2 0, L_0x7ab526cd00a8;  1 drivers
v0x564d6edb3dd0_0 .net *"_ivl_22", 0 0, L_0x564d6edbc2a0;  1 drivers
L_0x7ab526cd0138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x564d6edb3e90_0 .net/2u *"_ivl_36", 2 0, L_0x7ab526cd0138;  1 drivers
L_0x7ab526cd0180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x564d6edb3f70_0 .net/2u *"_ivl_42", 2 0, L_0x7ab526cd0180;  1 drivers
v0x564d6edb4050_0 .net *"_ivl_44", 0 0, L_0x564d6edbc9e0;  1 drivers
v0x564d6edb4110_0 .net *"_ivl_7", 0 0, L_0x564d6edbbec0;  1 drivers
v0x564d6edb41f0_0 .net/2u *"_ivl_8", 0 0, L_0x7ab526cd0060;  1 drivers
v0x564d6edb42d0_0 .net "abort_address", 31 0, L_0x564d6edbcc90;  alias, 1 drivers
v0x564d6edb43b0_0 .net "address_valid", 0 0, L_0x564d6ed63120;  1 drivers
v0x564d6edb4470_0 .var "aligned_load_data", 31 0;
v0x564d6edb4550_0 .var "aligned_store_data", 31 0;
v0x564d6edb4630_0 .var "alignment_error", 0 0;
v0x564d6edb46f0_0 .net "alignment_fault", 0 0, L_0x564d6edbcd50;  alias, 1 drivers
v0x564d6edb47b0_0 .net "base_address", 31 0, v0x564d6edb9160_0;  1 drivers
v0x564d6edb4890_0 .net "base_register", 3 0, v0x564d6edb9230_0;  1 drivers
v0x564d6edb4970_0 .net "block_base_reg_addr", 3 0, L_0x564d6edbd0d0;  1 drivers
v0x564d6edb4a50_0 .net "block_base_reg_data", 31 0, L_0x564d6edbd220;  1 drivers
L_0x7ab526cd02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564d6edb4b30_0 .net "block_base_reg_we", 0 0, L_0x7ab526cd02e8;  1 drivers
L_0x7ab526cd0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564d6edb4bf0_0 .net "block_dt_active", 0 0, L_0x7ab526cd0378;  1 drivers
L_0x7ab526cd0330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564d6edb4cb0_0 .net "block_dt_complete", 0 0, L_0x7ab526cd0330;  1 drivers
v0x564d6edb4d70_0 .net "block_dt_en", 0 0, L_0x564d6ed64eb0;  1 drivers
v0x564d6edb4e30_0 .net "block_en", 0 0, v0x564d6edb9300_0;  1 drivers
v0x564d6edb4ef0_0 .net "block_load", 0 0, v0x564d6edb93a0_0;  1 drivers
v0x564d6edb4fb0_0 .net "block_mem_addr", 31 0, L_0x564d6edbced0;  1 drivers
L_0x7ab526cd0210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564d6edb5090_0 .net "block_mem_re", 0 0, L_0x7ab526cd0210;  1 drivers
v0x564d6edb5150_0 .net "block_mem_wdata", 31 0, L_0x564d6edbcf90;  1 drivers
L_0x7ab526cd01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564d6edb5230_0 .net "block_mem_we", 0 0, L_0x7ab526cd01c8;  1 drivers
v0x564d6edb52f0_0 .net "block_pre", 0 0, v0x564d6edb9470_0;  1 drivers
L_0x7ab526cd0258 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x564d6edb53b0_0 .net "block_reg_addr", 3 0, L_0x7ab526cd0258;  1 drivers
v0x564d6edb5490_0 .net "block_reg_wdata", 31 0, L_0x564d6edbce60;  1 drivers
L_0x7ab526cd02a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564d6edb5570_0 .net "block_reg_we", 0 0, L_0x7ab526cd02a0;  1 drivers
v0x564d6edb5630_0 .net "block_up", 0 0, v0x564d6edb9540_0;  1 drivers
v0x564d6edb56f0_0 .net "block_user_mode", 0 0, v0x564d6edb9610_0;  1 drivers
v0x564d6edb57b0_0 .net "block_writeback", 0 0, v0x564d6edb96e0_0;  1 drivers
v0x564d6edb5870_0 .var "byte_enables", 3 0;
v0x564d6edb5950_0 .net "cache_busy", 0 0, v0x564d6edb97b0_0;  1 drivers
v0x564d6edb5a10_0 .net "cache_enable", 0 0, L_0x7ab526cd00f0;  alias, 1 drivers
v0x564d6edb5ad0_0 .net "cache_flush", 0 0, L_0x564d6ed67ea0;  alias, 1 drivers
v0x564d6edb5b90_0 .net "cache_hit", 0 0, v0x564d6edb9a20_0;  1 drivers
v0x564d6edb5c50_0 .net "clk", 0 0, v0x564d6edb9af0_0;  1 drivers
v0x564d6edb5d10_0 .net "data_abort", 0 0, L_0x564d6edbcb20;  alias, 1 drivers
v0x564d6edb5dd0_0 .net "dmem_abort", 0 0, v0x564d6edb9c90_0;  1 drivers
v0x564d6edb5e90_0 .var "dmem_byte_en", 3 0;
v0x564d6edb5f70_0 .net "dmem_rdata", 31 0, v0x564d6edb9e30_0;  1 drivers
v0x564d6edb6050_0 .net "dmem_ready", 0 0, v0x564d6edb9f00_0;  1 drivers
v0x564d6edb6110_0 .var "dmem_req", 0 0;
v0x564d6edb61d0_0 .var "dmem_size", 1 0;
v0x564d6edb62b0_0 .var "dmem_vaddr", 31 0;
v0x564d6edb6390_0 .var "dmem_wdata", 31 0;
v0x564d6edb6470_0 .var "dmem_write", 0 0;
v0x564d6edb6530_0 .net "effective_address", 31 0, L_0x564d6ed6cc30;  1 drivers
v0x564d6edb6610_0 .net "execute_valid", 0 0, v0x564d6edba3e0_0;  1 drivers
v0x564d6edb66d0_0 .net "flush", 0 0, v0x564d6edba4b0_0;  1 drivers
v0x564d6edb6790_0 .net "halfword_aligned", 0 0, L_0x564d6ed68ed0;  1 drivers
v0x564d6edb6850_0 .net "instr_type", 3 0, v0x564d6edba580_0;  1 drivers
v0x564d6edb6930_0 .var "is_block_transfer", 0 0;
v0x564d6edb69f0_0 .var "is_single_transfer", 0 0;
v0x564d6edb6ab0_0 .var "is_swap_operation", 0 0;
v0x564d6edb6b70_0 .net "load_data", 31 0, L_0x564d6ed60960;  alias, 1 drivers
v0x564d6edb6c50_0 .net "mem_byte", 0 0, v0x564d6edba720_0;  1 drivers
v0x564d6edb6d10_0 .net "mem_halfword", 0 0, v0x564d6edba7f0_0;  1 drivers
v0x564d6edb71e0_0 .net "mem_load", 0 0, v0x564d6edba8c0_0;  1 drivers
v0x564d6edb72a0_0 .var "mem_next_state", 2 0;
v0x564d6edb7380_0 .net "mem_pre", 0 0, v0x564d6edba990_0;  1 drivers
v0x564d6edb7440_0 .net "mem_req", 0 0, v0x564d6edbaa60_0;  1 drivers
v0x564d6edb7500_0 .net "mem_signed", 0 0, v0x564d6edbab30_0;  1 drivers
v0x564d6edb75c0_0 .net "mem_size", 1 0, v0x564d6edbac00_0;  1 drivers
v0x564d6edb76a0_0 .var "mem_state", 2 0;
v0x564d6edb7780_0 .net "mem_up", 0 0, v0x564d6edbacd0_0;  1 drivers
v0x564d6edb7840_0 .net "mem_write", 0 0, v0x564d6edbada0_0;  1 drivers
v0x564d6edb7900_0 .net "mem_writeback", 0 0, v0x564d6edbae70_0;  1 drivers
v0x564d6edb79c0_0 .net "memory_address", 31 0, v0x564d6edbaf40_0;  1 drivers
v0x564d6edb7aa0_0 .net "memory_complete", 0 0, L_0x564d6edbc7e0;  alias, 1 drivers
v0x564d6edb7b60_0 .var "memory_operation", 0 0;
v0x564d6edb7c20_0 .net "memory_valid", 0 0, L_0x564d6edbc680;  alias, 1 drivers
v0x564d6edb7ce0_0 .net "pc_in", 31 0, v0x564d6edbb1b0_0;  1 drivers
v0x564d6edb7dc0_0 .net "pc_out", 31 0, L_0x564d6ed60be0;  alias, 1 drivers
v0x564d6edb7ea0_0 .var "pc_reg", 31 0;
v0x564d6edb7f80_0 .var "reg_read_addr", 3 0;
v0x564d6edb8060_0 .net "reg_read_data", 31 0, v0x564d6edbb420_0;  1 drivers
v0x564d6edb8140_0 .var "reg_write_addr", 3 0;
v0x564d6edb8220_0 .var "reg_write_data", 31 0;
v0x564d6edb8300_0 .var "reg_write_enable", 0 0;
v0x564d6edb83c0_0 .net "register_list", 15 0, v0x564d6edbb760_0;  1 drivers
v0x564d6edb84a0_0 .net "rst_n", 0 0, v0x564d6edbb830_0;  1 drivers
v0x564d6edb8560_0 .net "stall", 0 0, v0x564d6edbb900_0;  1 drivers
v0x564d6edb8620_0 .net "store_data", 31 0, v0x564d6edbb9d0_0;  1 drivers
v0x564d6edb8700_0 .net "transfer_complete", 0 0, L_0x564d6edbc970;  1 drivers
v0x564d6edb87c0_0 .var "valid_reg", 0 0;
v0x564d6edb8880_0 .net "word_aligned", 0 0, L_0x564d6edbbd50;  1 drivers
E_0x564d6ed23510/0 .event edge, v0x564d6edb6930_0, v0x564d6edb4bf0_0, v0x564d6edb4fb0_0, v0x564d6edb5230_0;
E_0x564d6ed23510/1 .event edge, v0x564d6edb5090_0, v0x564d6edb5150_0, v0x564d6edb76a0_0, v0x564d6edb6530_0;
E_0x564d6ed23510/2 .event edge, v0x564d6edb7840_0, v0x564d6edb75c0_0, v0x564d6edb4550_0, v0x564d6edb5870_0;
E_0x564d6ed23510 .event/or E_0x564d6ed23510/0, E_0x564d6ed23510/1, E_0x564d6ed23510/2;
E_0x564d6ed21ce0/0 .event edge, v0x564d6edb6930_0, v0x564d6edb4bf0_0, v0x564d6edb53b0_0, v0x564d6edb5490_0;
E_0x564d6ed21ce0/1 .event edge, v0x564d6edb5570_0, v0x564d6edb71e0_0, v0x564d6edb76a0_0, v0x564d6edb4890_0;
E_0x564d6ed21ce0/2 .event edge, v0x564d6edb4470_0;
E_0x564d6ed21ce0 .event/or E_0x564d6ed21ce0/0, E_0x564d6ed21ce0/1, E_0x564d6ed21ce0/2;
E_0x564d6ed262a0/0 .event edge, v0x564d6edb5f70_0, v0x564d6edb75c0_0, v0x564d6edb6530_0, v0x564d6edb7500_0;
E_0x564d6ed262a0/1 .event edge, v0x564d6edb5f70_0, v0x564d6edb5f70_0, v0x564d6edb5f70_0, v0x564d6edb5f70_0;
E_0x564d6ed262a0/2 .event edge, v0x564d6edb5f70_0, v0x564d6edb5f70_0, v0x564d6edb5f70_0, v0x564d6edb5f70_0;
E_0x564d6ed262a0/3 .event edge, v0x564d6edb6530_0, v0x564d6edb5f70_0, v0x564d6edb5f70_0;
E_0x564d6ed262a0 .event/or E_0x564d6ed262a0/0, E_0x564d6ed262a0/1, E_0x564d6ed262a0/2, E_0x564d6ed262a0/3;
E_0x564d6ecd81f0/0 .event edge, v0x564d6edb8620_0, v0x564d6edb75c0_0, v0x564d6edb6530_0, v0x564d6edb8620_0;
E_0x564d6ecd81f0/1 .event edge, v0x564d6edb6530_0, v0x564d6edb8620_0;
E_0x564d6ecd81f0 .event/or E_0x564d6ecd81f0/0, E_0x564d6ecd81f0/1;
E_0x564d6edb36f0 .event edge, v0x564d6edb75c0_0, v0x564d6edb6530_0, v0x564d6edb6530_0;
E_0x564d6edb3750/0 .event edge, v0x564d6edb76a0_0, v0x564d6edb87c0_0, v0x564d6edb7b60_0, v0x564d6edb4630_0;
E_0x564d6edb3750/1 .event edge, v0x564d6edb69f0_0, v0x564d6edb6ab0_0, v0x564d6edb6930_0, v0x564d6edb6050_0;
E_0x564d6edb3750/2 .event edge, v0x564d6edb5dd0_0, v0x564d6edb4cb0_0, v0x564d6edb8560_0;
E_0x564d6edb3750 .event/or E_0x564d6edb3750/0, E_0x564d6edb3750/1, E_0x564d6edb3750/2;
E_0x564d6edb3830/0 .event negedge, v0x564d6edb84a0_0;
E_0x564d6edb3830/1 .event posedge, v0x564d6edb5c50_0;
E_0x564d6edb3830 .event/or E_0x564d6edb3830/0, E_0x564d6edb3830/1;
E_0x564d6edb3890 .event edge, v0x564d6edb75c0_0, v0x564d6edb8880_0, v0x564d6edb6790_0;
E_0x564d6edb3790 .event edge, v0x564d6edb6850_0, v0x564d6edb7440_0;
L_0x564d6edbbc80 .part v0x564d6edbaf40_0, 0, 2;
L_0x564d6edbbd50 .cmp/eq 2, L_0x564d6edbbc80, L_0x7ab526cd0018;
L_0x564d6edbbec0 .part v0x564d6edbaf40_0, 0, 1;
L_0x564d6edbc030 .reduce/nor v0x564d6edb4630_0;
L_0x564d6edbc130 .reduce/nor v0x564d6edb9c90_0;
L_0x564d6edbc2a0 .cmp/eq 3, v0x564d6edb76a0_0, L_0x7ab526cd00a8;
L_0x564d6edbc7e0 .cmp/eq 3, v0x564d6edb76a0_0, L_0x7ab526cd0138;
L_0x564d6edbc9e0 .cmp/eq 3, v0x564d6edb76a0_0, L_0x7ab526cd0180;
    .scope S_0x564d6ed738b0;
T_3 ;
    %wait E_0x564d6edb3830;
    %load/vec4 v0x564d6edb84a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564d6edb7ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564d6edb87c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x564d6edb66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564d6edb7ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564d6edb87c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x564d6edb8560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x564d6edb7ce0_0;
    %assign/vec4 v0x564d6edb7ea0_0, 0;
    %load/vec4 v0x564d6edb6610_0;
    %assign/vec4 v0x564d6edb87c0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564d6ed738b0;
T_4 ;
Ewait_0 .event/or E_0x564d6edb3790, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x564d6edb6850_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564d6edb6850_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x564d6edb69f0_0, 0, 1;
    %load/vec4 v0x564d6edb6850_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564d6edb6930_0, 0, 1;
    %load/vec4 v0x564d6edb6850_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564d6edb6ab0_0, 0, 1;
    %load/vec4 v0x564d6edb7440_0;
    %load/vec4 v0x564d6edb69f0_0;
    %load/vec4 v0x564d6edb6930_0;
    %or;
    %load/vec4 v0x564d6edb6ab0_0;
    %or;
    %and;
    %store/vec4 v0x564d6edb7b60_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x564d6ed738b0;
T_5 ;
Ewait_1 .event/or E_0x564d6edb3890, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb4630_0, 0, 1;
    %load/vec4 v0x564d6edb75c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb4630_0, 0, 1;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x564d6edb8880_0;
    %nor/r;
    %store/vec4 v0x564d6edb4630_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x564d6edb6790_0;
    %nor/r;
    %store/vec4 v0x564d6edb4630_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb4630_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x564d6ed738b0;
T_6 ;
    %wait E_0x564d6edb3830;
    %load/vec4 v0x564d6edb84a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564d6edb76a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x564d6edb66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564d6edb76a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x564d6edb72a0_0;
    %assign/vec4 v0x564d6edb76a0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564d6ed738b0;
T_7 ;
Ewait_2 .event/or E_0x564d6edb3750, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x564d6edb76a0_0;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
    %load/vec4 v0x564d6edb76a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x564d6edb87c0_0;
    %load/vec4 v0x564d6edb7b60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x564d6edb4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x564d6edb69f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x564d6edb6ab0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.12, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x564d6edb6930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
T_7.14 ;
T_7.13 ;
T_7.11 ;
T_7.8 ;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x564d6edb6050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0x564d6edb5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
T_7.19 ;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
T_7.17 ;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x564d6edb4cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0x564d6edb5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
T_7.22 ;
T_7.21 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x564d6edb6050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %load/vec4 v0x564d6edb5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
    %jmp T_7.27;
T_7.26 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
T_7.27 ;
T_7.24 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x564d6edb6050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %load/vec4 v0x564d6edb5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
    %jmp T_7.31;
T_7.30 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
T_7.31 ;
T_7.28 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x564d6edb8560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
T_7.32 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x564d6edb8560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564d6edb72a0_0, 0, 3;
T_7.34 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x564d6ed738b0;
T_8 ;
Ewait_3 .event/or E_0x564d6edb36f0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564d6edb5870_0, 0, 4;
    %load/vec4 v0x564d6edb75c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564d6edb5870_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x564d6edb6530_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x564d6edb5870_0, 0, 4;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x564d6edb5870_0, 0, 4;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x564d6edb5870_0, 0, 4;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x564d6edb5870_0, 0, 4;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x564d6edb6530_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x564d6edb5870_0, 0, 4;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x564d6edb5870_0, 0, 4;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564d6edb5870_0, 0, 4;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x564d6ed738b0;
T_9 ;
Ewait_4 .event/or E_0x564d6ecd81f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x564d6edb8620_0;
    %store/vec4 v0x564d6edb4550_0, 0, 32;
    %load/vec4 v0x564d6edb75c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0x564d6edb8620_0;
    %store/vec4 v0x564d6edb4550_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x564d6edb6530_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x564d6edb8620_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4550_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x564d6edb8620_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x564d6edb4550_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x564d6edb8620_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x564d6edb4550_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x564d6edb8620_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x564d6edb4550_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x564d6edb6530_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x564d6edb8620_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4550_0, 0, 32;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0x564d6edb8620_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x564d6edb4550_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x564d6edb8620_0;
    %store/vec4 v0x564d6edb4550_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x564d6ed738b0;
T_10 ;
Ewait_5 .event/or E_0x564d6ed262a0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x564d6edb5f70_0;
    %store/vec4 v0x564d6edb4470_0, 0, 32;
    %load/vec4 v0x564d6edb75c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v0x564d6edb5f70_0;
    %store/vec4 v0x564d6edb4470_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x564d6edb6530_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x564d6edb7500_0;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 16777215, 0, 24;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
T_10.11 ;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x564d6edb7500_0;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 1, 15, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 16777215, 0, 24;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
T_10.13 ;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x564d6edb7500_0;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 1, 23, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 16777215, 0, 24;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
T_10.15 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x564d6edb7500_0;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 1, 31, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 16777215, 0, 24;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
T_10.17 ;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x564d6edb6530_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %jmp T_10.20;
T_10.18 ;
    %load/vec4 v0x564d6edb7500_0;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 1, 15, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.21, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
    %jmp T_10.22;
T_10.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
T_10.22 ;
    %jmp T_10.20;
T_10.19 ;
    %load/vec4 v0x564d6edb7500_0;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 1, 31, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.23, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x564d6edb5f70_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564d6edb4470_0, 0, 32;
T_10.24 ;
    %jmp T_10.20;
T_10.20 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x564d6edb5f70_0;
    %store/vec4 v0x564d6edb4470_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x564d6ed738b0;
T_11 ;
Ewait_6 .event/or E_0x564d6ed21ce0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x564d6edb6930_0;
    %load/vec4 v0x564d6edb4bf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x564d6edb53b0_0;
    %store/vec4 v0x564d6edb7f80_0, 0, 4;
    %load/vec4 v0x564d6edb53b0_0;
    %store/vec4 v0x564d6edb8140_0, 0, 4;
    %load/vec4 v0x564d6edb5490_0;
    %store/vec4 v0x564d6edb8220_0, 0, 32;
    %load/vec4 v0x564d6edb5570_0;
    %store/vec4 v0x564d6edb8300_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x564d6edb71e0_0;
    %load/vec4 v0x564d6edb76a0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564d6edb7f80_0, 0, 4;
    %load/vec4 v0x564d6edb4890_0;
    %store/vec4 v0x564d6edb8140_0, 0, 4;
    %load/vec4 v0x564d6edb4470_0;
    %store/vec4 v0x564d6edb8220_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edb8300_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x564d6edb4890_0;
    %store/vec4 v0x564d6edb7f80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564d6edb8140_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d6edb8220_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb8300_0, 0, 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x564d6ed738b0;
T_12 ;
Ewait_7 .event/or E_0x564d6ed23510, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x564d6edb6930_0;
    %load/vec4 v0x564d6edb4bf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x564d6edb4fb0_0;
    %store/vec4 v0x564d6edb62b0_0, 0, 32;
    %load/vec4 v0x564d6edb5230_0;
    %load/vec4 v0x564d6edb5090_0;
    %or;
    %store/vec4 v0x564d6edb6110_0, 0, 1;
    %load/vec4 v0x564d6edb5230_0;
    %store/vec4 v0x564d6edb6470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564d6edb61d0_0, 0, 2;
    %load/vec4 v0x564d6edb5150_0;
    %store/vec4 v0x564d6edb6390_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564d6edb5e90_0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x564d6edb76a0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x564d6edb76a0_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x564d6edb6530_0;
    %store/vec4 v0x564d6edb62b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edb6110_0, 0, 1;
    %load/vec4 v0x564d6edb7840_0;
    %store/vec4 v0x564d6edb6470_0, 0, 1;
    %load/vec4 v0x564d6edb75c0_0;
    %store/vec4 v0x564d6edb61d0_0, 0, 2;
    %load/vec4 v0x564d6edb4550_0;
    %store/vec4 v0x564d6edb6390_0, 0, 32;
    %load/vec4 v0x564d6edb5870_0;
    %store/vec4 v0x564d6edb5e90_0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d6edb62b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb6110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb6470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d6edb61d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d6edb6390_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564d6edb5e90_0, 0, 4;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x564d6ed710c0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb9af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edbb830_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x564d6edba580_0, 0, 4;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x564d6edbaf40_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x564d6edbb9d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edbaa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edbada0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564d6edbac00_0, 0, 2;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x564d6edbb1b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edba3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edba8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edba720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edba7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edbab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edba990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edbacd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edbae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb9300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb93a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb9540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb96e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb9610_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564d6edbb760_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x564d6edb9230_0, 0, 4;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x564d6edb9160_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edbb900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edba4b0_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x564d6edbb420_0, 0, 32;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0x564d6edb9e30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edb9f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edb9a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edb97b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d6edbbaa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d6edbbbe0_0, 0, 32;
    %end;
    .thread T_13, $init;
    .scope S_0x564d6ed710c0;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x564d6edb9af0_0;
    %inv;
    %store/vec4 v0x564d6edb9af0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x564d6ed710c0;
T_15 ;
    %fork t_1, S_0x564d6ed714f0;
    %jmp t_0;
    .scope S_0x564d6ed714f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564d6ed690b0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x564d6ed690b0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 16777216, 0, 32;
    %load/vec4 v0x564d6ed690b0_0;
    %add;
    %ix/getv/s 4, v0x564d6ed690b0_0;
    %store/vec4a v0x564d6edbbb40, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564d6ed690b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564d6ed690b0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_0x564d6ed710c0;
t_0 %join;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d6edbbb40, 4, 0;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 1025, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d6edbbb40, 4, 0;
    %pushi/vec4 2882400001, 0, 32;
    %ix/load 4, 1026, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564d6edbbb40, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x564d6ed710c0;
T_16 ;
    %wait E_0x564d6ed205c0;
    %load/vec4 v0x564d6edb9fd0_0;
    %load/vec4 v0x564d6edb9f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x564d6edba310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x564d6edba240_0;
    %load/vec4 v0x564d6edba170_0;
    %parti/s 14, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564d6edbbb40, 0, 4;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x564d6edba170_0;
    %parti/s 14, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x564d6edbbb40, 4;
    %assign/vec4 v0x564d6edb9e30_0, 0;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x564d6ed710c0;
T_17 ;
    %vpi_call/w 3 303 "$dumpfile", "memory_test.vcd" {0 0 0};
    %vpi_call/w 3 304 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564d6ed710c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6edbb830_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564d6ed205c0;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6edbb830_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_17.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.3, 5;
    %jmp/1 T_17.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564d6ed205c0;
    %jmp T_17.2;
T_17.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 312 "$display", "=== ARM7TDMI Memory Unit Test ===\012" {0 0 0};
    %vpi_call/w 3 315 "$display", "=== Word Load Tests ===" {0 0 0};
    %pushi/str "LDR R1, [0x1000]";
    %store/str v0x564d6edb2890_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x564d6ed68000_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564d6edb27b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6ed60d00_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x564d6ed60ac0_0, 0, 32;
    %fork TD_memory_test.test_load_operation, S_0x564d6ed730e0;
    %join;
    %pushi/str "LDR R2, [0x1004]";
    %store/str v0x564d6edb2890_0;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x564d6ed68000_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564d6edb27b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6ed60d00_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x564d6ed60ac0_0, 0, 32;
    %fork TD_memory_test.test_load_operation, S_0x564d6ed730e0;
    %join;
    %vpi_call/w 3 320 "$display", "=== Halfword Load Tests ===" {0 0 0};
    %pushi/str "LDRH R3, [0x1000]";
    %store/str v0x564d6edb2890_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x564d6ed68000_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564d6edb27b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6ed60d00_0, 0, 1;
    %pushi/vec4 48879, 0, 32;
    %store/vec4 v0x564d6ed60ac0_0, 0, 32;
    %fork TD_memory_test.test_load_operation, S_0x564d6ed730e0;
    %join;
    %pushi/str "LDRSH R4, [0x1002]";
    %store/str v0x564d6edb2890_0;
    %pushi/vec4 4098, 0, 32;
    %store/vec4 v0x564d6ed68000_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564d6edb27b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6ed60d00_0, 0, 1;
    %pushi/vec4 4294958765, 0, 32;
    %store/vec4 v0x564d6ed60ac0_0, 0, 32;
    %fork TD_memory_test.test_load_operation, S_0x564d6ed730e0;
    %join;
    %vpi_call/w 3 325 "$display", "=== Byte Load Tests ===" {0 0 0};
    %pushi/str "LDRB R5, [0x1000]";
    %store/str v0x564d6edb2890_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x564d6ed68000_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d6edb27b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564d6ed60d00_0, 0, 1;
    %pushi/vec4 239, 0, 32;
    %store/vec4 v0x564d6ed60ac0_0, 0, 32;
    %fork TD_memory_test.test_load_operation, S_0x564d6ed730e0;
    %join;
    %pushi/str "LDRSB R6, [0x1003]";
    %store/str v0x564d6edb2890_0;
    %pushi/vec4 4099, 0, 32;
    %store/vec4 v0x564d6ed68000_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d6edb27b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564d6ed60d00_0, 0, 1;
    %pushi/vec4 4294967262, 0, 32;
    %store/vec4 v0x564d6ed60ac0_0, 0, 32;
    %fork TD_memory_test.test_load_operation, S_0x564d6ed730e0;
    %join;
    %vpi_call/w 3 330 "$display", "=== Store Tests ===" {0 0 0};
    %pushi/str "STR R7, [0x2000]";
    %store/str v0x564d6edb2c90_0;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x564d6edb29f0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564d6edb2bd0_0, 0, 2;
    %pushi/vec4 4277009102, 0, 32;
    %store/vec4 v0x564d6edb2af0_0, 0, 32;
    %fork TD_memory_test.test_store_operation, S_0x564d6ed734b0;
    %join;
    %pushi/str "STRH R8, [0x2004]";
    %store/str v0x564d6edb2c90_0;
    %pushi/vec4 8196, 0, 32;
    %store/vec4 v0x564d6edb29f0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564d6edb2bd0_0, 0, 2;
    %pushi/vec4 51966, 0, 32;
    %store/vec4 v0x564d6edb2af0_0, 0, 32;
    %fork TD_memory_test.test_store_operation, S_0x564d6ed734b0;
    %join;
    %pushi/str "STRB R9, [0x2006]";
    %store/str v0x564d6edb2c90_0;
    %pushi/vec4 8198, 0, 32;
    %store/vec4 v0x564d6edb29f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564d6edb2bd0_0, 0, 2;
    %pushi/vec4 190, 0, 32;
    %store/vec4 v0x564d6edb2af0_0, 0, 32;
    %fork TD_memory_test.test_store_operation, S_0x564d6ed734b0;
    %join;
    %vpi_call/w 3 336 "$display", "=== Alignment Fault Tests ===" {0 0 0};
    %pushi/str "Misaligned word access";
    %store/str v0x564d6ed65090_0;
    %pushi/vec4 4097, 0, 32;
    %store/vec4 v0x564d6ed6cd90_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564d6ed64a10_0, 0, 2;
    %fork TD_memory_test.test_alignment_fault, S_0x564d6ed72110;
    %join;
    %pushi/str "Misaligned halfword access";
    %store/str v0x564d6ed65090_0;
    %pushi/vec4 4097, 0, 32;
    %store/vec4 v0x564d6ed6cd90_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564d6ed64a10_0, 0, 2;
    %fork TD_memory_test.test_alignment_fault, S_0x564d6ed72110;
    %join;
    %vpi_call/w 3 341 "$display", "=== Cache Interface Test ===" {0 0 0};
    %vpi_call/w 3 342 "$display", "Cache Enable: %b", v0x564d6edb9880_0 {0 0 0};
    %vpi_call/w 3 343 "$display", "Cache Flush: %b", v0x564d6edb9950_0 {0 0 0};
    %load/vec4 v0x564d6edb9880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564d6edbbbe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564d6edbbbe0_0, 0, 32;
    %vpi_call/w 3 346 "$display", "\342\234\205 PASS - Cache interface working" {0 0 0};
T_17.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564d6edbbaa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564d6edbbaa0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_17.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.7, 5;
    %jmp/1 T_17.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564d6ed205c0;
    %jmp T_17.6;
T_17.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 352 "$display", "=== Test Results ===" {0 0 0};
    %vpi_call/w 3 353 "$display", "Tests Run: %d", v0x564d6edbbaa0_0 {0 0 0};
    %vpi_call/w 3 354 "$display", "Tests Passed: %d", v0x564d6edbbbe0_0 {0 0 0};
    %load/vec4 v0x564d6edbbbe0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x564d6edbbaa0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 355 "$display", "Pass Rate: %.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x564d6edbbbe0_0;
    %load/vec4 v0x564d6edbbaa0_0;
    %cmp/e;
    %jmp/0xz  T_17.8, 4;
    %vpi_call/w 3 358 "$display", "\342\234\205 ALL MEMORY TESTS PASSED!" {0 0 0};
    %jmp T_17.9;
T_17.8 ;
    %vpi_call/w 3 360 "$display", "\342\235\214 SOME MEMORY TESTS FAILED" {0 0 0};
T_17.9 ;
    %vpi_call/w 3 363 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x564d6ed710c0;
T_18 ;
    %delay 100000000, 0;
    %vpi_call/w 3 369 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 370 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "memory_test.sv";
    "../rtl/arm7tdmi_memory.sv";
