/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/AG.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/ALU.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/DE.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/FETCH.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/MR.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/MW.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/adder.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/and.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/bsf32.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/dff.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/dummy_mem.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/full_adder.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/mem_dep_logic.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/mux.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/or.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/priority_encoder.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/processor.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/reg_dep_logic.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/regfile.v
/home/ecelrc/students/sjensen/spring_2020/microarchitecture/hw/xor.v
/home/projects/courses/spring_20/ee382n-19/20s.382N/lib/lib1
/home/projects/courses/spring_20/ee382n-19/20s.382N/lib/lib2
/home/projects/courses/spring_20/ee382n-19/20s.382N/lib/lib3
/home/projects/courses/spring_20/ee382n-19/20s.382N/lib/lib4
/home/projects/courses/spring_20/ee382n-19/20s.382N/lib/lib5
/home/projects/courses/spring_20/ee382n-19/20s.382N/lib/lib6
/home/projects/courses/spring_20/ee382n-19/20s.382N/lib/time
