Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 13 23:03:02 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: design_1_i/big_ben_0/inst/out_click_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/clocker_0/inst/out_bclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 97 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.119      -27.326                     14                  163        0.033        0.000                      0                  163        3.000        0.000                       0                   105  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clk_pin                         {0.000 5.000}      10.000          100.000         
  clk_100_design_1_clk_wiz_0_0_1    {0.000 5.000}      10.000          100.000         
  clk_12288_design_1_clk_wiz_0_0_1  {0.000 40.690}     81.379          12.288          
  clkfbout_design_1_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         
sys_clock                           {0.000 5.000}      10.000          100.000         
  clk_100_design_1_clk_wiz_0_0      {0.000 5.000}      10.000          100.000         
  clk_12288_design_1_clk_wiz_0_0    {0.000 40.690}     81.379          12.288          
  clkfbout_design_1_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0_1          6.133        0.000                      0                   79        0.115        0.000                      0                   79        4.500        0.000                       0                    49  
  clk_12288_design_1_clk_wiz_0_0_1       78.445        0.000                      0                   84        0.173        0.000                      0                   84       40.190        0.000                       0                    52  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0            6.132        0.000                      0                   79        0.115        0.000                      0                   79        4.500        0.000                       0                    49  
  clk_12288_design_1_clk_wiz_0_0         78.441        0.000                      0                   84        0.173        0.000                      0                   84       40.190        0.000                       0                    52  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_design_1_clk_wiz_0_0      clk_100_design_1_clk_wiz_0_0_1          6.132        0.000                      0                   79        0.033        0.000                      0                   79  
clk_100_design_1_clk_wiz_0_0_1    clk_12288_design_1_clk_wiz_0_0_1       -2.116      -27.278                     14                   14        0.084        0.000                      0                   14  
clk_100_design_1_clk_wiz_0_0      clk_12288_design_1_clk_wiz_0_0_1       -2.116      -27.278                     14                   14        0.084        0.000                      0                   14  
clk_12288_design_1_clk_wiz_0_0    clk_12288_design_1_clk_wiz_0_0_1       78.441        0.000                      0                   84        0.056        0.000                      0                   84  
clk_100_design_1_clk_wiz_0_0_1    clk_100_design_1_clk_wiz_0_0            6.132        0.000                      0                   79        0.033        0.000                      0                   79  
clk_100_design_1_clk_wiz_0_0_1    clk_12288_design_1_clk_wiz_0_0         -2.119      -27.326                     14                   14        0.081        0.000                      0                   14  
clk_12288_design_1_clk_wiz_0_0_1  clk_12288_design_1_clk_wiz_0_0         78.441        0.000                      0                   84        0.056        0.000                      0                   84  
clk_100_design_1_clk_wiz_0_0      clk_12288_design_1_clk_wiz_0_0         -2.119      -27.326                     14                   14        0.081        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[0]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.080     9.048    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.080     9.048    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.080     9.048    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[2]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.080     9.048    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/audio_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.064ns (28.286%)  route 2.698ns (71.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/square_sampler_0/inst/i_reg[14]/Q
                         net (fo=5, routed)           1.277     0.887    design_1_i/square_sampler_0/inst/i_reg[14]
    SLICE_X4Y95          LUT4 (Prop_lut4_I3_O)        0.152     1.039 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_4/O
                         net (fo=1, routed)           0.824     1.863    design_1_i/square_sampler_0/inst/audio_data[15]_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.332     2.195 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_2/O
                         net (fo=2, routed)           0.596     2.792    design_1_i/square_sampler_0/inst/audio_data[15]_i_2_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I2_O)        0.124     2.916 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.916    design_1_i/square_sampler_0/inst/audio_data[15]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.506     8.554    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.564     9.118    
                         clock uncertainty           -0.080     9.038    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029     9.067    design_1_i/square_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.080     9.141    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.712    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.080     9.141    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.712    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.080     9.141    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.712    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.539%)  route 2.565ns (78.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.602     2.423    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.504     8.552    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.080     9.049    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429     8.620    design_1_i/square_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.197    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.539%)  route 2.565ns (78.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.602     2.423    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.504     8.552    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[13]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.080     9.049    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429     8.620    design_1_i/square_sampler_0/inst/i_reg[13]
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.407ns (71.162%)  route 0.165ns (28.838%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.015 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.015    design_1_i/big_ben_0/inst/data0[9]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.418ns (71.706%)  route 0.165ns (28.294%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.026 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.026    design_1_i/big_ben_0/inst/data0[11]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.443ns (72.869%)  route 0.165ns (27.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.051 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    design_1_i/big_ben_0/inst/data0[10]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.443ns (72.869%)  route 0.165ns (27.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.051 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.051    design_1_i/big_ben_0/inst/data0[12]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.446ns (73.003%)  route 0.165ns (26.997%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.054 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.054    design_1_i/big_ben_0/inst/data0[13]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.940    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.457ns (73.480%)  route 0.165ns (26.520%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.065 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.065    design_1_i/big_ben_0/inst/data0[15]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.977    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.482ns (74.505%)  route 0.165ns (25.495%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.090 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.090    design_1_i/big_ben_0/inst/data0[14]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.248    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X5Y98          LUT1 (Prop_lut1_I0_O)        0.042    -0.206 r  design_1_i/big_ben_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    design_1_i/big_ben_0/inst/freq_counter_1[0]
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861    -0.794    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.105    -0.452    design_1_i/big_ben_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y98      design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y95      design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y95      design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y98      design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y98      design_1_i/big_ben_0/inst/freq_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.445ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.642ns (25.601%)  route 1.866ns (74.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.924     1.665    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.110    design_1_i/driver_output_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                         80.110    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 78.445    

Slack (MET) :             78.530ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.642ns (26.115%)  route 1.816ns (73.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.874     1.615    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X8Y94          FDRE (Setup_fdre_C_CE)      -0.169    80.146    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                          -1.615    
  -------------------------------------------------------------------
                         slack                                 78.530    

Slack (MET) :             78.595ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.110    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                         80.110    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.595    

Slack (MET) :             78.595ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.110    design_1_i/driver_output_0/inst/out_pdata_reg[21]
  -------------------------------------------------------------------
                         required time                         80.110    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.595    

Slack (MET) :             78.595ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.110    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         80.110    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.595    

Slack (MET) :             78.670ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.146    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.670    

Slack (MET) :             78.670ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.146    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.670    

Slack (MET) :             78.670ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.146    design_1_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.670    

Slack (MET) :             78.670ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.146    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.670    

Slack (MET) :             78.681ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.642ns (27.809%)  route 1.667ns (72.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.724     1.466    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.438    79.865    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.114    80.316    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.147    design_1_i/driver_output_0/inst/out_pdata_reg[23]
  -------------------------------------------------------------------
                         required time                         80.147    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                 78.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/Q
                         net (fo=1, routed)           0.095    -0.320    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[2]
    SLICE_X3Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.275 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092    -0.448    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/Q
                         net (fo=1, routed)           0.122    -0.322    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[28]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.277 r  design_1_i/driver_output_0/inst/out_pdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/driver_output_0/inst/out_pdata[29]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.251    -0.572    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.121    -0.451    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/Q
                         net (fo=1, routed)           0.108    -0.313    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[29]
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  design_1_i/driver_output_0/inst/out_pdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/driver_output_0/inst/out_pdata[30]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.833    -0.822    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.254    -0.568    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.447    design_1_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.219%)  route 0.099ns (34.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/clocker_0/inst/in_12288
    SLICE_X0Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.099    -0.317    design_1_i/clocker_0/inst/bclk_divider[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.272 r  design_1_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.794    design_1_i/clocker_0/inst/in_12288
    SLICE_X1Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.544    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    -0.453    design_1_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.563    -0.584    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/Q
                         net (fo=1, routed)           0.110    -0.310    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[23]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  design_1_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.121    -0.448    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.309    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.449    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -1.006    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.140    -0.304    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  design_1_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.251    -0.572    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.120    -0.452    design_1_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.103%)  route 0.107ns (33.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/Q
                         net (fo=1, routed)           0.107    -0.314    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[19]
    SLICE_X9Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  design_1_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091    -0.478    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/Q
                         net (fo=1, routed)           0.137    -0.284    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[25]
    SLICE_X8Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.239 r  design_1_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/driver_output_0/inst/out_pdata[26]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.121    -0.448    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y13     design_1_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X1Y97      design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X1Y97      design_1_i/driver_output_0/inst/out_sdata_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X1Y91      design_1_i/clocker_0/inst/out_bclock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y95      design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y94      design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y95      design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y95      design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      design_1_i/clocker_0/inst/bclk_divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      design_1_i/clocker_0/inst/bclk_divider_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[0]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[2]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/audio_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.064ns (28.286%)  route 2.698ns (71.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/square_sampler_0/inst/i_reg[14]/Q
                         net (fo=5, routed)           1.277     0.887    design_1_i/square_sampler_0/inst/i_reg[14]
    SLICE_X4Y95          LUT4 (Prop_lut4_I3_O)        0.152     1.039 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_4/O
                         net (fo=1, routed)           0.824     1.863    design_1_i/square_sampler_0/inst/audio_data[15]_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.332     2.195 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_2/O
                         net (fo=2, routed)           0.596     2.792    design_1_i/square_sampler_0/inst/audio_data[15]_i_2_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I2_O)        0.124     2.916 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.916    design_1_i/square_sampler_0/inst/audio_data[15]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.506     8.554    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.564     9.118    
                         clock uncertainty           -0.081     9.037    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029     9.066    design_1_i/square_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.081     9.140    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.711    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.081     9.140    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.711    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.081     9.140    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.711    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.539%)  route 2.565ns (78.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.602     2.423    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.504     8.552    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.539%)  route 2.565ns (78.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.602     2.423    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.504     8.552    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[13]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[13]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.407ns (71.162%)  route 0.165ns (28.838%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.015 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.015    design_1_i/big_ben_0/inst/data0[9]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.418ns (71.706%)  route 0.165ns (28.294%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.026 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.026    design_1_i/big_ben_0/inst/data0[11]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.443ns (72.869%)  route 0.165ns (27.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.051 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    design_1_i/big_ben_0/inst/data0[10]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.443ns (72.869%)  route 0.165ns (27.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.051 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.051    design_1_i/big_ben_0/inst/data0[12]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.446ns (73.003%)  route 0.165ns (26.997%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.054 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.054    design_1_i/big_ben_0/inst/data0[13]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.940    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.457ns (73.480%)  route 0.165ns (26.520%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.065 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.065    design_1_i/big_ben_0/inst/data0[15]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.977    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.482ns (74.505%)  route 0.165ns (25.495%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.090 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.090    design_1_i/big_ben_0/inst/data0[14]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.100    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.248    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X5Y98          LUT1 (Prop_lut1_I0_O)        0.042    -0.206 r  design_1_i/big_ben_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    design_1_i/big_ben_0/inst/freq_counter_1[0]
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861    -0.794    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.105    -0.452    design_1_i/big_ben_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y98      design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y95      design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y95      design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y100     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y98      design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y98      design_1_i/big_ben_0/inst/freq_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       78.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.441ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.642ns (25.601%)  route 1.866ns (74.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.924     1.665    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 78.441    

Slack (MET) :             78.527ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.642ns (26.115%)  route 1.816ns (73.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.874     1.615    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y94          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.615    
  -------------------------------------------------------------------
                         slack                                 78.527    

Slack (MET) :             78.591ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.591    

Slack (MET) :             78.591ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[21]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.591    

Slack (MET) :             78.591ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.591    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.678ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.642ns (27.809%)  route 1.667ns (72.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.724     1.466    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.438    79.865    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.117    80.312    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.143    design_1_i/driver_output_0/inst/out_pdata_reg[23]
  -------------------------------------------------------------------
                         required time                         80.143    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                 78.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/Q
                         net (fo=1, routed)           0.095    -0.320    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[2]
    SLICE_X3Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.275 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092    -0.448    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/Q
                         net (fo=1, routed)           0.122    -0.322    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[28]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.277 r  design_1_i/driver_output_0/inst/out_pdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/driver_output_0/inst/out_pdata[29]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.251    -0.572    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.121    -0.451    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/Q
                         net (fo=1, routed)           0.108    -0.313    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[29]
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  design_1_i/driver_output_0/inst/out_pdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/driver_output_0/inst/out_pdata[30]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.833    -0.822    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.254    -0.568    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.447    design_1_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.219%)  route 0.099ns (34.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/clocker_0/inst/in_12288
    SLICE_X0Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.099    -0.317    design_1_i/clocker_0/inst/bclk_divider[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.272 r  design_1_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.794    design_1_i/clocker_0/inst/in_12288
    SLICE_X1Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.544    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    -0.453    design_1_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.563    -0.584    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/Q
                         net (fo=1, routed)           0.110    -0.310    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[23]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  design_1_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.121    -0.448    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.309    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.449    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -1.006    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.140    -0.304    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  design_1_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.251    -0.572    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.120    -0.452    design_1_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.103%)  route 0.107ns (33.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/Q
                         net (fo=1, routed)           0.107    -0.314    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[19]
    SLICE_X9Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  design_1_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091    -0.478    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/Q
                         net (fo=1, routed)           0.137    -0.284    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[25]
    SLICE_X8Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.239 r  design_1_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/driver_output_0/inst/out_pdata[26]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.121    -0.448    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y13     design_1_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X1Y97      design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X1Y97      design_1_i/driver_output_0/inst/out_sdata_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X1Y91      design_1_i/clocker_0/inst/out_bclock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y95      design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y94      design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y95      design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y95      design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      design_1_i/clocker_0/inst/bclk_divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      design_1_i/clocker_0/inst/bclk_divider_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[0]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[2]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/audio_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.064ns (28.286%)  route 2.698ns (71.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/square_sampler_0/inst/i_reg[14]/Q
                         net (fo=5, routed)           1.277     0.887    design_1_i/square_sampler_0/inst/i_reg[14]
    SLICE_X4Y95          LUT4 (Prop_lut4_I3_O)        0.152     1.039 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_4/O
                         net (fo=1, routed)           0.824     1.863    design_1_i/square_sampler_0/inst/audio_data[15]_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.332     2.195 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_2/O
                         net (fo=2, routed)           0.596     2.792    design_1_i/square_sampler_0/inst/audio_data[15]_i_2_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I2_O)        0.124     2.916 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.916    design_1_i/square_sampler_0/inst/audio_data[15]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.506     8.554    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.564     9.118    
                         clock uncertainty           -0.081     9.037    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029     9.066    design_1_i/square_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.081     9.140    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.711    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.081     9.140    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.711    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.081     9.140    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.711    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.539%)  route 2.565ns (78.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.602     2.423    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.504     8.552    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.539%)  route 2.565ns (78.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.602     2.423    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.504     8.552    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[13]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[13]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.407ns (71.162%)  route 0.165ns (28.838%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.015 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.015    design_1_i/big_ben_0/inst/data0[9]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.418ns (71.706%)  route 0.165ns (28.294%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.026 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.026    design_1_i/big_ben_0/inst/data0[11]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.443ns (72.869%)  route 0.165ns (27.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.051 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    design_1_i/big_ben_0/inst/data0[10]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.443ns (72.869%)  route 0.165ns (27.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.051 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.051    design_1_i/big_ben_0/inst/data0[12]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.446ns (73.003%)  route 0.165ns (26.997%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.054 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.054    design_1_i/big_ben_0/inst/data0[13]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.858    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.457ns (73.480%)  route 0.165ns (26.520%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.065 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.065    design_1_i/big_ben_0/inst/data0[15]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.895    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.482ns (74.505%)  route 0.165ns (25.495%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.090 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.090    design_1_i/big_ben_0/inst/data0[14]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.248    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X5Y98          LUT1 (Prop_lut1_I0_O)        0.042    -0.206 r  design_1_i/big_ben_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    design_1_i/big_ben_0/inst/freq_counter_1[0]
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861    -0.794    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.081    -0.476    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.105    -0.371    design_1_i/big_ben_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -2.116ns,  Total Violation      -27.278ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.116ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.054ns  (logic 0.580ns (28.234%)  route 1.474ns (71.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.474  1791.087    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.211 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000  1791.211    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.211    
  -------------------------------------------------------------------
                         slack                                 -2.116    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.042ns  (logic 0.580ns (28.407%)  route 1.462ns (71.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.462  1791.075    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.199 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000  1791.199    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.199    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.049ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.988ns  (logic 0.580ns (29.180%)  route 1.408ns (70.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.408  1791.021    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.145 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000  1791.145    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.145    
  -------------------------------------------------------------------
                         slack                                 -2.049    

Slack (VIOLATED) :        -1.991ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.087%)  route 1.348ns (69.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.348  1790.961    design_1_i/driver_output_0/inst/in_data_r[7]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.085 r  design_1_i/driver_output_0/inst/out_pdata[7]_i_1/O
                         net (fo=1, routed)           0.000  1791.085    design_1_i/driver_output_0/inst/out_pdata[7]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[7]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029  1789.094    design_1_i/driver_output_0/inst/out_pdata_reg[7]
  -------------------------------------------------------------------
                         required time                       1789.094    
                         arrival time                       -1791.085    
  -------------------------------------------------------------------
                         slack                                 -1.991    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.943ns  (logic 0.574ns (29.544%)  route 1.369ns (70.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.369  1790.982    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.118  1791.100 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000  1791.100    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.075  1789.140    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.140    
                         arrival time                       -1791.100    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.950ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.694%)  route 1.310ns (69.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.310  1790.923    design_1_i/driver_output_0/inst/in_data_r[6]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.047 r  design_1_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000  1791.047    design_1_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.032  1789.097    design_1_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.097    
                         arrival time                       -1791.047    
  -------------------------------------------------------------------
                         slack                                 -1.950    

Slack (VIOLATED) :        -1.946ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.775%)  route 1.305ns (69.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.305  1790.918    design_1_i/driver_output_0/inst/in_data_r[5]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.042 r  design_1_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000  1791.042    design_1_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.042    
  -------------------------------------------------------------------
                         slack                                 -1.946    

Slack (VIOLATED) :        -1.930ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.036%)  route 1.289ns (68.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.289  1790.902    design_1_i/driver_output_0/inst/in_data_r[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.026 r  design_1_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000  1791.026    design_1_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.026    
  -------------------------------------------------------------------
                         slack                                 -1.930    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.120%)  route 1.284ns (68.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.284  1790.897    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.021 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000  1791.021    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.021    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.914ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.854ns  (logic 0.580ns (31.286%)  route 1.274ns (68.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.274  1790.887    design_1_i/driver_output_0/inst/in_data_r[11]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.011 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000  1791.011    design_1_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032  1789.097    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                       1789.097    
                         arrival time                       -1791.011    
  -------------------------------------------------------------------
                         slack                                 -1.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.562%)  route 0.542ns (74.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.542     0.127    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.172 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.172    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.366%)  route 0.547ns (74.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.547     0.132    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.177 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.177    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.315%)  route 0.549ns (74.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.549     0.134    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.179 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.606%)  route 0.570ns (75.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.570     0.155    design_1_i/driver_output_0/inst/in_data_r[14]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.200 r  design_1_i/driver_output_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.200    design_1_i/driver_output_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.091     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.316%)  route 0.579ns (75.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.579     0.164    design_1_i/driver_output_0/inst/in_data_r[9]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.209 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.209    design_1_i/driver_output_0/inst/out_pdata[9]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.858%)  route 0.594ns (76.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=2, routed)           0.594     0.179    design_1_i/driver_output_0/inst/in_data_r[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.045     0.224 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.224    design_1_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.091     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.607%)  route 0.602ns (76.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.602     0.187    design_1_i/driver_output_0/inst/in_data_r[11]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.232 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.232    design_1_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.433%)  route 0.608ns (76.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.608     0.193    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.238 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.238    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.189ns (22.885%)  route 0.637ns (77.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.637     0.222    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.048     0.270 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.270    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107     0.102    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.799%)  route 0.630ns (77.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.630     0.215    design_1_i/driver_output_0/inst/in_data_r[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.260 r  design_1_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.260    design_1_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -2.116ns,  Total Violation      -27.278ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.116ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.054ns  (logic 0.580ns (28.234%)  route 1.474ns (71.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.474  1791.087    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.211 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000  1791.211    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.211    
  -------------------------------------------------------------------
                         slack                                 -2.116    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.042ns  (logic 0.580ns (28.407%)  route 1.462ns (71.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.462  1791.075    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.199 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000  1791.199    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.199    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.049ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.988ns  (logic 0.580ns (29.180%)  route 1.408ns (70.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.408  1791.021    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.145 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000  1791.145    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.145    
  -------------------------------------------------------------------
                         slack                                 -2.049    

Slack (VIOLATED) :        -1.991ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.087%)  route 1.348ns (69.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.348  1790.961    design_1_i/driver_output_0/inst/in_data_r[7]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.085 r  design_1_i/driver_output_0/inst/out_pdata[7]_i_1/O
                         net (fo=1, routed)           0.000  1791.085    design_1_i/driver_output_0/inst/out_pdata[7]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[7]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029  1789.094    design_1_i/driver_output_0/inst/out_pdata_reg[7]
  -------------------------------------------------------------------
                         required time                       1789.094    
                         arrival time                       -1791.085    
  -------------------------------------------------------------------
                         slack                                 -1.991    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.943ns  (logic 0.574ns (29.544%)  route 1.369ns (70.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.369  1790.982    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.118  1791.100 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000  1791.100    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.075  1789.140    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.140    
                         arrival time                       -1791.100    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.950ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.694%)  route 1.310ns (69.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.310  1790.923    design_1_i/driver_output_0/inst/in_data_r[6]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.047 r  design_1_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000  1791.047    design_1_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.032  1789.097    design_1_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.097    
                         arrival time                       -1791.047    
  -------------------------------------------------------------------
                         slack                                 -1.950    

Slack (VIOLATED) :        -1.946ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.775%)  route 1.305ns (69.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.305  1790.918    design_1_i/driver_output_0/inst/in_data_r[5]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.042 r  design_1_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000  1791.042    design_1_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.042    
  -------------------------------------------------------------------
                         slack                                 -1.946    

Slack (VIOLATED) :        -1.930ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.036%)  route 1.289ns (68.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.289  1790.902    design_1_i/driver_output_0/inst/in_data_r[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.026 r  design_1_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000  1791.026    design_1_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.026    
  -------------------------------------------------------------------
                         slack                                 -1.930    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.120%)  route 1.284ns (68.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.284  1790.897    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.021 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000  1791.021    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.031  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.021    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.914ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.854ns  (logic 0.580ns (31.286%)  route 1.274ns (68.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.274  1790.887    design_1_i/driver_output_0/inst/in_data_r[11]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.011 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000  1791.011    design_1_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032  1789.097    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                       1789.097    
                         arrival time                       -1791.011    
  -------------------------------------------------------------------
                         slack                                 -1.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.562%)  route 0.542ns (74.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.542     0.127    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.172 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.172    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.366%)  route 0.547ns (74.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.547     0.132    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.177 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.177    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.315%)  route 0.549ns (74.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.549     0.134    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.179 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.606%)  route 0.570ns (75.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.570     0.155    design_1_i/driver_output_0/inst/in_data_r[14]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.200 r  design_1_i/driver_output_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.200    design_1_i/driver_output_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.091     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.316%)  route 0.579ns (75.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.579     0.164    design_1_i/driver_output_0/inst/in_data_r[9]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.209 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.209    design_1_i/driver_output_0/inst/out_pdata[9]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.858%)  route 0.594ns (76.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=2, routed)           0.594     0.179    design_1_i/driver_output_0/inst/in_data_r[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.045     0.224 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.224    design_1_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.091     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.607%)  route 0.602ns (76.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.602     0.187    design_1_i/driver_output_0/inst/in_data_r[11]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.232 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.232    design_1_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.433%)  route 0.608ns (76.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.608     0.193    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.238 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.238    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.189ns (22.885%)  route 0.637ns (77.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.637     0.222    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.048     0.270 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.270    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107     0.102    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.799%)  route 0.630ns (77.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.630     0.215    design_1_i/driver_output_0/inst/in_data_r[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.260 r  design_1_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.260    design_1_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.441ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.642ns (25.601%)  route 1.866ns (74.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.924     1.665    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 78.441    

Slack (MET) :             78.527ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.642ns (26.115%)  route 1.816ns (73.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.874     1.615    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y94          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.615    
  -------------------------------------------------------------------
                         slack                                 78.527    

Slack (MET) :             78.591ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.591    

Slack (MET) :             78.591ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[21]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.591    

Slack (MET) :             78.591ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.591    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.678ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.642ns (27.809%)  route 1.667ns (72.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.724     1.466    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.438    79.865    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.117    80.312    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.143    design_1_i/driver_output_0/inst/out_pdata_reg[23]
  -------------------------------------------------------------------
                         required time                         80.143    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                 78.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/Q
                         net (fo=1, routed)           0.095    -0.320    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[2]
    SLICE_X3Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.275 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.117    -0.423    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092    -0.331    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/Q
                         net (fo=1, routed)           0.122    -0.322    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[28]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.277 r  design_1_i/driver_output_0/inst/out_pdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/driver_output_0/inst/out_pdata[29]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.117    -0.455    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.121    -0.334    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/Q
                         net (fo=1, routed)           0.108    -0.313    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[29]
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  design_1_i/driver_output_0/inst/out_pdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/driver_output_0/inst/out_pdata[30]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.833    -0.822    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.117    -0.451    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.330    design_1_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.219%)  route 0.099ns (34.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/clocker_0/inst/in_12288
    SLICE_X0Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.099    -0.317    design_1_i/clocker_0/inst/bclk_divider[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.272 r  design_1_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.794    design_1_i/clocker_0/inst/in_12288
    SLICE_X1Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.117    -0.427    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    -0.336    design_1_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.563    -0.584    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/Q
                         net (fo=1, routed)           0.110    -0.310    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[23]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  design_1_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.121    -0.331    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.309    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.332    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.117    -0.883    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -0.889    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.140    -0.304    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  design_1_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.117    -0.455    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.120    -0.335    design_1_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.103%)  route 0.107ns (33.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/Q
                         net (fo=1, routed)           0.107    -0.314    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[19]
    SLICE_X9Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  design_1_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091    -0.361    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/Q
                         net (fo=1, routed)           0.137    -0.284    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[25]
    SLICE_X8Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.239 r  design_1_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/driver_output_0/inst/out_pdata[26]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.121    -0.331    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[0]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[2]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.665     2.486    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.503     8.551    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y92          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
                         clock pessimism              0.577     9.128    
                         clock uncertainty           -0.081     9.047    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429     8.618    design_1_i/square_sampler_0/inst/i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/audio_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.064ns (28.286%)  route 2.698ns (71.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/square_sampler_0/inst/i_reg[14]/Q
                         net (fo=5, routed)           1.277     0.887    design_1_i/square_sampler_0/inst/i_reg[14]
    SLICE_X4Y95          LUT4 (Prop_lut4_I3_O)        0.152     1.039 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_4/O
                         net (fo=1, routed)           0.824     1.863    design_1_i/square_sampler_0/inst/audio_data[15]_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.332     2.195 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_2/O
                         net (fo=2, routed)           0.596     2.792    design_1_i/square_sampler_0/inst/audio_data[15]_i_2_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I2_O)        0.124     2.916 r  design_1_i/square_sampler_0/inst/audio_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.916    design_1_i/square_sampler_0/inst/audio_data[15]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.506     8.554    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.564     9.118    
                         clock uncertainty           -0.081     9.037    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029     9.066    design_1_i/square_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.081     9.140    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.711    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.081     9.140    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.711    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.698%)  route 2.697ns (79.302%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 8.729 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.622    -0.845    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y99          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]/Q
                         net (fo=2, routed)           1.156     0.767    design_1_i/big_ben_0/inst/freq_counter[8]
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.753     1.645    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X5Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.769 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.788     2.556    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680     8.729    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.493     9.221    
                         clock uncertainty           -0.081     9.140    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429     8.711    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.539%)  route 2.565ns (78.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.602     2.423    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.504     8.552    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.539%)  route 2.565ns (78.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.846    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/square_sampler_0/inst/i_reg[16]/Q
                         net (fo=4, routed)           0.985     0.595    design_1_i/square_sampler_0/inst/i_reg[16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     0.719 f  design_1_i/square_sampler_0/inst/audio_data[2]_i_4/O
                         net (fo=2, routed)           0.978     1.697    design_1_i/square_sampler_0/inst/audio_data[2]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     1.821 r  design_1_i/square_sampler_0/inst/i[0]_i_1/O
                         net (fo=18, routed)          0.602     2.423    design_1_i/square_sampler_0/inst/clear
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.504     8.552    design_1_i/square_sampler_0/inst/click
    SLICE_X5Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[13]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X5Y95          FDRE (Setup_fdre_C_R)       -0.429     8.619    design_1_i/square_sampler_0/inst/i_reg[13]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.407ns (71.162%)  route 0.165ns (28.838%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.015 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.015    design_1_i/big_ben_0/inst/data0[9]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.418ns (71.706%)  route 0.165ns (28.294%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.026 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.026    design_1_i/big_ben_0/inst/data0[11]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.443ns (72.869%)  route 0.165ns (27.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.051 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    design_1_i/big_ben_0/inst/data0[10]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.443ns (72.869%)  route 0.165ns (27.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.051 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.051    design_1_i/big_ben_0/inst/data0[12]
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y100         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.446ns (73.003%)  route 0.165ns (26.997%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.054 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.054    design_1_i/big_ben_0/inst/data0[13]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.858    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.457ns (73.480%)  route 0.165ns (26.520%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.065 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.065    design_1_i/big_ben_0/inst/data0[15]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.895    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.482ns (74.505%)  route 0.165ns (25.495%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.164    -0.252    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.079 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.039    design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.000 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.090 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.090    design_1_i/big_ben_0/inst/data0[14]
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.947    -0.708    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X7Y101         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.081    -0.123    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.018    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.557    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.248    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X5Y98          LUT1 (Prop_lut1_I0_O)        0.042    -0.206 r  design_1_i/big_ben_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    design_1_i/big_ben_0/inst/freq_counter_1[0]
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861    -0.794    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X5Y98          FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.081    -0.476    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.105    -0.371    design_1_i/big_ben_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :           14  Failing Endpoints,  Worst Slack       -2.119ns,  Total Violation      -27.326ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.054ns  (logic 0.580ns (28.234%)  route 1.474ns (71.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.474  1791.087    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.211 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000  1791.211    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.211    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.042ns  (logic 0.580ns (28.407%)  route 1.462ns (71.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.462  1791.075    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.199 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000  1791.199    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.199    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.052ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.988ns  (logic 0.580ns (29.180%)  route 1.408ns (70.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.408  1791.021    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.145 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000  1791.145    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.145    
  -------------------------------------------------------------------
                         slack                                 -2.052    

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.087%)  route 1.348ns (69.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.348  1790.961    design_1_i/driver_output_0/inst/in_data_r[7]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.085 r  design_1_i/driver_output_0/inst/out_pdata[7]_i_1/O
                         net (fo=1, routed)           0.000  1791.085    design_1_i/driver_output_0/inst/out_pdata[7]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[7]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029  1789.090    design_1_i/driver_output_0/inst/out_pdata_reg[7]
  -------------------------------------------------------------------
                         required time                       1789.090    
                         arrival time                       -1791.085    
  -------------------------------------------------------------------
                         slack                                 -1.995    

Slack (VIOLATED) :        -1.964ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.943ns  (logic 0.574ns (29.544%)  route 1.369ns (70.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.369  1790.982    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.118  1791.100 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000  1791.100    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.075  1789.136    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.136    
                         arrival time                       -1791.100    
  -------------------------------------------------------------------
                         slack                                 -1.964    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.694%)  route 1.310ns (69.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.310  1790.923    design_1_i/driver_output_0/inst/in_data_r[6]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.047 r  design_1_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000  1791.047    design_1_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.032  1789.093    design_1_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.093    
                         arrival time                       -1791.047    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.949ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.775%)  route 1.305ns (69.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.305  1790.918    design_1_i/driver_output_0/inst/in_data_r[5]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.042 r  design_1_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000  1791.042    design_1_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.042    
  -------------------------------------------------------------------
                         slack                                 -1.949    

Slack (VIOLATED) :        -1.934ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.036%)  route 1.289ns (68.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.289  1790.902    design_1_i/driver_output_0/inst/in_data_r[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.026 r  design_1_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000  1791.026    design_1_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.026    
  -------------------------------------------------------------------
                         slack                                 -1.934    

Slack (VIOLATED) :        -1.929ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.120%)  route 1.284ns (68.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.284  1790.897    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.021 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000  1791.021    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.021    
  -------------------------------------------------------------------
                         slack                                 -1.929    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.854ns  (logic 0.580ns (31.286%)  route 1.274ns (68.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.274  1790.887    design_1_i/driver_output_0/inst/in_data_r[11]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.011 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000  1791.011    design_1_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032  1789.093    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                       1789.093    
                         arrival time                       -1791.011    
  -------------------------------------------------------------------
                         slack                                 -1.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.562%)  route 0.542ns (74.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.542     0.127    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.172 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.172    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.366%)  route 0.547ns (74.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.547     0.132    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.177 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.177    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.315%)  route 0.549ns (74.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.549     0.134    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.179 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.606%)  route 0.570ns (75.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.570     0.155    design_1_i/driver_output_0/inst/in_data_r[14]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.200 r  design_1_i/driver_output_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.200    design_1_i/driver_output_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.091     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.316%)  route 0.579ns (75.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.579     0.164    design_1_i/driver_output_0/inst/in_data_r[9]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.209 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.209    design_1_i/driver_output_0/inst/out_pdata[9]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.858%)  route 0.594ns (76.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=2, routed)           0.594     0.179    design_1_i/driver_output_0/inst/in_data_r[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.045     0.224 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.224    design_1_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.091     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.607%)  route 0.602ns (76.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.602     0.187    design_1_i/driver_output_0/inst/in_data_r[11]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.232 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.232    design_1_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.433%)  route 0.608ns (76.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.608     0.193    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.238 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.238    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.189ns (22.885%)  route 0.637ns (77.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.637     0.222    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.048     0.270 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.270    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107     0.105    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.799%)  route 0.630ns (77.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.630     0.215    design_1_i/driver_output_0/inst/in_data_r[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.260 r  design_1_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.260    design_1_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       78.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.441ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.642ns (25.601%)  route 1.866ns (74.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.924     1.665    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 78.441    

Slack (MET) :             78.527ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.642ns (26.115%)  route 1.816ns (73.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.874     1.615    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y94          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.615    
  -------------------------------------------------------------------
                         slack                                 78.527    

Slack (MET) :             78.591ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.591    

Slack (MET) :             78.591ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[21]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.591    

Slack (MET) :             78.591ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.642ns (27.227%)  route 1.716ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.774     1.515    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 78.591    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.667ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.642ns (27.691%)  route 1.676ns (72.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.734     1.475    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X8Y95          FDRE (Setup_fdre_C_CE)      -0.169    80.142    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 78.667    

Slack (MET) :             78.678ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.642ns (27.809%)  route 1.667ns (72.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y96          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          0.942     0.617    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.724     1.466    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.438    79.865    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.117    80.312    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.143    design_1_i/driver_output_0/inst/out_pdata_reg[23]
  -------------------------------------------------------------------
                         required time                         80.143    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                 78.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/Q
                         net (fo=1, routed)           0.095    -0.320    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[2]
    SLICE_X3Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.275 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.117    -0.423    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092    -0.331    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/Q
                         net (fo=1, routed)           0.122    -0.322    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[28]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.277 r  design_1_i/driver_output_0/inst/out_pdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/driver_output_0/inst/out_pdata[29]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.117    -0.455    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.121    -0.334    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/Q
                         net (fo=1, routed)           0.108    -0.313    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[29]
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  design_1_i/driver_output_0/inst/out_pdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/driver_output_0/inst/out_pdata[30]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.833    -0.822    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.117    -0.451    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.330    design_1_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.219%)  route 0.099ns (34.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/clocker_0/inst/in_12288
    SLICE_X0Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.099    -0.317    design_1_i/clocker_0/inst/bclk_divider[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.272 r  design_1_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.794    design_1_i/clocker_0/inst/in_12288
    SLICE_X1Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.117    -0.427    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    -0.336    design_1_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.563    -0.584    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/driver_output_0/inst/out_pdata_reg[23]/Q
                         net (fo=1, routed)           0.110    -0.310    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[23]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  design_1_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.121    -0.331    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.309    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.332    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.117    -0.883    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -0.889    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.140    -0.304    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  design_1_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.117    -0.455    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.120    -0.335    design_1_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.103%)  route 0.107ns (33.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/Q
                         net (fo=1, routed)           0.107    -0.314    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[19]
    SLICE_X9Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  design_1_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091    -0.361    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/Q
                         net (fo=1, routed)           0.137    -0.284    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[25]
    SLICE_X8Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.239 r  design_1_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/driver_output_0/inst/out_pdata[26]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X8Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.121    -0.331    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :           14  Failing Endpoints,  Worst Slack       -2.119ns,  Total Violation      -27.326ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.054ns  (logic 0.580ns (28.234%)  route 1.474ns (71.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.474  1791.087    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.211 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000  1791.211    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.211    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.042ns  (logic 0.580ns (28.407%)  route 1.462ns (71.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.462  1791.075    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.199 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000  1791.199    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.199    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.052ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.988ns  (logic 0.580ns (29.180%)  route 1.408ns (70.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           1.408  1791.021    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.145 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000  1791.145    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.145    
  -------------------------------------------------------------------
                         slack                                 -2.052    

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.087%)  route 1.348ns (69.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.348  1790.961    design_1_i/driver_output_0/inst/in_data_r[7]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.085 r  design_1_i/driver_output_0/inst/out_pdata[7]_i_1/O
                         net (fo=1, routed)           0.000  1791.085    design_1_i/driver_output_0/inst/out_pdata[7]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[7]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029  1789.090    design_1_i/driver_output_0/inst/out_pdata_reg[7]
  -------------------------------------------------------------------
                         required time                       1789.090    
                         arrival time                       -1791.085    
  -------------------------------------------------------------------
                         slack                                 -1.995    

Slack (VIOLATED) :        -1.964ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.943ns  (logic 0.574ns (29.544%)  route 1.369ns (70.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.369  1790.982    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.118  1791.100 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000  1791.100    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.075  1789.136    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.136    
                         arrival time                       -1791.100    
  -------------------------------------------------------------------
                         slack                                 -1.964    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.694%)  route 1.310ns (69.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.310  1790.923    design_1_i/driver_output_0/inst/in_data_r[6]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.047 r  design_1_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000  1791.047    design_1_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.032  1789.093    design_1_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.093    
                         arrival time                       -1791.047    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.949ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.775%)  route 1.305ns (69.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.305  1790.918    design_1_i/driver_output_0/inst/in_data_r[5]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.042 r  design_1_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000  1791.042    design_1_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.042    
  -------------------------------------------------------------------
                         slack                                 -1.949    

Slack (VIOLATED) :        -1.934ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.869ns  (logic 0.580ns (31.036%)  route 1.289ns (68.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.289  1790.902    design_1_i/driver_output_0/inst/in_data_r[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124  1791.026 r  design_1_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000  1791.026    design_1_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.026    
  -------------------------------------------------------------------
                         slack                                 -1.934    

Slack (VIOLATED) :        -1.929ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.120%)  route 1.284ns (68.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.284  1790.897    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.021 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000  1791.021    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.031  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.021    
  -------------------------------------------------------------------
                         slack                                 -1.929    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.854ns  (logic 0.580ns (31.286%)  route 1.274ns (68.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456  1789.613 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          1.274  1790.887    design_1_i/driver_output_0/inst/in_data_r[11]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.011 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000  1791.011    design_1_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032  1789.093    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                       1789.093    
                         arrival time                       -1791.011    
  -------------------------------------------------------------------
                         slack                                 -1.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.562%)  route 0.542ns (74.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.542     0.127    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.172 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.172    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.366%)  route 0.547ns (74.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.547     0.132    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.177 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.177    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.315%)  route 0.549ns (74.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=4, routed)           0.549     0.134    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.179 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.606%)  route 0.570ns (75.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.570     0.155    design_1_i/driver_output_0/inst/in_data_r[14]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.200 r  design_1_i/driver_output_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.200    design_1_i/driver_output_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.091     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.316%)  route 0.579ns (75.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.579     0.164    design_1_i/driver_output_0/inst/in_data_r[9]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.209 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.209    design_1_i/driver_output_0/inst/out_pdata[9]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.858%)  route 0.594ns (76.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X0Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=2, routed)           0.594     0.179    design_1_i/driver_output_0/inst/in_data_r[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.045     0.224 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.224    design_1_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.091     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.607%)  route 0.602ns (76.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.602     0.187    design_1_i/driver_output_0/inst/in_data_r[11]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.232 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.232    design_1_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.433%)  route 0.608ns (76.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.608     0.193    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.238 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.238    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X1Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.189ns (22.885%)  route 0.637ns (77.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.637     0.222    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.048     0.270 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.270    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107     0.105    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.799%)  route 0.630ns (77.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=11, routed)          0.630     0.215    design_1_i/driver_output_0/inst/in_data_r[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.260 r  design_1_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.260    design_1_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.169    





