# NSCSSC2023_personal_StupidMIPS
A standard five-stage pipeline cpu which support for 25 MIPS instructions

I may update design and some silly tools used in debug randomly
