[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Top_Test/Top.lo.fir"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Top.InstructionMemory.imem",
    "fileName":"/home/ahsan/Desktop/UIT/MERL/RiscV_SingleCycle/InstructionMemory.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"imem"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Top_Test"
  }
]