# Final Project - Two-Stage CMOS OpAmp Design with g<sub>m</sub>/I<sub>d</sub> methodology

## Overview

This project focuses on designing a two-stage CMOS operational amplifier (OpAmp) using the gm/Id methodology. The objective is to optimize power efficiency while achieving the required performance in terms of gain, bandwidth, phase margin, and slew rate.

The process techonology used for this project is: 0.35&uo m CMOS C35

## Jury

- President: [*to decide*](https://www.isel.pt/docentes/)
- Examiner: [*to decide*](https://www.isel.pt/docentes/)
- Advisor: [Vitor Costa](https://www.isel.pt/docentes/vitor-manuel-da-silva-costa)

## üéØ Objectives  

- **Design** a **two-stage CMOS OpAmp** with specific gain, bandwidth, and phase margin requirements.  
- **Apply the g<sub>m</sub>/I<sub>m</sub> methodology** to optimize transistor sizing and power efficiency.  
- **Simulate the design** using **SPICE (LTspice, Cadence, or HSPICE)** and compare results with theoretical calculations.  
- **Analyze key performance parameters**, including DC bias, AC response, transient behavior, and noise characteristics.  


## üõ†Ô∏è Tools & Software  

- **Circuit Simulation:** Cadence Virtuoso, LTspice, or HSPICE
- **Data Analysis & Scripting:** MATLAB
- **Report & Documentation:** GitHub and Office


## üìÑ References

- A. S. Sedra, K. C. Smith, *Microelectronics Circuits*, 8th International Edition
- T. C. Carusone, D. Johns, K. Martin, *Analog Integrated Circuit Design*, 2nd Edition, Internacional Student Version
- B. Razavi, *Design of Analog CMOS Integrated Circuits*, 2nd Edition
- IEEE papers on **g<sub>m</sub>/I<sub>d</sub> methodology**
