`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 02:46:19 CST (May  4 2021 18:46:19 UTC)

module DC_Filter_Mul_12U_2_4(in1, out1);
  input [2:0] in1;
  output [11:0] out1;
  wire [2:0] in1;
  wire [11:0] out1;
  assign out1[0] = 1'b0;
  assign out1[1] = in1[0];
  assign out1[2] = in1[1];
  assign out1[3] = in1[2];
  assign out1[4] = 1'b0;
  assign out1[5] = 1'b0;
  assign out1[6] = 1'b0;
  assign out1[7] = 1'b0;
  assign out1[8] = in1[0];
  assign out1[9] = in1[1];
  assign out1[10] = in1[2];
  assign out1[11] = 1'b0;
endmodule

