
../repos/coreutils/src/mktemp:     file format elf32-littlearm


Disassembly of section .init:

00010ccc <.init>:
   10ccc:	push	{r3, lr}
   10cd0:	bl	11608 <strspn@plt+0x694>
   10cd4:	pop	{r3, pc}

Disassembly of section .plt:

00010cd8 <calloc@plt-0x14>:
   10cd8:	push	{lr}		; (str lr, [sp, #-4]!)
   10cdc:	ldr	lr, [pc, #4]	; 10ce8 <calloc@plt-0x4>
   10ce0:	add	lr, pc, lr
   10ce4:	ldr	pc, [lr, #8]!
   10ce8:	andeq	r6, r1, r8, lsl r3

00010cec <calloc@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #90112	; 0x16000
   10cf4:	ldr	pc, [ip, #792]!	; 0x318

00010cf8 <fputs_unlocked@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #90112	; 0x16000
   10d00:	ldr	pc, [ip, #784]!	; 0x310

00010d04 <raise@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #90112	; 0x16000
   10d0c:	ldr	pc, [ip, #776]!	; 0x308

00010d10 <strcmp@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #90112	; 0x16000
   10d18:	ldr	pc, [ip, #768]!	; 0x300

00010d1c <fflush@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #90112	; 0x16000
   10d24:	ldr	pc, [ip, #760]!	; 0x2f8

00010d28 <free@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #90112	; 0x16000
   10d30:	ldr	pc, [ip, #752]!	; 0x2f0

00010d34 <clock_gettime@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #90112	; 0x16000
   10d3c:	ldr	pc, [ip, #744]!	; 0x2e8

00010d40 <_exit@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #90112	; 0x16000
   10d48:	ldr	pc, [ip, #736]!	; 0x2e0

00010d4c <memcpy@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #90112	; 0x16000
   10d54:	ldr	pc, [ip, #728]!	; 0x2d8

00010d58 <mbsinit@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #90112	; 0x16000
   10d60:	ldr	pc, [ip, #720]!	; 0x2d0

00010d64 <memcmp@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #90112	; 0x16000
   10d6c:	ldr	pc, [ip, #712]!	; 0x2c8

00010d70 <fputc_unlocked@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #90112	; 0x16000
   10d78:	ldr	pc, [ip, #704]!	; 0x2c0

00010d7c <dcgettext@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #90112	; 0x16000
   10d84:	ldr	pc, [ip, #696]!	; 0x2b8

00010d88 <realloc@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #90112	; 0x16000
   10d90:	ldr	pc, [ip, #688]!	; 0x2b0

00010d94 <textdomain@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #90112	; 0x16000
   10d9c:	ldr	pc, [ip, #680]!	; 0x2a8

00010da0 <iswprint@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #90112	; 0x16000
   10da8:	ldr	pc, [ip, #672]!	; 0x2a0

00010dac <fwrite@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #90112	; 0x16000
   10db4:	ldr	pc, [ip, #664]!	; 0x298

00010db8 <lseek64@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #90112	; 0x16000
   10dc0:	ldr	pc, [ip, #656]!	; 0x290

00010dc4 <__ctype_get_mb_cur_max@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #90112	; 0x16000
   10dcc:	ldr	pc, [ip, #648]!	; 0x288

00010dd0 <__fpending@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #90112	; 0x16000
   10dd8:	ldr	pc, [ip, #640]!	; 0x280

00010ddc <mbrtowc@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #90112	; 0x16000
   10de4:	ldr	pc, [ip, #632]!	; 0x278

00010de8 <error@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #90112	; 0x16000
   10df0:	ldr	pc, [ip, #624]!	; 0x270

00010df4 <open64@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #90112	; 0x16000
   10dfc:	ldr	pc, [ip, #616]!	; 0x268

00010e00 <getenv@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #90112	; 0x16000
   10e08:	ldr	pc, [ip, #608]!	; 0x260

00010e0c <puts@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #90112	; 0x16000
   10e14:	ldr	pc, [ip, #600]!	; 0x258

00010e18 <malloc@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #90112	; 0x16000
   10e20:	ldr	pc, [ip, #592]!	; 0x250

00010e24 <__libc_start_main@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #90112	; 0x16000
   10e2c:	ldr	pc, [ip, #584]!	; 0x248

00010e30 <__freading@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #90112	; 0x16000
   10e38:	ldr	pc, [ip, #576]!	; 0x240

00010e3c <__gmon_start__@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #90112	; 0x16000
   10e44:	ldr	pc, [ip, #568]!	; 0x238

00010e48 <mempcpy@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #90112	; 0x16000
   10e50:	ldr	pc, [ip, #560]!	; 0x230

00010e54 <getopt_long@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #90112	; 0x16000
   10e5c:	ldr	pc, [ip, #552]!	; 0x228

00010e60 <__ctype_b_loc@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #90112	; 0x16000
   10e68:	ldr	pc, [ip, #544]!	; 0x220

00010e6c <exit@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #90112	; 0x16000
   10e74:	ldr	pc, [ip, #536]!	; 0x218

00010e78 <strlen@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #90112	; 0x16000
   10e80:	ldr	pc, [ip, #528]!	; 0x210

00010e84 <strchr@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #90112	; 0x16000
   10e8c:	ldr	pc, [ip, #520]!	; 0x208

00010e90 <__errno_location@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #90112	; 0x16000
   10e98:	ldr	pc, [ip, #512]!	; 0x200

00010e9c <__cxa_atexit@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #90112	; 0x16000
   10ea4:	ldr	pc, [ip, #504]!	; 0x1f8

00010ea8 <mkdir@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #90112	; 0x16000
   10eb0:	ldr	pc, [ip, #496]!	; 0x1f0

00010eb4 <memset@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #90112	; 0x16000
   10ebc:	ldr	pc, [ip, #488]!	; 0x1e8

00010ec0 <__printf_chk@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #90112	; 0x16000
   10ec8:	ldr	pc, [ip, #480]!	; 0x1e0

00010ecc <fileno@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #90112	; 0x16000
   10ed4:	ldr	pc, [ip, #472]!	; 0x1d8

00010ed8 <__fprintf_chk@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #90112	; 0x16000
   10ee0:	ldr	pc, [ip, #464]!	; 0x1d0

00010ee4 <fclose@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #90112	; 0x16000
   10eec:	ldr	pc, [ip, #456]!	; 0x1c8

00010ef0 <fseeko64@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #90112	; 0x16000
   10ef8:	ldr	pc, [ip, #448]!	; 0x1c0

00010efc <setlocale@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #90112	; 0x16000
   10f04:	ldr	pc, [ip, #440]!	; 0x1b8

00010f08 <strrchr@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #90112	; 0x16000
   10f10:	ldr	pc, [ip, #432]!	; 0x1b0

00010f14 <nl_langinfo@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #90112	; 0x16000
   10f1c:	ldr	pc, [ip, #424]!	; 0x1a8

00010f20 <remove@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #90112	; 0x16000
   10f28:	ldr	pc, [ip, #416]!	; 0x1a0

00010f2c <bindtextdomain@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #90112	; 0x16000
   10f34:	ldr	pc, [ip, #408]!	; 0x198

00010f38 <getrandom@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #90112	; 0x16000
   10f40:	ldr	pc, [ip, #400]!	; 0x190

00010f44 <strncmp@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #90112	; 0x16000
   10f4c:	ldr	pc, [ip, #392]!	; 0x188

00010f50 <abort@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #90112	; 0x16000
   10f58:	ldr	pc, [ip, #384]!	; 0x180

00010f5c <close@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #90112	; 0x16000
   10f64:	ldr	pc, [ip, #376]!	; 0x178

00010f68 <__lxstat64@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #90112	; 0x16000
   10f70:	ldr	pc, [ip, #368]!	; 0x170

00010f74 <strspn@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #90112	; 0x16000
   10f7c:	ldr	pc, [ip, #360]!	; 0x168

Disassembly of section .text:

00010f80 <.text>:
   10f80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f84:	mov	r6, r0
   10f88:	sub	sp, sp, #44	; 0x2c
   10f8c:	ldr	r0, [r1]
   10f90:	mov	r5, r1
   10f94:	bl	11f98 <strspn@plt+0x1024>
   10f98:	ldr	r1, [pc, #1472]	; 11560 <strspn@plt+0x5ec>
   10f9c:	mov	r0, #6
   10fa0:	mov	r4, #0
   10fa4:	bl	10efc <setlocale@plt>
   10fa8:	ldr	r8, [pc, #1460]	; 11564 <strspn@plt+0x5f0>
   10fac:	ldr	r1, [pc, #1460]	; 11568 <strspn@plt+0x5f4>
   10fb0:	ldr	r0, [pc, #1460]	; 1156c <strspn@plt+0x5f8>
   10fb4:	ldr	r7, [pc, #1460]	; 11570 <strspn@plt+0x5fc>
   10fb8:	bl	10f2c <bindtextdomain@plt>
   10fbc:	mov	fp, r4
   10fc0:	ldr	r0, [pc, #1444]	; 1156c <strspn@plt+0x5f8>
   10fc4:	mov	r9, r4
   10fc8:	mov	sl, #1
   10fcc:	bl	10d94 <textdomain@plt>
   10fd0:	ldr	r0, [pc, #1436]	; 11574 <strspn@plt+0x600>
   10fd4:	bl	15548 <strspn@plt+0x45d4>
   10fd8:	str	r4, [sp, #32]
   10fdc:	str	r4, [sp, #36]	; 0x24
   10fe0:	str	r4, [sp, #20]
   10fe4:	str	r4, [sp, #28]
   10fe8:	str	r4, [sp, #24]
   10fec:	str	r9, [sp]
   10ff0:	mov	r3, r8
   10ff4:	mov	r2, r7
   10ff8:	mov	r1, r5
   10ffc:	mov	r0, r6
   11000:	bl	10e54 <getopt_long@plt>
   11004:	cmn	r0, #1
   11008:	beq	110c4 <strspn@plt+0x150>
   1100c:	cmp	r0, #112	; 0x70
   11010:	beq	11114 <strspn@plt+0x1a0>
   11014:	ble	11044 <strspn@plt+0xd0>
   11018:	cmp	r0, #116	; 0x74
   1101c:	beq	11100 <strspn@plt+0x18c>
   11020:	ble	110b4 <strspn@plt+0x140>
   11024:	cmp	r0, #117	; 0x75
   11028:	beq	11068 <strspn@plt+0xf4>
   1102c:	cmp	r0, #256	; 0x100
   11030:	bne	110f8 <strspn@plt+0x184>
   11034:	ldr	r3, [pc, #1340]	; 11578 <strspn@plt+0x604>
   11038:	ldr	r3, [r3]
   1103c:	str	r3, [sp, #20]
   11040:	b	10fec <strspn@plt+0x78>
   11044:	cmn	r0, #2
   11048:	beq	1110c <strspn@plt+0x198>
   1104c:	ble	11070 <strspn@plt+0xfc>
   11050:	cmp	r0, #86	; 0x56
   11054:	beq	11078 <strspn@plt+0x104>
   11058:	cmp	r0, #100	; 0x64
   1105c:	bne	110f8 <strspn@plt+0x184>
   11060:	str	sl, [sp, #32]
   11064:	b	10fec <strspn@plt+0x78>
   11068:	mov	r4, sl
   1106c:	b	10fec <strspn@plt+0x78>
   11070:	cmn	r0, #3
   11074:	bne	110f8 <strspn@plt+0x184>
   11078:	ldr	r3, [pc, #1276]	; 1157c <strspn@plt+0x608>
   1107c:	ldr	r0, [pc, #1276]	; 11580 <strspn@plt+0x60c>
   11080:	ldr	r1, [pc, #1276]	; 11584 <strspn@plt+0x610>
   11084:	ldr	r2, [pc, #1276]	; 11588 <strspn@plt+0x614>
   11088:	mov	r4, #0
   1108c:	ldr	r0, [r0]
   11090:	ldr	r3, [r3]
   11094:	str	r1, [sp, #4]
   11098:	str	r2, [sp]
   1109c:	str	r4, [sp, #8]
   110a0:	ldr	r2, [pc, #1252]	; 1158c <strspn@plt+0x618>
   110a4:	ldr	r1, [pc, #1252]	; 11590 <strspn@plt+0x61c>
   110a8:	bl	14608 <strspn@plt+0x3694>
   110ac:	mov	r0, r4
   110b0:	bl	10e6c <exit@plt>
   110b4:	cmp	r0, #113	; 0x71
   110b8:	bne	110f8 <strspn@plt+0x184>
   110bc:	str	sl, [sp, #28]
   110c0:	b	10fec <strspn@plt+0x78>
   110c4:	ldr	r3, [pc, #1224]	; 11594 <strspn@plt+0x620>
   110c8:	ldr	r3, [r3]
   110cc:	sub	r6, r6, r3
   110d0:	cmp	r6, #1
   110d4:	bls	11128 <strspn@plt+0x1b4>
   110d8:	mov	r2, #5
   110dc:	ldr	r1, [pc, #1204]	; 11598 <strspn@plt+0x624>
   110e0:	mov	r0, #0
   110e4:	bl	10d7c <dcgettext@plt>
   110e8:	mov	r1, #0
   110ec:	mov	r2, r0
   110f0:	mov	r0, r1
   110f4:	bl	10de8 <error@plt>
   110f8:	mov	r0, #1
   110fc:	bl	11730 <strspn@plt+0x7bc>
   11100:	str	sl, [sp, #36]	; 0x24
   11104:	mov	fp, sl
   11108:	b	10fec <strspn@plt+0x78>
   1110c:	mov	r0, #0
   11110:	bl	11730 <strspn@plt+0x7bc>
   11114:	ldr	r3, [pc, #1116]	; 11578 <strspn@plt+0x604>
   11118:	mov	fp, sl
   1111c:	ldr	r3, [r3]
   11120:	str	r3, [sp, #24]
   11124:	b	10fec <strspn@plt+0x78>
   11128:	cmp	r6, #0
   1112c:	beq	11180 <strspn@plt+0x20c>
   11130:	ldr	r2, [sp, #20]
   11134:	ldr	r5, [r5, r3, lsl #2]
   11138:	cmp	r2, #0
   1113c:	beq	11310 <strspn@plt+0x39c>
   11140:	mov	r0, r5
   11144:	bl	10e78 <strlen@plt>
   11148:	subs	r8, r0, #0
   1114c:	bne	11204 <strspn@plt+0x290>
   11150:	ldr	r1, [pc, #1092]	; 1159c <strspn@plt+0x628>
   11154:	mov	r2, #5
   11158:	mov	r0, #0
   1115c:	bl	10d7c <dcgettext@plt>
   11160:	mov	r4, r0
   11164:	mov	r0, r5
   11168:	bl	13e58 <strspn@plt+0x2ee4>
   1116c:	mov	r2, r4
   11170:	mov	r1, #0
   11174:	mov	r3, r0
   11178:	mov	r0, #1
   1117c:	bl	10de8 <error@plt>
   11180:	ldr	r3, [sp, #20]
   11184:	cmp	r3, #0
   11188:	moveq	fp, #1
   1118c:	ldreq	r5, [pc, #1036]	; 115a0 <strspn@plt+0x62c>
   11190:	beq	11310 <strspn@plt+0x39c>
   11194:	ldr	r5, [pc, #1028]	; 115a0 <strspn@plt+0x62c>
   11198:	mov	r8, #14
   1119c:	mov	fp, #1
   111a0:	ldr	r9, [sp, #20]
   111a4:	mov	r0, r9
   111a8:	bl	10e78 <strlen@plt>
   111ac:	mov	r7, r0
   111b0:	add	r0, r0, r8
   111b4:	add	r0, r0, #1
   111b8:	bl	1472c <strspn@plt+0x37b8>
   111bc:	mov	r1, r5
   111c0:	mov	r2, r8
   111c4:	add	r5, r0, r8
   111c8:	mov	r6, r0
   111cc:	bl	10d4c <memcpy@plt>
   111d0:	mov	r1, r9
   111d4:	mov	r0, r5
   111d8:	add	r2, r7, #1
   111dc:	bl	10d4c <memcpy@plt>
   111e0:	cmp	r7, #0
   111e4:	beq	11218 <strspn@plt+0x2a4>
   111e8:	mov	r0, r5
   111ec:	bl	11a90 <strspn@plt+0xb1c>
   111f0:	cmp	r5, r0
   111f4:	beq	11218 <strspn@plt+0x2a4>
   111f8:	mov	r2, #5
   111fc:	ldr	r1, [pc, #928]	; 115a4 <strspn@plt+0x630>
   11200:	b	11158 <strspn@plt+0x1e4>
   11204:	add	r3, r5, r8
   11208:	ldrb	r3, [r3, #-1]
   1120c:	cmp	r3, #88	; 0x58
   11210:	bne	11150 <strspn@plt+0x1dc>
   11214:	b	111a0 <strspn@plt+0x22c>
   11218:	sub	r1, r5, r6
   1121c:	mov	r3, r5
   11220:	mov	r5, #0
   11224:	b	11238 <strspn@plt+0x2c4>
   11228:	ldrb	r2, [r3, #-1]!
   1122c:	cmp	r2, #88	; 0x58
   11230:	bne	11240 <strspn@plt+0x2cc>
   11234:	add	r5, r5, #1
   11238:	cmp	r1, r5
   1123c:	bne	11228 <strspn@plt+0x2b4>
   11240:	cmp	r5, #2
   11244:	bls	11354 <strspn@plt+0x3e0>
   11248:	cmp	fp, #0
   1124c:	beq	112c4 <strspn@plt+0x350>
   11250:	ldr	r3, [sp, #36]	; 0x24
   11254:	cmp	r3, #0
   11258:	bne	11430 <strspn@plt+0x4bc>
   1125c:	ldr	r3, [sp, #24]
   11260:	cmp	r3, #0
   11264:	beq	11274 <strspn@plt+0x300>
   11268:	ldrb	r3, [r3]
   1126c:	cmp	r3, #0
   11270:	bne	11298 <strspn@plt+0x324>
   11274:	ldr	r0, [pc, #812]	; 115a8 <strspn@plt+0x634>
   11278:	bl	10e00 <getenv@plt>
   1127c:	cmp	r0, #0
   11280:	beq	11538 <strspn@plt+0x5c4>
   11284:	ldrb	r2, [r0]
   11288:	ldr	r3, [pc, #796]	; 115ac <strspn@plt+0x638>
   1128c:	cmp	r2, #0
   11290:	moveq	r0, r3
   11294:	str	r0, [sp, #24]
   11298:	ldrb	r3, [r6]
   1129c:	cmp	r3, #47	; 0x2f
   112a0:	beq	1150c <strspn@plt+0x598>
   112a4:	mov	r1, r6
   112a8:	mov	r2, #0
   112ac:	ldr	r0, [sp, #24]
   112b0:	bl	11dbc <strspn@plt+0xe48>
   112b4:	mov	r8, r0
   112b8:	mov	r0, r6
   112bc:	bl	11ea0 <strspn@plt+0xf2c>
   112c0:	mov	r6, r8
   112c4:	mov	r0, r6
   112c8:	bl	14c30 <strspn@plt+0x3cbc>
   112cc:	ldr	r3, [sp, #32]
   112d0:	cmp	r3, #0
   112d4:	mov	r8, r0
   112d8:	beq	11370 <strspn@plt+0x3fc>
   112dc:	cmp	r4, #0
   112e0:	beq	113a4 <strspn@plt+0x430>
   112e4:	str	r5, [sp]
   112e8:	mov	r1, r7
   112ec:	mov	r3, #2
   112f0:	mov	r2, #0
   112f4:	bl	14158 <strspn@plt+0x31e4>
   112f8:	subs	r4, r0, #0
   112fc:	bne	11340 <strspn@plt+0x3cc>
   11300:	mov	r0, r8
   11304:	bl	10e0c <puts@plt>
   11308:	mov	r0, r4
   1130c:	bl	10e6c <exit@plt>
   11310:	mov	r0, r5
   11314:	bl	14c30 <strspn@plt+0x3cbc>
   11318:	mov	r1, #88	; 0x58
   1131c:	mov	r6, r0
   11320:	bl	10f08 <strrchr@plt>
   11324:	subs	r1, r0, #0
   11328:	addne	r5, r1, #1
   1132c:	beq	11528 <strspn@plt+0x5b4>
   11330:	mov	r0, r5
   11334:	bl	10e78 <strlen@plt>
   11338:	mov	r7, r0
   1133c:	b	111e0 <strspn@plt+0x26c>
   11340:	ldr	r3, [sp, #28]
   11344:	cmp	r3, #0
   11348:	beq	11550 <strspn@plt+0x5dc>
   1134c:	mov	r4, #1
   11350:	b	11308 <strspn@plt+0x394>
   11354:	mov	r2, #5
   11358:	ldr	r1, [pc, #592]	; 115b0 <strspn@plt+0x63c>
   1135c:	mov	r0, #0
   11360:	bl	10d7c <dcgettext@plt>
   11364:	mov	r4, r0
   11368:	mov	r0, r6
   1136c:	b	11168 <strspn@plt+0x1f4>
   11370:	cmp	r4, #0
   11374:	str	r5, [sp]
   11378:	mov	r1, r7
   1137c:	beq	1149c <strspn@plt+0x528>
   11380:	mov	r3, #2
   11384:	ldr	r2, [sp, #32]
   11388:	bl	14158 <strspn@plt+0x31e4>
   1138c:	cmp	r0, #0
   11390:	blt	114bc <strspn@plt+0x548>
   11394:	mov	r0, r8
   11398:	bl	10e0c <puts@plt>
   1139c:	ldr	r4, [sp, #32]
   113a0:	b	11308 <strspn@plt+0x394>
   113a4:	str	r5, [sp]
   113a8:	mov	r2, r4
   113ac:	mov	r1, r7
   113b0:	mov	r3, #1
   113b4:	bl	14158 <strspn@plt+0x31e4>
   113b8:	cmp	r0, #0
   113bc:	bne	11340 <strspn@plt+0x3cc>
   113c0:	mov	r0, r8
   113c4:	bl	10e0c <puts@plt>
   113c8:	ldr	r2, [pc, #432]	; 11580 <strspn@plt+0x60c>
   113cc:	ldr	r3, [pc, #480]	; 115b4 <strspn@plt+0x640>
   113d0:	mov	r5, #1
   113d4:	ldr	r0, [r2]
   113d8:	strb	r5, [r3]
   113dc:	bl	11b3c <strspn@plt+0xbc8>
   113e0:	subs	r4, r0, #0
   113e4:	beq	11308 <strspn@plt+0x394>
   113e8:	bl	10e90 <__errno_location@plt>
   113ec:	ldr	r4, [r0]
   113f0:	mov	r0, r8
   113f4:	bl	10f20 <remove@plt>
   113f8:	ldr	r3, [sp, #28]
   113fc:	cmp	r3, #0
   11400:	bne	1134c <strspn@plt+0x3d8>
   11404:	mov	r2, #5
   11408:	ldr	r1, [pc, #424]	; 115b8 <strspn@plt+0x644>
   1140c:	mov	r0, r3
   11410:	mov	r6, r3
   11414:	bl	10d7c <dcgettext@plt>
   11418:	mov	r1, r4
   1141c:	mov	r4, r5
   11420:	mov	r2, r0
   11424:	mov	r0, r6
   11428:	bl	10de8 <error@plt>
   1142c:	b	11308 <strspn@plt+0x394>
   11430:	ldr	r0, [pc, #368]	; 115a8 <strspn@plt+0x634>
   11434:	bl	10e00 <getenv@plt>
   11438:	cmp	r0, #0
   1143c:	beq	11450 <strspn@plt+0x4dc>
   11440:	ldrb	r3, [r0]
   11444:	cmp	r3, #0
   11448:	strne	r0, [sp, #24]
   1144c:	bne	11470 <strspn@plt+0x4fc>
   11450:	ldr	r1, [sp, #24]
   11454:	cmp	r1, #0
   11458:	beq	11544 <strspn@plt+0x5d0>
   1145c:	ldrb	r2, [r1]
   11460:	ldr	r3, [pc, #324]	; 115ac <strspn@plt+0x638>
   11464:	cmp	r2, #0
   11468:	moveq	r1, r3
   1146c:	str	r1, [sp, #24]
   11470:	mov	r0, r6
   11474:	bl	11a90 <strspn@plt+0xb1c>
   11478:	cmp	r6, r0
   1147c:	beq	112a4 <strspn@plt+0x330>
   11480:	mov	r2, #5
   11484:	ldr	r1, [pc, #304]	; 115bc <strspn@plt+0x648>
   11488:	mov	r0, #0
   1148c:	bl	10d7c <dcgettext@plt>
   11490:	mov	r4, r0
   11494:	mov	r0, r6
   11498:	b	11168 <strspn@plt+0x1f4>
   1149c:	mov	r3, r4
   114a0:	mov	r2, r4
   114a4:	bl	14158 <strspn@plt+0x31e4>
   114a8:	cmp	r0, #0
   114ac:	blt	114bc <strspn@plt+0x548>
   114b0:	bl	10f5c <close@plt>
   114b4:	cmp	r0, #0
   114b8:	beq	113c0 <strspn@plt+0x44c>
   114bc:	ldr	r3, [sp, #28]
   114c0:	cmp	r3, #0
   114c4:	bne	1134c <strspn@plt+0x3d8>
   114c8:	bl	10e90 <__errno_location@plt>
   114cc:	ldr	r1, [pc, #236]	; 115c0 <strspn@plt+0x64c>
   114d0:	mov	r2, #5
   114d4:	ldr	r8, [sp, #28]
   114d8:	ldr	r5, [r0]
   114dc:	mov	r0, r8
   114e0:	bl	10d7c <dcgettext@plt>
   114e4:	mov	r4, #1
   114e8:	mov	r7, r0
   114ec:	mov	r0, r6
   114f0:	bl	13e58 <strspn@plt+0x2ee4>
   114f4:	mov	r2, r7
   114f8:	mov	r1, r5
   114fc:	mov	r3, r0
   11500:	mov	r0, r8
   11504:	bl	10de8 <error@plt>
   11508:	b	11308 <strspn@plt+0x394>
   1150c:	mov	r2, #5
   11510:	ldr	r1, [pc, #172]	; 115c4 <strspn@plt+0x650>
   11514:	mov	r0, #0
   11518:	bl	10d7c <dcgettext@plt>
   1151c:	mov	r4, r0
   11520:	mov	r0, r6
   11524:	b	11168 <strspn@plt+0x1f4>
   11528:	mov	r0, r6
   1152c:	bl	10e84 <strchr@plt>
   11530:	mov	r5, r0
   11534:	b	11330 <strspn@plt+0x3bc>
   11538:	ldr	r3, [pc, #108]	; 115ac <strspn@plt+0x638>
   1153c:	str	r3, [sp, #24]
   11540:	b	11298 <strspn@plt+0x324>
   11544:	ldr	r3, [pc, #96]	; 115ac <strspn@plt+0x638>
   11548:	str	r3, [sp, #24]
   1154c:	b	11470 <strspn@plt+0x4fc>
   11550:	bl	10e90 <__errno_location@plt>
   11554:	mov	r2, #5
   11558:	ldr	r1, [pc, #104]	; 115c8 <strspn@plt+0x654>
   1155c:	b	114d4 <strspn@plt+0x560>
   11560:	andeq	r5, r1, ip, asr #22
   11564:	andeq	r5, r1, r4, lsr #11
   11568:			; <UNDEFINED> instruction: 0x00015cbc
   1156c:	strdeq	r5, [r1], -ip
   11570:	strdeq	r5, [r1], -r0
   11574:	strdeq	r1, [r1], -r4
   11578:	andeq	r7, r2, r8, asr r1
   1157c:	strdeq	r7, [r2], -r4
   11580:	andeq	r7, r2, r4, asr r1
   11584:	ldrdeq	r5, [r1], -r4
   11588:	andeq	r5, r1, r0, ror #25
   1158c:	strdeq	r5, [r1], -r8
   11590:	andeq	r5, r1, r4, lsr #12
   11594:	andeq	r7, r2, r8, asr #2
   11598:	strdeq	r5, [r1], -r8
   1159c:	andeq	r5, r1, ip, lsl #26
   115a0:	andeq	r5, r1, r4, lsr #25
   115a4:	andeq	r5, r1, r8, lsr sp
   115a8:	andeq	r5, r1, r4, lsl #27
   115ac:			; <UNDEFINED> instruction: 0x00015cb4
   115b0:	andeq	r5, r1, r8, ror #26
   115b4:	andeq	r7, r2, sp, asr r1
   115b8:	andeq	r5, r1, r0, asr lr
   115bc:	andeq	r5, r1, ip, lsl #27
   115c0:	andeq	r5, r1, r8, lsr #28
   115c4:	andeq	r5, r1, r0, asr #27
   115c8:	strdeq	r5, [r1], -ip
   115cc:	mov	fp, #0
   115d0:	mov	lr, #0
   115d4:	pop	{r1}		; (ldr r1, [sp], #4)
   115d8:	mov	r2, sp
   115dc:	push	{r2}		; (str r2, [sp, #-4]!)
   115e0:	push	{r0}		; (str r0, [sp, #-4]!)
   115e4:	ldr	ip, [pc, #16]	; 115fc <strspn@plt+0x688>
   115e8:	push	{ip}		; (str ip, [sp, #-4]!)
   115ec:	ldr	r0, [pc, #12]	; 11600 <strspn@plt+0x68c>
   115f0:	ldr	r3, [pc, #12]	; 11604 <strspn@plt+0x690>
   115f4:	bl	10e24 <__libc_start_main@plt>
   115f8:	bl	10f50 <abort@plt>
   115fc:	andeq	r5, r1, r4, asr #10
   11600:	andeq	r0, r1, r0, lsl #31
   11604:	andeq	r5, r1, r4, ror #9
   11608:	ldr	r3, [pc, #20]	; 11624 <strspn@plt+0x6b0>
   1160c:	ldr	r2, [pc, #20]	; 11628 <strspn@plt+0x6b4>
   11610:	add	r3, pc, r3
   11614:	ldr	r2, [r3, r2]
   11618:	cmp	r2, #0
   1161c:	bxeq	lr
   11620:	b	10e3c <__gmon_start__@plt>
   11624:	andeq	r5, r1, r8, ror #19
   11628:	andeq	r0, r0, r8, ror #1
   1162c:	ldr	r3, [pc, #28]	; 11650 <strspn@plt+0x6dc>
   11630:	ldr	r0, [pc, #28]	; 11654 <strspn@plt+0x6e0>
   11634:	sub	r3, r3, r0
   11638:	cmp	r3, #6
   1163c:	bxls	lr
   11640:	ldr	r3, [pc, #16]	; 11658 <strspn@plt+0x6e4>
   11644:	cmp	r3, #0
   11648:	bxeq	lr
   1164c:	bx	r3
   11650:	andeq	r7, r2, pc, lsr r1
   11654:	andeq	r7, r2, ip, lsr r1
   11658:	andeq	r0, r0, r0
   1165c:	ldr	r1, [pc, #36]	; 11688 <strspn@plt+0x714>
   11660:	ldr	r0, [pc, #36]	; 1168c <strspn@plt+0x718>
   11664:	sub	r1, r1, r0
   11668:	asr	r1, r1, #2
   1166c:	add	r1, r1, r1, lsr #31
   11670:	asrs	r1, r1, #1
   11674:	bxeq	lr
   11678:	ldr	r3, [pc, #16]	; 11690 <strspn@plt+0x71c>
   1167c:	cmp	r3, #0
   11680:	bxeq	lr
   11684:	bx	r3
   11688:	andeq	r7, r2, ip, lsr r1
   1168c:	andeq	r7, r2, ip, lsr r1
   11690:	andeq	r0, r0, r0
   11694:	push	{r4, lr}
   11698:	ldr	r4, [pc, #24]	; 116b8 <strspn@plt+0x744>
   1169c:	ldrb	r3, [r4]
   116a0:	cmp	r3, #0
   116a4:	popne	{r4, pc}
   116a8:	bl	1162c <strspn@plt+0x6b8>
   116ac:	mov	r3, #1
   116b0:	strb	r3, [r4]
   116b4:	pop	{r4, pc}
   116b8:	andeq	r7, r2, ip, asr r1
   116bc:	ldr	r0, [pc, #40]	; 116ec <strspn@plt+0x778>
   116c0:	ldr	r3, [r0]
   116c4:	cmp	r3, #0
   116c8:	bne	116d0 <strspn@plt+0x75c>
   116cc:	b	1165c <strspn@plt+0x6e8>
   116d0:	ldr	r3, [pc, #24]	; 116f0 <strspn@plt+0x77c>
   116d4:	cmp	r3, #0
   116d8:	beq	116cc <strspn@plt+0x758>
   116dc:	push	{r4, lr}
   116e0:	blx	r3
   116e4:	pop	{r4, lr}
   116e8:	b	1165c <strspn@plt+0x6e8>
   116ec:	andeq	r6, r2, r4, lsl pc
   116f0:	andeq	r0, r0, r0
   116f4:	ldr	r3, [pc, #44]	; 11728 <strspn@plt+0x7b4>
   116f8:	ldrb	r3, [r3]
   116fc:	cmp	r3, #0
   11700:	beq	11724 <strspn@plt+0x7b0>
   11704:	ldr	r3, [pc, #32]	; 1172c <strspn@plt+0x7b8>
   11708:	push	{r4, lr}
   1170c:	ldr	r0, [r3]
   11710:	bl	11b3c <strspn@plt+0xbc8>
   11714:	cmp	r0, #0
   11718:	popeq	{r4, pc}
   1171c:	mov	r0, #1
   11720:	bl	10d40 <_exit@plt>
   11724:	b	11bd8 <strspn@plt+0xc64>
   11728:	andeq	r7, r2, sp, asr r1
   1172c:	andeq	r7, r2, r0, asr r1
   11730:	subs	r5, r0, #0
   11734:	push	{r7, lr}
   11738:	sub	sp, sp, #56	; 0x38
   1173c:	beq	11778 <strspn@plt+0x804>
   11740:	ldr	r3, [pc, #744]	; 11a30 <strspn@plt+0xabc>
   11744:	mov	r2, #5
   11748:	ldr	r1, [pc, #740]	; 11a34 <strspn@plt+0xac0>
   1174c:	mov	r0, #0
   11750:	ldr	r4, [r3]
   11754:	bl	10d7c <dcgettext@plt>
   11758:	ldr	r3, [pc, #728]	; 11a38 <strspn@plt+0xac4>
   1175c:	mov	r1, #1
   11760:	ldr	r3, [r3]
   11764:	mov	r2, r0
   11768:	mov	r0, r4
   1176c:	bl	10ed8 <__fprintf_chk@plt>
   11770:	mov	r0, r5
   11774:	bl	10e6c <exit@plt>
   11778:	mov	r2, #5
   1177c:	ldr	r1, [pc, #696]	; 11a3c <strspn@plt+0xac8>
   11780:	bl	10d7c <dcgettext@plt>
   11784:	ldr	r3, [pc, #684]	; 11a38 <strspn@plt+0xac4>
   11788:	ldr	r7, [pc, #688]	; 11a40 <strspn@plt+0xacc>
   1178c:	ldr	r4, [pc, #688]	; 11a44 <strspn@plt+0xad0>
   11790:	ldr	r2, [r3]
   11794:	mov	r1, r0
   11798:	mov	r0, #1
   1179c:	bl	10ec0 <__printf_chk@plt>
   117a0:	mov	r2, #5
   117a4:	ldr	r1, [pc, #668]	; 11a48 <strspn@plt+0xad4>
   117a8:	mov	r0, r5
   117ac:	bl	10d7c <dcgettext@plt>
   117b0:	ldr	r1, [r7]
   117b4:	bl	10cf8 <fputs_unlocked@plt>
   117b8:	mov	r2, #5
   117bc:	ldr	r1, [pc, #648]	; 11a4c <strspn@plt+0xad8>
   117c0:	mov	r0, r5
   117c4:	bl	10d7c <dcgettext@plt>
   117c8:	ldr	r1, [r7]
   117cc:	bl	10cf8 <fputs_unlocked@plt>
   117d0:	ldr	r1, [r7]
   117d4:	mov	r0, #10
   117d8:	bl	10d70 <fputc_unlocked@plt>
   117dc:	mov	r2, #5
   117e0:	ldr	r1, [pc, #616]	; 11a50 <strspn@plt+0xadc>
   117e4:	mov	r0, r5
   117e8:	bl	10d7c <dcgettext@plt>
   117ec:	ldr	r1, [r7]
   117f0:	bl	10cf8 <fputs_unlocked@plt>
   117f4:	mov	r2, #5
   117f8:	ldr	r1, [pc, #596]	; 11a54 <strspn@plt+0xae0>
   117fc:	mov	r0, r5
   11800:	bl	10d7c <dcgettext@plt>
   11804:	ldr	r1, [r7]
   11808:	bl	10cf8 <fputs_unlocked@plt>
   1180c:	mov	r2, #5
   11810:	ldr	r1, [pc, #576]	; 11a58 <strspn@plt+0xae4>
   11814:	mov	r0, r5
   11818:	bl	10d7c <dcgettext@plt>
   1181c:	ldr	r1, [r7]
   11820:	bl	10cf8 <fputs_unlocked@plt>
   11824:	mov	r2, #5
   11828:	ldr	r1, [pc, #556]	; 11a5c <strspn@plt+0xae8>
   1182c:	mov	r0, r5
   11830:	bl	10d7c <dcgettext@plt>
   11834:	ldr	r1, [r7]
   11838:	bl	10cf8 <fputs_unlocked@plt>
   1183c:	mov	r2, #5
   11840:	ldr	r1, [pc, #536]	; 11a60 <strspn@plt+0xaec>
   11844:	mov	r0, r5
   11848:	bl	10d7c <dcgettext@plt>
   1184c:	ldr	r1, [r7]
   11850:	bl	10cf8 <fputs_unlocked@plt>
   11854:	mov	r2, #5
   11858:	ldr	r1, [pc, #516]	; 11a64 <strspn@plt+0xaf0>
   1185c:	mov	r0, r5
   11860:	bl	10d7c <dcgettext@plt>
   11864:	ldr	r1, [r7]
   11868:	bl	10cf8 <fputs_unlocked@plt>
   1186c:	ldm	r4!, {r0, r1, r2, r3}
   11870:	mov	lr, sp
   11874:	stmia	lr!, {r0, r1, r2, r3}
   11878:	ldm	r4!, {r0, r1, r2, r3}
   1187c:	ldr	ip, [sp]
   11880:	stmia	lr!, {r0, r1, r2, r3}
   11884:	cmp	ip, #0
   11888:	ldm	r4!, {r0, r1, r2, r3}
   1188c:	stmia	lr!, {r0, r1, r2, r3}
   11890:	ldm	r4, {r0, r1}
   11894:	moveq	r4, sp
   11898:	stm	lr, {r0, r1}
   1189c:	beq	118cc <strspn@plt+0x958>
   118a0:	ldr	r6, [pc, #448]	; 11a68 <strspn@plt+0xaf4>
   118a4:	mov	r4, sp
   118a8:	b	118b8 <strspn@plt+0x944>
   118ac:	ldr	ip, [r4, #8]!
   118b0:	cmp	ip, #0
   118b4:	beq	118cc <strspn@plt+0x958>
   118b8:	mov	r1, ip
   118bc:	mov	r0, r6
   118c0:	bl	10d10 <strcmp@plt>
   118c4:	cmp	r0, #0
   118c8:	bne	118ac <strspn@plt+0x938>
   118cc:	ldr	r4, [r4, #4]
   118d0:	mov	r2, #5
   118d4:	cmp	r4, #0
   118d8:	ldr	r1, [pc, #396]	; 11a6c <strspn@plt+0xaf8>
   118dc:	beq	11984 <strspn@plt+0xa10>
   118e0:	mov	r0, #0
   118e4:	bl	10d7c <dcgettext@plt>
   118e8:	ldr	r3, [pc, #384]	; 11a70 <strspn@plt+0xafc>
   118ec:	ldr	r2, [pc, #384]	; 11a74 <strspn@plt+0xb00>
   118f0:	mov	r1, r0
   118f4:	mov	r0, #1
   118f8:	bl	10ec0 <__printf_chk@plt>
   118fc:	mov	r1, #0
   11900:	mov	r0, #5
   11904:	bl	10efc <setlocale@plt>
   11908:	cmp	r0, #0
   1190c:	ldreq	r6, [pc, #340]	; 11a68 <strspn@plt+0xaf4>
   11910:	beq	1192c <strspn@plt+0x9b8>
   11914:	mov	r2, #3
   11918:	ldr	r1, [pc, #344]	; 11a78 <strspn@plt+0xb04>
   1191c:	bl	10f44 <strncmp@plt>
   11920:	ldr	r6, [pc, #320]	; 11a68 <strspn@plt+0xaf4>
   11924:	cmp	r0, #0
   11928:	bne	11a14 <strspn@plt+0xaa0>
   1192c:	mov	r2, #5
   11930:	ldr	r1, [pc, #324]	; 11a7c <strspn@plt+0xb08>
   11934:	mov	r0, #0
   11938:	bl	10d7c <dcgettext@plt>
   1193c:	ldr	r3, [pc, #292]	; 11a68 <strspn@plt+0xaf4>
   11940:	ldr	r2, [pc, #296]	; 11a70 <strspn@plt+0xafc>
   11944:	mov	r1, r0
   11948:	mov	r0, #1
   1194c:	bl	10ec0 <__printf_chk@plt>
   11950:	mov	r2, #5
   11954:	ldr	r1, [pc, #292]	; 11a80 <strspn@plt+0xb0c>
   11958:	mov	r0, #0
   1195c:	bl	10d7c <dcgettext@plt>
   11960:	ldr	r2, [pc, #284]	; 11a84 <strspn@plt+0xb10>
   11964:	cmp	r4, r6
   11968:	ldr	r3, [pc, #280]	; 11a88 <strspn@plt+0xb14>
   1196c:	movne	r3, r2
   11970:	mov	r1, r0
   11974:	mov	r2, r4
   11978:	mov	r0, #1
   1197c:	bl	10ec0 <__printf_chk@plt>
   11980:	b	11770 <strspn@plt+0x7fc>
   11984:	mov	r0, r4
   11988:	bl	10d7c <dcgettext@plt>
   1198c:	ldr	r3, [pc, #220]	; 11a70 <strspn@plt+0xafc>
   11990:	ldr	r2, [pc, #220]	; 11a74 <strspn@plt+0xb00>
   11994:	mov	r1, r0
   11998:	mov	r0, #1
   1199c:	bl	10ec0 <__printf_chk@plt>
   119a0:	mov	r1, r4
   119a4:	mov	r0, #5
   119a8:	bl	10efc <setlocale@plt>
   119ac:	cmp	r0, #0
   119b0:	beq	119c8 <strspn@plt+0xa54>
   119b4:	mov	r2, #3
   119b8:	ldr	r1, [pc, #184]	; 11a78 <strspn@plt+0xb04>
   119bc:	bl	10f44 <strncmp@plt>
   119c0:	cmp	r0, #0
   119c4:	bne	11a0c <strspn@plt+0xa98>
   119c8:	mov	r2, #5
   119cc:	ldr	r1, [pc, #168]	; 11a7c <strspn@plt+0xb08>
   119d0:	mov	r0, #0
   119d4:	bl	10d7c <dcgettext@plt>
   119d8:	ldr	r3, [pc, #136]	; 11a68 <strspn@plt+0xaf4>
   119dc:	ldr	r2, [pc, #140]	; 11a70 <strspn@plt+0xafc>
   119e0:	mov	r4, r3
   119e4:	mov	r1, r0
   119e8:	mov	r0, #1
   119ec:	bl	10ec0 <__printf_chk@plt>
   119f0:	ldr	r1, [pc, #136]	; 11a80 <strspn@plt+0xb0c>
   119f4:	mov	r2, #5
   119f8:	mov	r0, #0
   119fc:	bl	10d7c <dcgettext@plt>
   11a00:	ldr	r3, [pc, #128]	; 11a88 <strspn@plt+0xb14>
   11a04:	mov	r1, r0
   11a08:	b	11974 <strspn@plt+0xa00>
   11a0c:	ldr	r6, [pc, #84]	; 11a68 <strspn@plt+0xaf4>
   11a10:	mov	r4, r6
   11a14:	mov	r2, #5
   11a18:	ldr	r1, [pc, #108]	; 11a8c <strspn@plt+0xb18>
   11a1c:	mov	r0, #0
   11a20:	bl	10d7c <dcgettext@plt>
   11a24:	ldr	r1, [r7]
   11a28:	bl	10cf8 <fputs_unlocked@plt>
   11a2c:	b	1192c <strspn@plt+0x9b8>
   11a30:	andeq	r7, r2, r0, asr r1
   11a34:	andeq	r5, r1, ip, lsr #12
   11a38:	andeq	r7, r2, r8, ror #2
   11a3c:	andeq	r5, r1, r4, asr r6
   11a40:	andeq	r7, r2, r4, asr r1
   11a44:	andeq	r5, r1, ip, ror #10
   11a48:	andeq	r5, r1, r8, ror r6
   11a4c:	andeq	r5, r1, ip, asr #14
   11a50:	muleq	r1, r8, r7
   11a54:	andeq	r5, r1, r4, ror #16
   11a58:	andeq	r5, r1, r0, lsl #18
   11a5c:	andeq	r5, r1, ip, ror #20
   11a60:	andeq	r5, r1, r0, asr fp
   11a64:	andeq	r5, r1, r0, lsl #23
   11a68:	andeq	r5, r1, r4, lsr #12
   11a6c:			; <UNDEFINED> instruction: 0x00015bb8
   11a70:	ldrdeq	r5, [r1], -r0
   11a74:	strdeq	r5, [r1], -r8
   11a78:	andeq	r5, r1, r8, lsl #24
   11a7c:	andeq	r5, r1, r4, asr ip
   11a80:	andeq	r5, r1, r0, ror ip
   11a84:	andeq	r5, r1, ip, asr #22
   11a88:	andeq	r5, r1, r4, ror #28
   11a8c:	andeq	r5, r1, ip, lsl #24
   11a90:	ldrb	r3, [r0]
   11a94:	cmp	r3, #47	; 0x2f
   11a98:	bne	11aa8 <strspn@plt+0xb34>
   11a9c:	ldrb	r3, [r0, #1]!
   11aa0:	cmp	r3, #47	; 0x2f
   11aa4:	beq	11a9c <strspn@plt+0xb28>
   11aa8:	cmp	r3, #0
   11aac:	bxeq	lr
   11ab0:	mov	r2, #0
   11ab4:	push	{lr}		; (str lr, [sp, #-4]!)
   11ab8:	mov	ip, r2
   11abc:	mov	r1, r0
   11ac0:	mov	lr, #1
   11ac4:	cmp	r3, #47	; 0x2f
   11ac8:	moveq	r2, lr
   11acc:	beq	11adc <strspn@plt+0xb68>
   11ad0:	cmp	r2, #0
   11ad4:	movne	r0, r1
   11ad8:	movne	r2, ip
   11adc:	ldrb	r3, [r1, #1]!
   11ae0:	cmp	r3, #0
   11ae4:	bne	11ac4 <strspn@plt+0xb50>
   11ae8:	pop	{pc}		; (ldr pc, [sp], #4)
   11aec:	push	{r4, lr}
   11af0:	mov	r4, r0
   11af4:	bl	10e78 <strlen@plt>
   11af8:	cmp	r0, #1
   11afc:	popls	{r4, pc}
   11b00:	sub	r3, r0, #1
   11b04:	add	r2, r4, r3
   11b08:	ldrb	r1, [r4, r3]
   11b0c:	cmp	r1, #47	; 0x2f
   11b10:	popne	{r4, pc}
   11b14:	cmp	r3, #1
   11b18:	beq	11b2c <strspn@plt+0xbb8>
   11b1c:	ldrb	r1, [r2, #-1]!
   11b20:	sub	r0, r3, #1
   11b24:	cmp	r1, #47	; 0x2f
   11b28:	beq	11b34 <strspn@plt+0xbc0>
   11b2c:	mov	r0, r3
   11b30:	pop	{r4, pc}
   11b34:	mov	r3, r0
   11b38:	b	11b14 <strspn@plt+0xba0>
   11b3c:	push	{r4, r5, r6, lr}
   11b40:	mov	r4, r0
   11b44:	bl	10dd0 <__fpending@plt>
   11b48:	ldr	r5, [r4]
   11b4c:	and	r5, r5, #32
   11b50:	mov	r6, r0
   11b54:	mov	r0, r4
   11b58:	bl	11cbc <strspn@plt+0xd48>
   11b5c:	cmp	r5, #0
   11b60:	mov	r4, r0
   11b64:	bne	11b84 <strspn@plt+0xc10>
   11b68:	cmp	r0, #0
   11b6c:	beq	11b7c <strspn@plt+0xc08>
   11b70:	cmp	r6, #0
   11b74:	beq	11ba0 <strspn@plt+0xc2c>
   11b78:	mvn	r4, #0
   11b7c:	mov	r0, r4
   11b80:	pop	{r4, r5, r6, pc}
   11b84:	cmp	r0, #0
   11b88:	bne	11b78 <strspn@plt+0xc04>
   11b8c:	bl	10e90 <__errno_location@plt>
   11b90:	str	r4, [r0]
   11b94:	mvn	r4, #0
   11b98:	mov	r0, r4
   11b9c:	pop	{r4, r5, r6, pc}
   11ba0:	bl	10e90 <__errno_location@plt>
   11ba4:	ldr	r4, [r0]
   11ba8:	subs	r4, r4, #9
   11bac:	mvnne	r4, #0
   11bb0:	mov	r0, r4
   11bb4:	pop	{r4, r5, r6, pc}
   11bb8:	ldr	r3, [pc, #4]	; 11bc4 <strspn@plt+0xc50>
   11bbc:	str	r0, [r3]
   11bc0:	bx	lr
   11bc4:	andeq	r7, r2, r0, ror #2
   11bc8:	ldr	r3, [pc, #4]	; 11bd4 <strspn@plt+0xc60>
   11bcc:	strb	r0, [r3, #4]
   11bd0:	bx	lr
   11bd4:	andeq	r7, r2, r0, ror #2
   11bd8:	ldr	r3, [pc, #192]	; 11ca0 <strspn@plt+0xd2c>
   11bdc:	push	{r4, r5, r6, lr}
   11be0:	sub	sp, sp, #8
   11be4:	ldr	r0, [r3]
   11be8:	bl	11b3c <strspn@plt+0xbc8>
   11bec:	cmp	r0, #0
   11bf0:	beq	11c14 <strspn@plt+0xca0>
   11bf4:	ldr	r4, [pc, #168]	; 11ca4 <strspn@plt+0xd30>
   11bf8:	ldrb	r3, [r4, #4]
   11bfc:	cmp	r3, #0
   11c00:	beq	11c30 <strspn@plt+0xcbc>
   11c04:	bl	10e90 <__errno_location@plt>
   11c08:	ldr	r3, [r0]
   11c0c:	cmp	r3, #32
   11c10:	bne	11c30 <strspn@plt+0xcbc>
   11c14:	ldr	r3, [pc, #140]	; 11ca8 <strspn@plt+0xd34>
   11c18:	ldr	r0, [r3]
   11c1c:	bl	11b3c <strspn@plt+0xbc8>
   11c20:	cmp	r0, #0
   11c24:	bne	11c78 <strspn@plt+0xd04>
   11c28:	add	sp, sp, #8
   11c2c:	pop	{r4, r5, r6, pc}
   11c30:	mov	r2, #5
   11c34:	ldr	r1, [pc, #112]	; 11cac <strspn@plt+0xd38>
   11c38:	mov	r0, #0
   11c3c:	bl	10d7c <dcgettext@plt>
   11c40:	ldr	r4, [r4]
   11c44:	cmp	r4, #0
   11c48:	mov	r5, r0
   11c4c:	beq	11c84 <strspn@plt+0xd10>
   11c50:	bl	10e90 <__errno_location@plt>
   11c54:	ldr	r6, [r0]
   11c58:	mov	r0, r4
   11c5c:	bl	13cc0 <strspn@plt+0x2d4c>
   11c60:	mov	r1, r6
   11c64:	str	r5, [sp]
   11c68:	ldr	r2, [pc, #64]	; 11cb0 <strspn@plt+0xd3c>
   11c6c:	mov	r3, r0
   11c70:	mov	r0, #0
   11c74:	bl	10de8 <error@plt>
   11c78:	ldr	r3, [pc, #52]	; 11cb4 <strspn@plt+0xd40>
   11c7c:	ldr	r0, [r3]
   11c80:	bl	10d40 <_exit@plt>
   11c84:	bl	10e90 <__errno_location@plt>
   11c88:	mov	r3, r5
   11c8c:	ldr	r2, [pc, #36]	; 11cb8 <strspn@plt+0xd44>
   11c90:	ldr	r1, [r0]
   11c94:	mov	r0, r4
   11c98:	bl	10de8 <error@plt>
   11c9c:	b	11c78 <strspn@plt+0xd04>
   11ca0:	andeq	r7, r2, r4, asr r1
   11ca4:	andeq	r7, r2, r0, ror #2
   11ca8:	andeq	r7, r2, r0, asr r1
   11cac:	andeq	r5, r1, r0, asr lr
   11cb0:	andeq	r5, r1, r4, lsl pc
   11cb4:	strdeq	r7, [r2], -r8
   11cb8:	andeq	r5, r1, r8, lsl pc
   11cbc:	push	{r4, r5, lr}
   11cc0:	sub	sp, sp, #12
   11cc4:	mov	r4, r0
   11cc8:	bl	10ecc <fileno@plt>
   11ccc:	cmp	r0, #0
   11cd0:	mov	r0, r4
   11cd4:	blt	11d50 <strspn@plt+0xddc>
   11cd8:	bl	10e30 <__freading@plt>
   11cdc:	cmp	r0, #0
   11ce0:	bne	11d1c <strspn@plt+0xda8>
   11ce4:	mov	r0, r4
   11ce8:	bl	11d5c <strspn@plt+0xde8>
   11cec:	cmp	r0, #0
   11cf0:	beq	11d4c <strspn@plt+0xdd8>
   11cf4:	bl	10e90 <__errno_location@plt>
   11cf8:	mov	r5, r0
   11cfc:	mov	r0, r4
   11d00:	ldr	r4, [r5]
   11d04:	bl	10ee4 <fclose@plt>
   11d08:	cmp	r4, #0
   11d0c:	mvnne	r0, #0
   11d10:	strne	r4, [r5]
   11d14:	add	sp, sp, #12
   11d18:	pop	{r4, r5, pc}
   11d1c:	mov	r0, r4
   11d20:	bl	10ecc <fileno@plt>
   11d24:	mov	r3, #1
   11d28:	str	r3, [sp]
   11d2c:	mov	r2, #0
   11d30:	mov	r3, #0
   11d34:	bl	10db8 <lseek64@plt>
   11d38:	mvn	r3, #0
   11d3c:	mvn	r2, #0
   11d40:	cmp	r1, r3
   11d44:	cmpeq	r0, r2
   11d48:	bne	11ce4 <strspn@plt+0xd70>
   11d4c:	mov	r0, r4
   11d50:	add	sp, sp, #12
   11d54:	pop	{r4, r5, lr}
   11d58:	b	10ee4 <fclose@plt>
   11d5c:	push	{r4, lr}
   11d60:	subs	r4, r0, #0
   11d64:	sub	sp, sp, #8
   11d68:	beq	11d84 <strspn@plt+0xe10>
   11d6c:	bl	10e30 <__freading@plt>
   11d70:	cmp	r0, #0
   11d74:	beq	11d84 <strspn@plt+0xe10>
   11d78:	ldr	r3, [r4]
   11d7c:	tst	r3, #256	; 0x100
   11d80:	bne	11d94 <strspn@plt+0xe20>
   11d84:	mov	r0, r4
   11d88:	add	sp, sp, #8
   11d8c:	pop	{r4, lr}
   11d90:	b	10d1c <fflush@plt>
   11d94:	mov	r3, #1
   11d98:	str	r3, [sp]
   11d9c:	mov	r2, #0
   11da0:	mov	r3, #0
   11da4:	mov	r0, r4
   11da8:	bl	11ef8 <strspn@plt+0xf84>
   11dac:	mov	r0, r4
   11db0:	add	sp, sp, #8
   11db4:	pop	{r4, lr}
   11db8:	b	10d1c <fflush@plt>
   11dbc:	push	{r4, lr}
   11dc0:	bl	11dd0 <strspn@plt+0xe5c>
   11dc4:	cmp	r0, #0
   11dc8:	popne	{r4, pc}
   11dcc:	bl	14c4c <strspn@plt+0x3cd8>
   11dd0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11dd4:	mov	r6, r1
   11dd8:	mov	r8, r2
   11ddc:	mov	fp, r0
   11de0:	bl	11a90 <strspn@plt+0xb1c>
   11de4:	mov	r4, r0
   11de8:	bl	11aec <strspn@plt+0xb78>
   11dec:	sub	r4, r4, fp
   11df0:	mov	r5, r0
   11df4:	mov	r0, r6
   11df8:	bl	10e78 <strlen@plt>
   11dfc:	cmp	r5, #0
   11e00:	add	r4, r4, r5
   11e04:	mov	r7, r0
   11e08:	beq	11e7c <strspn@plt+0xf08>
   11e0c:	add	r3, fp, r4
   11e10:	ldrb	r3, [r3, #-1]
   11e14:	cmp	r3, #47	; 0x2f
   11e18:	beq	11e94 <strspn@plt+0xf20>
   11e1c:	ldrb	r3, [r6]
   11e20:	cmp	r3, #47	; 0x2f
   11e24:	beq	11e94 <strspn@plt+0xf20>
   11e28:	mov	r5, #1
   11e2c:	mov	sl, #47	; 0x2f
   11e30:	add	r0, r7, #1
   11e34:	add	r0, r0, r4
   11e38:	add	r0, r0, r5
   11e3c:	bl	14cd4 <strspn@plt+0x3d60>
   11e40:	subs	r9, r0, #0
   11e44:	beq	11e74 <strspn@plt+0xf00>
   11e48:	mov	r2, r4
   11e4c:	mov	r1, fp
   11e50:	bl	10e48 <mempcpy@plt>
   11e54:	cmp	r8, #0
   11e58:	mov	r2, r7
   11e5c:	mov	r1, r6
   11e60:	strb	sl, [r0], r5
   11e64:	strne	r0, [r8]
   11e68:	bl	10e48 <mempcpy@plt>
   11e6c:	mov	r3, #0
   11e70:	strb	r3, [r0]
   11e74:	mov	r0, r9
   11e78:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e7c:	ldrb	r3, [r6]
   11e80:	cmp	r3, #47	; 0x2f
   11e84:	moveq	r5, #1
   11e88:	moveq	sl, #46	; 0x2e
   11e8c:	movne	sl, r5
   11e90:	b	11e30 <strspn@plt+0xebc>
   11e94:	mov	r5, #0
   11e98:	mov	sl, r5
   11e9c:	b	11e30 <strspn@plt+0xebc>
   11ea0:	push	{r4, r5, lr}
   11ea4:	sub	sp, sp, #12
   11ea8:	mov	r5, r0
   11eac:	bl	10e90 <__errno_location@plt>
   11eb0:	mov	r2, #0
   11eb4:	mov	r4, r0
   11eb8:	ldr	r3, [r0]
   11ebc:	str	r2, [r4]
   11ec0:	mov	r0, r5
   11ec4:	str	r3, [sp]
   11ec8:	str	r3, [sp, #4]
   11ecc:	bl	10d28 <free@plt>
   11ed0:	ldr	r3, [r4]
   11ed4:	add	r2, sp, #8
   11ed8:	cmp	r3, #0
   11edc:	moveq	r3, #4
   11ee0:	movne	r3, #0
   11ee4:	add	r3, r2, r3
   11ee8:	ldr	r3, [r3, #-8]
   11eec:	str	r3, [r4]
   11ef0:	add	sp, sp, #12
   11ef4:	pop	{r4, r5, pc}
   11ef8:	push	{r4, r5, r6, r7, r8, lr}
   11efc:	sub	sp, sp, #8
   11f00:	ldmib	r0, {ip, lr}
   11f04:	mov	r4, r0
   11f08:	ldr	r5, [sp, #32]
   11f0c:	cmp	lr, ip
   11f10:	beq	11f28 <strspn@plt+0xfb4>
   11f14:	str	r5, [sp, #32]
   11f18:	mov	r0, r4
   11f1c:	add	sp, sp, #8
   11f20:	pop	{r4, r5, r6, r7, r8, lr}
   11f24:	b	10ef0 <fseeko64@plt>
   11f28:	ldr	lr, [r0, #20]
   11f2c:	ldr	ip, [r0, #16]
   11f30:	cmp	lr, ip
   11f34:	bne	11f14 <strspn@plt+0xfa0>
   11f38:	ldr	r8, [r0, #36]	; 0x24
   11f3c:	cmp	r8, #0
   11f40:	bne	11f14 <strspn@plt+0xfa0>
   11f44:	mov	r6, r2
   11f48:	mov	r7, r3
   11f4c:	bl	10ecc <fileno@plt>
   11f50:	mov	r2, r6
   11f54:	mov	r3, r7
   11f58:	str	r5, [sp]
   11f5c:	bl	10db8 <lseek64@plt>
   11f60:	mvn	r3, #0
   11f64:	mvn	r2, #0
   11f68:	cmp	r1, r3
   11f6c:	cmpeq	r0, r2
   11f70:	beq	11f90 <strspn@plt+0x101c>
   11f74:	ldr	r3, [r4]
   11f78:	strd	r0, [r4, #80]	; 0x50
   11f7c:	mov	r0, r8
   11f80:	bic	r3, r3, #16
   11f84:	str	r3, [r4]
   11f88:	add	sp, sp, #8
   11f8c:	pop	{r4, r5, r6, r7, r8, pc}
   11f90:	mvn	r0, #0
   11f94:	b	11f88 <strspn@plt+0x1014>
   11f98:	push	{r4, r5, r6, lr}
   11f9c:	subs	r4, r0, #0
   11fa0:	beq	12014 <strspn@plt+0x10a0>
   11fa4:	mov	r1, #47	; 0x2f
   11fa8:	bl	10f08 <strrchr@plt>
   11fac:	subs	r5, r0, #0
   11fb0:	beq	12000 <strspn@plt+0x108c>
   11fb4:	add	r6, r5, #1
   11fb8:	sub	r3, r6, r4
   11fbc:	cmp	r3, #6
   11fc0:	ble	12000 <strspn@plt+0x108c>
   11fc4:	mov	r2, #7
   11fc8:	ldr	r1, [pc, #96]	; 12030 <strspn@plt+0x10bc>
   11fcc:	sub	r0, r5, #6
   11fd0:	bl	10f44 <strncmp@plt>
   11fd4:	cmp	r0, #0
   11fd8:	bne	12000 <strspn@plt+0x108c>
   11fdc:	mov	r2, #3
   11fe0:	ldr	r1, [pc, #76]	; 12034 <strspn@plt+0x10c0>
   11fe4:	mov	r0, r6
   11fe8:	bl	10f44 <strncmp@plt>
   11fec:	cmp	r0, #0
   11ff0:	movne	r4, r6
   11ff4:	ldreq	r3, [pc, #60]	; 12038 <strspn@plt+0x10c4>
   11ff8:	addeq	r4, r5, #4
   11ffc:	streq	r4, [r3]
   12000:	ldr	r2, [pc, #52]	; 1203c <strspn@plt+0x10c8>
   12004:	ldr	r3, [pc, #52]	; 12040 <strspn@plt+0x10cc>
   12008:	str	r4, [r2]
   1200c:	str	r4, [r3]
   12010:	pop	{r4, r5, r6, pc}
   12014:	ldr	r3, [pc, #40]	; 12044 <strspn@plt+0x10d0>
   12018:	mov	r2, #55	; 0x37
   1201c:	mov	r1, #1
   12020:	ldr	r3, [r3]
   12024:	ldr	r0, [pc, #28]	; 12048 <strspn@plt+0x10d4>
   12028:	bl	10dac <fwrite@plt>
   1202c:	bl	10f50 <abort@plt>
   12030:	andeq	r5, r1, r4, asr pc
   12034:	andeq	r5, r1, ip, asr pc
   12038:	andeq	r7, r2, r0, asr #2
   1203c:	andeq	r7, r2, r8, ror #2
   12040:	andeq	r7, r2, r4, asr #2
   12044:	andeq	r7, r2, r0, asr r1
   12048:	andeq	r5, r1, ip, lsl pc
   1204c:	push	{r4, r5, r6, lr}
   12050:	mov	r2, #48	; 0x30
   12054:	mov	r4, r1
   12058:	mov	r1, #0
   1205c:	mov	r5, r0
   12060:	bl	10eb4 <memset@plt>
   12064:	cmp	r4, #10
   12068:	beq	12078 <strspn@plt+0x1104>
   1206c:	str	r4, [r5]
   12070:	mov	r0, r5
   12074:	pop	{r4, r5, r6, pc}
   12078:	bl	10f50 <abort@plt>
   1207c:	push	{r4, r5, r6, lr}
   12080:	mov	r4, r0
   12084:	mov	r5, r1
   12088:	bl	14d5c <strspn@plt+0x3de8>
   1208c:	ldrb	r3, [r0]
   12090:	bic	r3, r3, #32
   12094:	cmp	r3, #85	; 0x55
   12098:	bne	120f8 <strspn@plt+0x1184>
   1209c:	ldrb	r3, [r0, #1]
   120a0:	bic	r3, r3, #32
   120a4:	cmp	r3, #84	; 0x54
   120a8:	bne	12134 <strspn@plt+0x11c0>
   120ac:	ldrb	r3, [r0, #2]
   120b0:	bic	r3, r3, #32
   120b4:	cmp	r3, #70	; 0x46
   120b8:	bne	12134 <strspn@plt+0x11c0>
   120bc:	ldrb	r3, [r0, #3]
   120c0:	cmp	r3, #45	; 0x2d
   120c4:	bne	12134 <strspn@plt+0x11c0>
   120c8:	ldrb	r3, [r0, #4]
   120cc:	cmp	r3, #56	; 0x38
   120d0:	bne	12134 <strspn@plt+0x11c0>
   120d4:	ldrb	r3, [r0, #5]
   120d8:	cmp	r3, #0
   120dc:	bne	12134 <strspn@plt+0x11c0>
   120e0:	ldrb	r2, [r4]
   120e4:	ldr	r3, [pc, #152]	; 12184 <strspn@plt+0x1210>
   120e8:	ldr	r0, [pc, #152]	; 12188 <strspn@plt+0x1214>
   120ec:	cmp	r2, #96	; 0x60
   120f0:	movne	r0, r3
   120f4:	pop	{r4, r5, r6, pc}
   120f8:	cmp	r3, #71	; 0x47
   120fc:	bne	12134 <strspn@plt+0x11c0>
   12100:	ldrb	r3, [r0, #1]
   12104:	bic	r3, r3, #32
   12108:	cmp	r3, #66	; 0x42
   1210c:	bne	12134 <strspn@plt+0x11c0>
   12110:	ldrb	r3, [r0, #2]
   12114:	cmp	r3, #49	; 0x31
   12118:	bne	12134 <strspn@plt+0x11c0>
   1211c:	ldrb	r3, [r0, #3]
   12120:	cmp	r3, #56	; 0x38
   12124:	bne	12134 <strspn@plt+0x11c0>
   12128:	ldrb	r3, [r0, #4]
   1212c:	cmp	r3, #48	; 0x30
   12130:	beq	12148 <strspn@plt+0x11d4>
   12134:	ldr	r3, [pc, #80]	; 1218c <strspn@plt+0x1218>
   12138:	cmp	r5, #9
   1213c:	ldr	r0, [pc, #76]	; 12190 <strspn@plt+0x121c>
   12140:	movne	r0, r3
   12144:	pop	{r4, r5, r6, pc}
   12148:	ldrb	r3, [r0, #5]
   1214c:	cmp	r3, #51	; 0x33
   12150:	bne	12134 <strspn@plt+0x11c0>
   12154:	ldrb	r3, [r0, #6]
   12158:	cmp	r3, #48	; 0x30
   1215c:	bne	12134 <strspn@plt+0x11c0>
   12160:	ldrb	r3, [r0, #7]
   12164:	cmp	r3, #0
   12168:	bne	12134 <strspn@plt+0x11c0>
   1216c:	ldrb	r2, [r4]
   12170:	ldr	r3, [pc, #28]	; 12194 <strspn@plt+0x1220>
   12174:	ldr	r0, [pc, #28]	; 12198 <strspn@plt+0x1224>
   12178:	cmp	r2, #96	; 0x60
   1217c:	movne	r0, r3
   12180:	pop	{r4, r5, r6, pc}
   12184:			; <UNDEFINED> instruction: 0x00015fb8
   12188:			; <UNDEFINED> instruction: 0x00015fb4
   1218c:	andeq	r5, r1, r8, asr #31
   12190:	andeq	r5, r1, r4, asr #31
   12194:	andeq	r5, r1, r0, asr #31
   12198:			; <UNDEFINED> instruction: 0x00015fbc
   1219c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   121a0:	sub	sp, sp, #116	; 0x74
   121a4:	mov	sl, r0
   121a8:	str	r3, [sp, #24]
   121ac:	mov	r3, #1
   121b0:	mov	r8, r1
   121b4:	str	r2, [sp, #56]	; 0x38
   121b8:	str	r3, [sp, #36]	; 0x24
   121bc:	bl	10dc4 <__ctype_get_mb_cur_max@plt>
   121c0:	ldr	r3, [sp, #156]	; 0x9c
   121c4:	mov	fp, r8
   121c8:	mov	r2, #0
   121cc:	lsr	r3, r3, #1
   121d0:	and	r3, r3, #1
   121d4:	str	r2, [sp, #68]	; 0x44
   121d8:	str	r3, [sp, #28]
   121dc:	str	r2, [sp, #40]	; 0x28
   121e0:	str	r2, [sp, #44]	; 0x2c
   121e4:	str	r2, [sp, #52]	; 0x34
   121e8:	str	r2, [sp, #64]	; 0x40
   121ec:	str	r2, [sp, #72]	; 0x48
   121f0:	str	sl, [sp, #32]
   121f4:	str	r0, [sp, #76]	; 0x4c
   121f8:	ldr	r3, [sp, #152]	; 0x98
   121fc:	cmp	r3, #10
   12200:	ldrls	pc, [pc, r3, lsl #2]
   12204:	b	133c4 <strspn@plt+0x2450>
   12208:	andeq	r2, r1, r4, lsr r2
   1220c:	andeq	r2, r1, ip, lsl r5
   12210:	andeq	r2, r1, r0, asr #10
   12214:	andeq	r2, r1, r4, ror #10
   12218:	muleq	r1, r0, r6
   1221c:	andeq	r2, r1, r4, ror #12
   12220:	andeq	r2, r1, ip, lsr r6
   12224:	andeq	r2, r1, r8, ror r5
   12228:	muleq	r1, r0, r5
   1222c:	muleq	r1, r0, r5
   12230:	muleq	r1, r0, r5
   12234:	mov	r3, #0
   12238:	mov	r7, r3
   1223c:	str	r3, [sp, #28]
   12240:	ldr	r3, [sp, #44]	; 0x2c
   12244:	mov	sl, #0
   12248:	eor	r3, r3, #1
   1224c:	str	r3, [sp, #60]	; 0x3c
   12250:	ldr	r3, [sp, #24]
   12254:	cmn	r3, #1
   12258:	beq	127bc <strspn@plt+0x1848>
   1225c:	ldr	r3, [sp, #24]
   12260:	subs	r5, r3, sl
   12264:	movne	r5, #1
   12268:	cmp	r5, #0
   1226c:	beq	127d4 <strspn@plt+0x1860>
   12270:	ldr	r3, [sp, #152]	; 0x98
   12274:	ldr	r8, [sp, #44]	; 0x2c
   12278:	cmp	r3, #2
   1227c:	moveq	r8, #0
   12280:	andne	r8, r8, #1
   12284:	ldr	r3, [sp, #52]	; 0x34
   12288:	adds	r9, r3, #0
   1228c:	movne	r9, #1
   12290:	ands	r6, r9, r8
   12294:	beq	12c3c <strspn@plt+0x1cc8>
   12298:	ldr	r2, [sp, #52]	; 0x34
   1229c:	ldr	r1, [sp, #24]
   122a0:	cmp	r2, #1
   122a4:	mov	r3, r2
   122a8:	movls	r3, #0
   122ac:	movhi	r3, #1
   122b0:	cmn	r1, #1
   122b4:	movne	r3, #0
   122b8:	cmp	r3, #0
   122bc:	add	r4, sl, r2
   122c0:	beq	122d0 <strspn@plt+0x135c>
   122c4:	ldr	r0, [sp, #56]	; 0x38
   122c8:	bl	10e78 <strlen@plt>
   122cc:	str	r0, [sp, #24]
   122d0:	ldr	r3, [sp, #24]
   122d4:	cmp	r3, r4
   122d8:	ldr	r3, [sp, #56]	; 0x38
   122dc:	add	r3, r3, sl
   122e0:	str	r3, [sp, #48]	; 0x30
   122e4:	bcc	12c48 <strspn@plt+0x1cd4>
   122e8:	mov	r0, r3
   122ec:	ldr	r2, [sp, #52]	; 0x34
   122f0:	ldr	r1, [sp, #64]	; 0x40
   122f4:	bl	10d64 <memcmp@plt>
   122f8:	cmp	r0, #0
   122fc:	bne	12c48 <strspn@plt+0x1cd4>
   12300:	ldr	r3, [sp, #28]
   12304:	cmp	r3, #0
   12308:	bne	134c4 <strspn@plt+0x2550>
   1230c:	ldr	r3, [sp, #48]	; 0x30
   12310:	ldrb	r4, [r3]
   12314:	cmp	r4, #126	; 0x7e
   12318:	ldrls	pc, [pc, r4, lsl #2]
   1231c:	b	12bdc <strspn@plt+0x1c68>
   12320:	andeq	r2, r1, r0, lsl #20
   12324:	ldrdeq	r2, [r1], -ip
   12328:	ldrdeq	r2, [r1], -ip
   1232c:	ldrdeq	r2, [r1], -ip
   12330:	ldrdeq	r2, [r1], -ip
   12334:	ldrdeq	r2, [r1], -ip
   12338:	ldrdeq	r2, [r1], -ip
   1233c:	andeq	r2, r1, r4, ror #19
   12340:	andeq	r2, r1, r8, asr #19
   12344:	andeq	r2, r1, r4, asr #23
   12348:	andeq	r2, r1, r8, lsr #18
   1234c:	andeq	r2, r1, ip, lsl #18
   12350:	andeq	r2, r1, r0, lsr #23
   12354:	andeq	r2, r1, ip, ror fp
   12358:	ldrdeq	r2, [r1], -ip
   1235c:	ldrdeq	r2, [r1], -ip
   12360:	ldrdeq	r2, [r1], -ip
   12364:	ldrdeq	r2, [r1], -ip
   12368:	ldrdeq	r2, [r1], -ip
   1236c:	ldrdeq	r2, [r1], -ip
   12370:	ldrdeq	r2, [r1], -ip
   12374:	ldrdeq	r2, [r1], -ip
   12378:	ldrdeq	r2, [r1], -ip
   1237c:	ldrdeq	r2, [r1], -ip
   12380:	ldrdeq	r2, [r1], -ip
   12384:	ldrdeq	r2, [r1], -ip
   12388:	ldrdeq	r2, [r1], -ip
   1238c:	ldrdeq	r2, [r1], -ip
   12390:	ldrdeq	r2, [r1], -ip
   12394:	ldrdeq	r2, [r1], -ip
   12398:	ldrdeq	r2, [r1], -ip
   1239c:	ldrdeq	r2, [r1], -ip
   123a0:			; <UNDEFINED> instruction: 0x00012bbc
   123a4:	strdeq	r2, [r1], -r0
   123a8:	strdeq	r2, [r1], -r0
   123ac:	andeq	r2, r1, r0, lsl #14
   123b0:	strdeq	r2, [r1], -r0
   123b4:	andeq	r2, r1, r8, lsl #23
   123b8:	strdeq	r2, [r1], -r0
   123bc:	andeq	r2, r1, ip, asr fp
   123c0:	strdeq	r2, [r1], -r0
   123c4:	strdeq	r2, [r1], -r0
   123c8:	strdeq	r2, [r1], -r0
   123cc:	andeq	r2, r1, r8, lsl #23
   123d0:	andeq	r2, r1, r8, lsl #23
   123d4:	andeq	r2, r1, r8, lsl #23
   123d8:	andeq	r2, r1, r8, lsl #23
   123dc:	andeq	r2, r1, r8, lsl #23
   123e0:	andeq	r2, r1, r8, lsl #23
   123e4:	andeq	r2, r1, r8, lsl #23
   123e8:	andeq	r2, r1, r8, lsl #23
   123ec:	andeq	r2, r1, r8, lsl #23
   123f0:	andeq	r2, r1, r8, lsl #23
   123f4:	andeq	r2, r1, r8, lsl #23
   123f8:	andeq	r2, r1, r8, lsl #23
   123fc:	andeq	r2, r1, r8, lsl #23
   12400:	andeq	r2, r1, r8, lsl #23
   12404:	andeq	r2, r1, r8, lsl #23
   12408:	andeq	r2, r1, r8, lsl #23
   1240c:	strdeq	r2, [r1], -r0
   12410:	strdeq	r2, [r1], -r0
   12414:	strdeq	r2, [r1], -r0
   12418:	strdeq	r2, [r1], -r0
   1241c:	andeq	r2, r1, ip, lsr #22
   12420:	ldrdeq	r2, [r1], -ip
   12424:	andeq	r2, r1, r8, lsl #23
   12428:	andeq	r2, r1, r8, lsl #23
   1242c:	andeq	r2, r1, r8, lsl #23
   12430:	andeq	r2, r1, r8, lsl #23
   12434:	andeq	r2, r1, r8, lsl #23
   12438:	andeq	r2, r1, r8, lsl #23
   1243c:	andeq	r2, r1, r8, lsl #23
   12440:	andeq	r2, r1, r8, lsl #23
   12444:	andeq	r2, r1, r8, lsl #23
   12448:	andeq	r2, r1, r8, lsl #23
   1244c:	andeq	r2, r1, r8, lsl #23
   12450:	andeq	r2, r1, r8, lsl #23
   12454:	andeq	r2, r1, r8, lsl #23
   12458:	andeq	r2, r1, r8, lsl #23
   1245c:	andeq	r2, r1, r8, lsl #23
   12460:	andeq	r2, r1, r8, lsl #23
   12464:	andeq	r2, r1, r8, lsl #23
   12468:	andeq	r2, r1, r8, lsl #23
   1246c:	andeq	r2, r1, r8, lsl #23
   12470:	andeq	r2, r1, r8, lsl #23
   12474:	andeq	r2, r1, r8, lsl #23
   12478:	andeq	r2, r1, r8, lsl #23
   1247c:	andeq	r2, r1, r8, lsl #23
   12480:	andeq	r2, r1, r8, lsl #23
   12484:	andeq	r2, r1, r8, lsl #23
   12488:	andeq	r2, r1, r8, lsl #23
   1248c:	strdeq	r2, [r1], -r0
   12490:	andeq	r2, r1, ip, asr #16
   12494:	andeq	r2, r1, r8, lsl #23
   12498:	strdeq	r2, [r1], -r0
   1249c:	andeq	r2, r1, r8, lsl #23
   124a0:	strdeq	r2, [r1], -r0
   124a4:	andeq	r2, r1, r8, lsl #23
   124a8:	andeq	r2, r1, r8, lsl #23
   124ac:	andeq	r2, r1, r8, lsl #23
   124b0:	andeq	r2, r1, r8, lsl #23
   124b4:	andeq	r2, r1, r8, lsl #23
   124b8:	andeq	r2, r1, r8, lsl #23
   124bc:	andeq	r2, r1, r8, lsl #23
   124c0:	andeq	r2, r1, r8, lsl #23
   124c4:	andeq	r2, r1, r8, lsl #23
   124c8:	andeq	r2, r1, r8, lsl #23
   124cc:	andeq	r2, r1, r8, lsl #23
   124d0:	andeq	r2, r1, r8, lsl #23
   124d4:	andeq	r2, r1, r8, lsl #23
   124d8:	andeq	r2, r1, r8, lsl #23
   124dc:	andeq	r2, r1, r8, lsl #23
   124e0:	andeq	r2, r1, r8, lsl #23
   124e4:	andeq	r2, r1, r8, lsl #23
   124e8:	andeq	r2, r1, r8, lsl #23
   124ec:	andeq	r2, r1, r8, lsl #23
   124f0:	andeq	r2, r1, r8, lsl #23
   124f4:	andeq	r2, r1, r8, lsl #23
   124f8:	andeq	r2, r1, r8, lsl #23
   124fc:	andeq	r2, r1, r8, lsl #23
   12500:	andeq	r2, r1, r8, lsl #23
   12504:	andeq	r2, r1, r8, lsl #23
   12508:	andeq	r2, r1, r8, lsl #23
   1250c:	andeq	r2, r1, r0, ror #13
   12510:	strdeq	r2, [r1], -r0
   12514:	andeq	r2, r1, r0, ror #13
   12518:	andeq	r2, r1, r0, lsl #14
   1251c:	mov	r3, #1
   12520:	str	r3, [sp, #28]
   12524:	str	r3, [sp, #52]	; 0x34
   12528:	ldr	r3, [pc, #4000]	; 134d0 <strspn@plt+0x255c>
   1252c:	mov	r7, #0
   12530:	str	r3, [sp, #64]	; 0x40
   12534:	mov	r3, #2
   12538:	str	r3, [sp, #152]	; 0x98
   1253c:	b	12240 <strspn@plt+0x12cc>
   12540:	ldr	r3, [sp, #28]
   12544:	cmp	r3, #0
   12548:	beq	126a4 <strspn@plt+0x1730>
   1254c:	mov	r3, #1
   12550:	str	r3, [sp, #52]	; 0x34
   12554:	ldr	r3, [pc, #3956]	; 134d0 <strspn@plt+0x255c>
   12558:	mov	r7, #0
   1255c:	str	r3, [sp, #64]	; 0x40
   12560:	b	12240 <strspn@plt+0x12cc>
   12564:	mov	r3, #1
   12568:	str	r3, [sp, #44]	; 0x2c
   1256c:	str	r3, [sp, #52]	; 0x34
   12570:	str	r3, [sp, #28]
   12574:	b	12528 <strspn@plt+0x15b4>
   12578:	mov	r3, #0
   1257c:	str	r3, [sp, #28]
   12580:	mov	r3, #1
   12584:	str	r3, [sp, #44]	; 0x2c
   12588:	mov	r7, #0
   1258c:	b	12240 <strspn@plt+0x12cc>
   12590:	ldr	r3, [sp, #152]	; 0x98
   12594:	cmp	r3, #10
   12598:	beq	125dc <strspn@plt+0x1668>
   1259c:	mov	r2, #5
   125a0:	ldr	r1, [pc, #3884]	; 134d4 <strspn@plt+0x2560>
   125a4:	mov	r0, #0
   125a8:	bl	10d7c <dcgettext@plt>
   125ac:	ldr	r2, [pc, #3872]	; 134d4 <strspn@plt+0x2560>
   125b0:	cmp	r0, r2
   125b4:	str	r0, [sp, #164]	; 0xa4
   125b8:	beq	135c0 <strspn@plt+0x264c>
   125bc:	mov	r2, #5
   125c0:	ldr	r1, [pc, #3848]	; 134d0 <strspn@plt+0x255c>
   125c4:	mov	r0, #0
   125c8:	bl	10d7c <dcgettext@plt>
   125cc:	ldr	r2, [pc, #3836]	; 134d0 <strspn@plt+0x255c>
   125d0:	cmp	r0, r2
   125d4:	str	r0, [sp, #168]	; 0xa8
   125d8:	beq	135b0 <strspn@plt+0x263c>
   125dc:	ldr	r7, [sp, #28]
   125e0:	cmp	r7, #0
   125e4:	movne	r7, #0
   125e8:	bne	1261c <strspn@plt+0x16a8>
   125ec:	ldr	r3, [sp, #164]	; 0xa4
   125f0:	ldrb	r3, [r3]
   125f4:	cmp	r3, #0
   125f8:	beq	135d0 <strspn@plt+0x265c>
   125fc:	ldr	r2, [sp, #164]	; 0xa4
   12600:	ldr	r1, [sp, #32]
   12604:	cmp	fp, r7
   12608:	strbhi	r3, [r1, r7]
   1260c:	ldrb	r3, [r2, #1]!
   12610:	add	r7, r7, #1
   12614:	cmp	r3, #0
   12618:	bne	12604 <strspn@plt+0x1690>
   1261c:	ldr	r0, [sp, #168]	; 0xa8
   12620:	bl	10e78 <strlen@plt>
   12624:	ldr	r3, [sp, #168]	; 0xa8
   12628:	str	r3, [sp, #64]	; 0x40
   1262c:	mov	r3, #1
   12630:	str	r3, [sp, #44]	; 0x2c
   12634:	str	r0, [sp, #52]	; 0x34
   12638:	b	12240 <strspn@plt+0x12cc>
   1263c:	mov	r3, #1
   12640:	str	r3, [sp, #44]	; 0x2c
   12644:	str	r3, [sp, #52]	; 0x34
   12648:	str	r3, [sp, #28]
   1264c:	ldr	r3, [pc, #3716]	; 134d8 <strspn@plt+0x2564>
   12650:	mov	r7, #0
   12654:	str	r3, [sp, #64]	; 0x40
   12658:	mov	r3, #5
   1265c:	str	r3, [sp, #152]	; 0x98
   12660:	b	12240 <strspn@plt+0x12cc>
   12664:	ldr	r3, [sp, #28]
   12668:	cmp	r3, #0
   1266c:	beq	1336c <strspn@plt+0x23f8>
   12670:	ldr	r3, [sp, #28]
   12674:	mov	r7, #0
   12678:	str	r3, [sp, #44]	; 0x2c
   1267c:	mov	r3, #1
   12680:	str	r3, [sp, #52]	; 0x34
   12684:	ldr	r3, [pc, #3660]	; 134d8 <strspn@plt+0x2564>
   12688:	str	r3, [sp, #64]	; 0x40
   1268c:	b	12240 <strspn@plt+0x12cc>
   12690:	ldr	r3, [sp, #28]
   12694:	cmp	r3, #0
   12698:	mov	r3, #1
   1269c:	streq	r3, [sp, #44]	; 0x2c
   126a0:	bne	12524 <strspn@plt+0x15b0>
   126a4:	cmp	fp, #0
   126a8:	beq	1339c <strspn@plt+0x2428>
   126ac:	ldr	r3, [sp, #32]
   126b0:	mov	r2, #39	; 0x27
   126b4:	mov	r7, #1
   126b8:	strb	r2, [r3]
   126bc:	mov	r3, #0
   126c0:	str	r3, [sp, #28]
   126c4:	mov	r3, #1
   126c8:	str	r3, [sp, #52]	; 0x34
   126cc:	ldr	r3, [pc, #3580]	; 134d0 <strspn@plt+0x255c>
   126d0:	str	r3, [sp, #64]	; 0x40
   126d4:	mov	r3, #2
   126d8:	str	r3, [sp, #152]	; 0x98
   126dc:	b	12240 <strspn@plt+0x12cc>
   126e0:	ldr	r3, [sp, #24]
   126e4:	cmn	r3, #1
   126e8:	beq	13300 <strspn@plt+0x238c>
   126ec:	ldr	r3, [sp, #24]
   126f0:	subs	r3, r3, #1
   126f4:	movne	r3, #1
   126f8:	cmp	r3, #0
   126fc:	bne	12708 <strspn@plt+0x1794>
   12700:	cmp	sl, #0
   12704:	beq	12af4 <strspn@plt+0x1b80>
   12708:	ldr	r3, [sp, #152]	; 0x98
   1270c:	mov	r5, #0
   12710:	sub	r2, r3, #2
   12714:	mov	r8, r5
   12718:	clz	r2, r2
   1271c:	lsr	r2, r2, #5
   12720:	ldr	r3, [sp, #60]	; 0x3c
   12724:	ldr	r1, [sp, #28]
   12728:	orr	r3, r2, r3
   1272c:	eor	r3, r3, #1
   12730:	orr	r3, r1, r3
   12734:	tst	r3, #255	; 0xff
   12738:	bne	12e64 <strspn@plt+0x1ef0>
   1273c:	cmp	r6, #0
   12740:	bne	12890 <strspn@plt+0x191c>
   12744:	ldr	r3, [sp, #40]	; 0x28
   12748:	eor	r8, r8, #1
   1274c:	and	r8, r8, r3
   12750:	add	sl, sl, #1
   12754:	uxtb	r6, r8
   12758:	cmp	r6, #0
   1275c:	beq	12790 <strspn@plt+0x181c>
   12760:	cmp	fp, r7
   12764:	movhi	r2, #39	; 0x27
   12768:	ldrhi	r3, [sp, #32]
   1276c:	strbhi	r2, [r3, r7]
   12770:	add	r3, r7, #1
   12774:	cmp	fp, r3
   12778:	movhi	r1, #39	; 0x27
   1277c:	ldrhi	r2, [sp, #32]
   12780:	add	r7, r7, #2
   12784:	strbhi	r1, [r2, r3]
   12788:	mov	r3, #0
   1278c:	str	r3, [sp, #40]	; 0x28
   12790:	cmp	r7, fp
   12794:	ldrcc	r3, [sp, #32]
   12798:	strbcc	r4, [r3, r7]
   1279c:	ldr	r3, [sp, #36]	; 0x24
   127a0:	cmp	r5, #0
   127a4:	moveq	r3, #0
   127a8:	str	r3, [sp, #36]	; 0x24
   127ac:	ldr	r3, [sp, #24]
   127b0:	add	r7, r7, #1
   127b4:	cmn	r3, #1
   127b8:	bne	1225c <strspn@plt+0x12e8>
   127bc:	ldr	r3, [sp, #56]	; 0x38
   127c0:	ldrb	r5, [r3, sl]
   127c4:	adds	r5, r5, #0
   127c8:	movne	r5, #1
   127cc:	cmp	r5, #0
   127d0:	bne	12270 <strspn@plt+0x12fc>
   127d4:	ldr	r3, [sp, #152]	; 0x98
   127d8:	ldr	r1, [sp, #28]
   127dc:	sub	r3, r3, #2
   127e0:	clz	r3, r3
   127e4:	lsr	r3, r3, #5
   127e8:	and	r9, r1, r3
   127ec:	cmp	r7, #0
   127f0:	movne	r2, #0
   127f4:	andeq	r2, r9, #1
   127f8:	cmp	r2, #0
   127fc:	bne	131d8 <strspn@plt+0x2264>
   12800:	eor	r2, r1, #1
   12804:	ands	r3, r3, r2
   12808:	beq	13694 <strspn@plt+0x2720>
   1280c:	ldr	r2, [sp, #68]	; 0x44
   12810:	cmp	r2, #0
   12814:	beq	13680 <strspn@plt+0x270c>
   12818:	ldr	r3, [sp, #36]	; 0x24
   1281c:	cmp	r3, #0
   12820:	bne	13638 <strspn@plt+0x26c4>
   12824:	ldr	r2, [sp, #72]	; 0x48
   12828:	clz	r3, fp
   1282c:	cmp	r2, #0
   12830:	lsr	r3, r3, #5
   12834:	moveq	r3, #0
   12838:	cmp	r3, #0
   1283c:	beq	135d8 <strspn@plt+0x2664>
   12840:	str	r3, [sp, #68]	; 0x44
   12844:	ldr	fp, [sp, #72]	; 0x48
   12848:	b	121f8 <strspn@plt+0x1284>
   1284c:	ldr	r3, [sp, #152]	; 0x98
   12850:	cmp	r3, #2
   12854:	beq	12ea8 <strspn@plt+0x1f34>
   12858:	ldr	r3, [sp, #44]	; 0x2c
   1285c:	ldr	r2, [sp, #28]
   12860:	and	r2, r3, r2
   12864:	ands	r2, r9, r2
   12868:	bne	12eb4 <strspn@plt+0x1f40>
   1286c:	mov	r4, #92	; 0x5c
   12870:	mov	r3, r4
   12874:	ldr	r1, [sp, #44]	; 0x2c
   12878:	cmp	r1, #0
   1287c:	moveq	r5, #0
   12880:	moveq	r8, r1
   12884:	beq	12720 <strspn@plt+0x17ac>
   12888:	mov	r4, r3
   1288c:	mov	r5, #0
   12890:	ldr	r3, [sp, #28]
   12894:	cmp	r3, #0
   12898:	bne	12e9c <strspn@plt+0x1f28>
   1289c:	ldr	r3, [sp, #40]	; 0x28
   128a0:	eor	r9, r3, #1
   128a4:	and	r9, r9, r2
   128a8:	ands	r9, r9, #255	; 0xff
   128ac:	beq	128f0 <strspn@plt+0x197c>
   128b0:	cmp	fp, r7
   128b4:	movhi	r2, #39	; 0x27
   128b8:	ldrhi	r3, [sp, #32]
   128bc:	str	r9, [sp, #40]	; 0x28
   128c0:	strbhi	r2, [r3, r7]
   128c4:	add	r3, r7, #1
   128c8:	cmp	fp, r3
   128cc:	movhi	r1, #36	; 0x24
   128d0:	ldrhi	r2, [sp, #32]
   128d4:	strbhi	r1, [r2, r3]
   128d8:	add	r3, r7, #2
   128dc:	cmp	fp, r3
   128e0:	add	r7, r7, #3
   128e4:	ldrhi	r2, [sp, #32]
   128e8:	movhi	r1, #39	; 0x27
   128ec:	strbhi	r1, [r2, r3]
   128f0:	cmp	fp, r7
   128f4:	movhi	r2, #92	; 0x5c
   128f8:	ldrhi	r3, [sp, #32]
   128fc:	add	sl, sl, #1
   12900:	strbhi	r2, [r3, r7]
   12904:	add	r7, r7, #1
   12908:	b	12790 <strspn@plt+0x181c>
   1290c:	ldr	r3, [sp, #152]	; 0x98
   12910:	mov	r4, #11
   12914:	sub	r2, r3, #2
   12918:	mov	r3, #118	; 0x76
   1291c:	clz	r2, r2
   12920:	lsr	r2, r2, #5
   12924:	b	12874 <strspn@plt+0x1900>
   12928:	mov	r4, #10
   1292c:	mov	r3, #110	; 0x6e
   12930:	ldr	r2, [sp, #152]	; 0x98
   12934:	ldr	r1, [sp, #28]
   12938:	sub	r2, r2, #2
   1293c:	clz	r2, r2
   12940:	lsr	r2, r2, #5
   12944:	ands	r1, r1, r2
   12948:	beq	12874 <strspn@plt+0x1900>
   1294c:	ldr	sl, [sp, #32]
   12950:	mov	r8, fp
   12954:	mov	r2, r1
   12958:	mov	r3, #2
   1295c:	str	r3, [sp, #152]	; 0x98
   12960:	ldr	r9, [sp, #44]	; 0x2c
   12964:	ldr	r3, [sp, #152]	; 0x98
   12968:	and	r9, r9, r2
   1296c:	tst	r9, #255	; 0xff
   12970:	movne	r3, #4
   12974:	str	r3, [sp, #152]	; 0x98
   12978:	ldr	r3, [sp, #156]	; 0x9c
   1297c:	mov	ip, #0
   12980:	bic	r3, r3, #2
   12984:	str	r3, [sp, #4]
   12988:	ldr	r3, [sp, #168]	; 0xa8
   1298c:	ldr	r2, [sp, #56]	; 0x38
   12990:	str	r3, [sp, #16]
   12994:	ldr	r3, [sp, #164]	; 0xa4
   12998:	mov	r1, r8
   1299c:	str	r3, [sp, #12]
   129a0:	ldr	r3, [sp, #152]	; 0x98
   129a4:	mov	r0, sl
   129a8:	str	r3, [sp]
   129ac:	str	ip, [sp, #8]
   129b0:	ldr	r3, [sp, #24]
   129b4:	bl	1219c <strspn@plt+0x1228>
   129b8:	mov	fp, r0
   129bc:	mov	r0, fp
   129c0:	add	sp, sp, #116	; 0x74
   129c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129c8:	ldr	r3, [sp, #152]	; 0x98
   129cc:	mov	r4, #8
   129d0:	sub	r2, r3, #2
   129d4:	mov	r3, #98	; 0x62
   129d8:	clz	r2, r2
   129dc:	lsr	r2, r2, #5
   129e0:	b	12874 <strspn@plt+0x1900>
   129e4:	ldr	r3, [sp, #152]	; 0x98
   129e8:	mov	r4, #7
   129ec:	sub	r2, r3, #2
   129f0:	mov	r3, #97	; 0x61
   129f4:	clz	r2, r2
   129f8:	lsr	r2, r2, #5
   129fc:	b	12874 <strspn@plt+0x1900>
   12a00:	ldr	r3, [sp, #44]	; 0x2c
   12a04:	cmp	r3, #0
   12a08:	beq	131ec <strspn@plt+0x2278>
   12a0c:	ldr	r3, [sp, #28]
   12a10:	cmp	r3, #0
   12a14:	bne	134c4 <strspn@plt+0x2550>
   12a18:	ldr	r3, [sp, #152]	; 0x98
   12a1c:	sub	r2, r3, #2
   12a20:	ldr	r3, [sp, #40]	; 0x28
   12a24:	clz	r2, r2
   12a28:	eor	r3, r3, #1
   12a2c:	lsr	r2, r2, #5
   12a30:	ands	r3, r2, r3
   12a34:	moveq	r1, r7
   12a38:	beq	12a7c <strspn@plt+0x1b08>
   12a3c:	cmp	fp, r7
   12a40:	movhi	r0, #39	; 0x27
   12a44:	ldrhi	r1, [sp, #32]
   12a48:	str	r3, [sp, #40]	; 0x28
   12a4c:	strbhi	r0, [r1, r7]
   12a50:	add	r1, r7, #1
   12a54:	cmp	fp, r1
   12a58:	movhi	ip, #36	; 0x24
   12a5c:	ldrhi	r0, [sp, #32]
   12a60:	strbhi	ip, [r0, r1]
   12a64:	add	r1, r7, #2
   12a68:	cmp	fp, r1
   12a6c:	movhi	ip, #39	; 0x27
   12a70:	ldrhi	r0, [sp, #32]
   12a74:	strbhi	ip, [r0, r1]
   12a78:	add	r1, r7, #3
   12a7c:	cmp	fp, r1
   12a80:	movhi	r0, #92	; 0x5c
   12a84:	ldrhi	r3, [sp, #32]
   12a88:	add	r7, r1, #1
   12a8c:	strbhi	r0, [r3, r1]
   12a90:	cmp	r8, #0
   12a94:	beq	133d8 <strspn@plt+0x2464>
   12a98:	ldr	r0, [sp, #24]
   12a9c:	add	r3, sl, #1
   12aa0:	cmp	r3, r0
   12aa4:	bcs	13314 <strspn@plt+0x23a0>
   12aa8:	ldr	r0, [sp, #56]	; 0x38
   12aac:	ldrb	r3, [r0, r3]
   12ab0:	sub	r3, r3, #48	; 0x30
   12ab4:	cmp	r3, #9
   12ab8:	bhi	13314 <strspn@plt+0x23a0>
   12abc:	cmp	fp, r7
   12ac0:	movhi	r3, #48	; 0x30
   12ac4:	ldrhi	r0, [sp, #32]
   12ac8:	ldr	r5, [sp, #28]
   12acc:	mov	r4, #48	; 0x30
   12ad0:	strbhi	r3, [r0, r7]
   12ad4:	add	r3, r1, #2
   12ad8:	cmp	fp, r3
   12adc:	movhi	r0, #48	; 0x30
   12ae0:	ldrhi	ip, [sp, #32]
   12ae4:	add	r7, r1, #3
   12ae8:	strbhi	r0, [ip, r3]
   12aec:	b	12720 <strspn@plt+0x17ac>
   12af0:	mov	r5, #0
   12af4:	ldr	r3, [sp, #152]	; 0x98
   12af8:	sub	r2, r3, #2
   12afc:	ldr	r3, [sp, #28]
   12b00:	clz	r2, r2
   12b04:	lsr	r2, r2, #5
   12b08:	ands	r8, r3, r2
   12b0c:	beq	12720 <strspn@plt+0x17ac>
   12b10:	mov	r3, r8
   12b14:	mov	r2, r3
   12b18:	mov	r3, #2
   12b1c:	ldr	sl, [sp, #32]
   12b20:	mov	r8, fp
   12b24:	str	r3, [sp, #152]	; 0x98
   12b28:	b	12960 <strspn@plt+0x19ec>
   12b2c:	ldr	r3, [sp, #152]	; 0x98
   12b30:	cmp	r3, #2
   12b34:	beq	13258 <strspn@plt+0x22e4>
   12b38:	cmp	r3, #5
   12b3c:	beq	13218 <strspn@plt+0x22a4>
   12b40:	mov	r5, #0
   12b44:	sub	r2, r3, #2
   12b48:	mov	r8, r5
   12b4c:	clz	r2, r2
   12b50:	mov	r4, #63	; 0x3f
   12b54:	lsr	r2, r2, #5
   12b58:	b	12720 <strspn@plt+0x17ac>
   12b5c:	ldr	r3, [sp, #152]	; 0x98
   12b60:	cmp	r3, #2
   12b64:	beq	13278 <strspn@plt+0x2304>
   12b68:	mov	r2, #0
   12b6c:	str	r5, [sp, #68]	; 0x44
   12b70:	mov	r8, r2
   12b74:	mov	r4, #39	; 0x27
   12b78:	b	12720 <strspn@plt+0x17ac>
   12b7c:	mov	r4, #13
   12b80:	mov	r3, #114	; 0x72
   12b84:	b	12930 <strspn@plt+0x19bc>
   12b88:	ldr	r3, [sp, #152]	; 0x98
   12b8c:	mov	r8, #0
   12b90:	sub	r2, r3, #2
   12b94:	clz	r2, r2
   12b98:	lsr	r2, r2, #5
   12b9c:	b	12720 <strspn@plt+0x17ac>
   12ba0:	ldr	r3, [sp, #152]	; 0x98
   12ba4:	mov	r4, #12
   12ba8:	sub	r2, r3, #2
   12bac:	mov	r3, #102	; 0x66
   12bb0:	clz	r2, r2
   12bb4:	lsr	r2, r2, #5
   12bb8:	b	12874 <strspn@plt+0x1900>
   12bbc:	mov	r5, r6
   12bc0:	b	12af4 <strspn@plt+0x1b80>
   12bc4:	ldr	r3, [sp, #152]	; 0x98
   12bc8:	sub	r2, r3, #2
   12bcc:	mov	r3, #116	; 0x74
   12bd0:	clz	r2, r2
   12bd4:	lsr	r2, r2, #5
   12bd8:	b	12874 <strspn@plt+0x1900>
   12bdc:	ldr	r8, [sp, #76]	; 0x4c
   12be0:	cmp	r8, #1
   12be4:	bne	13094 <strspn@plt+0x2120>
   12be8:	bl	10e60 <__ctype_b_loc@plt>
   12bec:	sxth	r3, r4
   12bf0:	mov	ip, r8
   12bf4:	lsl	r3, r3, #1
   12bf8:	ldr	r2, [r0]
   12bfc:	ldrh	r3, [r2, r3]
   12c00:	and	r3, r3, #16384	; 0x4000
   12c04:	cmp	r3, #0
   12c08:	movne	r5, #1
   12c0c:	moveq	r5, #0
   12c10:	moveq	r3, #1
   12c14:	movne	r3, #0
   12c18:	ldr	r2, [sp, #44]	; 0x2c
   12c1c:	and	r3, r3, r2
   12c20:	ands	r8, r3, #255	; 0xff
   12c24:	bne	12f28 <strspn@plt+0x1fb4>
   12c28:	ldr	r3, [sp, #152]	; 0x98
   12c2c:	sub	r2, r3, #2
   12c30:	clz	r2, r2
   12c34:	lsr	r2, r2, #5
   12c38:	b	12720 <strspn@plt+0x17ac>
   12c3c:	ldr	r3, [sp, #56]	; 0x38
   12c40:	add	r3, r3, sl
   12c44:	str	r3, [sp, #48]	; 0x30
   12c48:	ldr	r3, [sp, #48]	; 0x30
   12c4c:	mov	r6, #0
   12c50:	ldrb	r4, [r3]
   12c54:	cmp	r4, #126	; 0x7e
   12c58:	ldrls	pc, [pc, r4, lsl #2]
   12c5c:	b	12bdc <strspn@plt+0x1c68>
   12c60:	andeq	r2, r1, r0, lsl #20
   12c64:	ldrdeq	r2, [r1], -ip
   12c68:	ldrdeq	r2, [r1], -ip
   12c6c:	ldrdeq	r2, [r1], -ip
   12c70:	ldrdeq	r2, [r1], -ip
   12c74:	ldrdeq	r2, [r1], -ip
   12c78:	ldrdeq	r2, [r1], -ip
   12c7c:	andeq	r2, r1, r4, ror #19
   12c80:	andeq	r2, r1, r8, asr #19
   12c84:	andeq	r2, r1, ip, asr lr
   12c88:	andeq	r2, r1, r8, lsr #18
   12c8c:	andeq	r2, r1, ip, lsl #18
   12c90:	andeq	r2, r1, r0, lsr #23
   12c94:	andeq	r2, r1, ip, ror fp
   12c98:	ldrdeq	r2, [r1], -ip
   12c9c:	ldrdeq	r2, [r1], -ip
   12ca0:	ldrdeq	r2, [r1], -ip
   12ca4:	ldrdeq	r2, [r1], -ip
   12ca8:	ldrdeq	r2, [r1], -ip
   12cac:	ldrdeq	r2, [r1], -ip
   12cb0:	ldrdeq	r2, [r1], -ip
   12cb4:	ldrdeq	r2, [r1], -ip
   12cb8:	ldrdeq	r2, [r1], -ip
   12cbc:	ldrdeq	r2, [r1], -ip
   12cc0:	ldrdeq	r2, [r1], -ip
   12cc4:	ldrdeq	r2, [r1], -ip
   12cc8:	ldrdeq	r2, [r1], -ip
   12ccc:	ldrdeq	r2, [r1], -ip
   12cd0:	ldrdeq	r2, [r1], -ip
   12cd4:	ldrdeq	r2, [r1], -ip
   12cd8:	ldrdeq	r2, [r1], -ip
   12cdc:	ldrdeq	r2, [r1], -ip
   12ce0:	strdeq	r2, [r1], -r4
   12ce4:	strdeq	r2, [r1], -r0
   12ce8:	strdeq	r2, [r1], -r0
   12cec:	andeq	r2, r1, r0, lsl #14
   12cf0:	strdeq	r2, [r1], -r0
   12cf4:	andeq	r2, r1, r8, lsl #23
   12cf8:	strdeq	r2, [r1], -r0
   12cfc:	andeq	r2, r1, ip, asr fp
   12d00:	strdeq	r2, [r1], -r0
   12d04:	strdeq	r2, [r1], -r0
   12d08:	strdeq	r2, [r1], -r0
   12d0c:	andeq	r2, r1, r8, lsl #23
   12d10:	andeq	r2, r1, r8, lsl #23
   12d14:	andeq	r2, r1, r8, lsl #23
   12d18:	andeq	r2, r1, r8, lsl #23
   12d1c:	andeq	r2, r1, r8, lsl #23
   12d20:	andeq	r2, r1, r8, lsl #23
   12d24:	andeq	r2, r1, r8, lsl #23
   12d28:	andeq	r2, r1, r8, lsl #23
   12d2c:	andeq	r2, r1, r8, lsl #23
   12d30:	andeq	r2, r1, r8, lsl #23
   12d34:	andeq	r2, r1, r8, lsl #23
   12d38:	andeq	r2, r1, r8, lsl #23
   12d3c:	andeq	r2, r1, r8, lsl #23
   12d40:	andeq	r2, r1, r8, lsl #23
   12d44:	andeq	r2, r1, r8, lsl #23
   12d48:	andeq	r2, r1, r8, lsl #23
   12d4c:	strdeq	r2, [r1], -r0
   12d50:	strdeq	r2, [r1], -r0
   12d54:	strdeq	r2, [r1], -r0
   12d58:	strdeq	r2, [r1], -r0
   12d5c:	andeq	r2, r1, ip, lsr #22
   12d60:	ldrdeq	r2, [r1], -ip
   12d64:	andeq	r2, r1, r8, lsl #23
   12d68:	andeq	r2, r1, r8, lsl #23
   12d6c:	andeq	r2, r1, r8, lsl #23
   12d70:	andeq	r2, r1, r8, lsl #23
   12d74:	andeq	r2, r1, r8, lsl #23
   12d78:	andeq	r2, r1, r8, lsl #23
   12d7c:	andeq	r2, r1, r8, lsl #23
   12d80:	andeq	r2, r1, r8, lsl #23
   12d84:	andeq	r2, r1, r8, lsl #23
   12d88:	andeq	r2, r1, r8, lsl #23
   12d8c:	andeq	r2, r1, r8, lsl #23
   12d90:	andeq	r2, r1, r8, lsl #23
   12d94:	andeq	r2, r1, r8, lsl #23
   12d98:	andeq	r2, r1, r8, lsl #23
   12d9c:	andeq	r2, r1, r8, lsl #23
   12da0:	andeq	r2, r1, r8, lsl #23
   12da4:	andeq	r2, r1, r8, lsl #23
   12da8:	andeq	r2, r1, r8, lsl #23
   12dac:	andeq	r2, r1, r8, lsl #23
   12db0:	andeq	r2, r1, r8, lsl #23
   12db4:	andeq	r2, r1, r8, lsl #23
   12db8:	andeq	r2, r1, r8, lsl #23
   12dbc:	andeq	r2, r1, r8, lsl #23
   12dc0:	andeq	r2, r1, r8, lsl #23
   12dc4:	andeq	r2, r1, r8, lsl #23
   12dc8:	andeq	r2, r1, r8, lsl #23
   12dcc:	strdeq	r2, [r1], -r0
   12dd0:	andeq	r2, r1, ip, asr #16
   12dd4:	andeq	r2, r1, r8, lsl #23
   12dd8:	strdeq	r2, [r1], -r0
   12ddc:	andeq	r2, r1, r8, lsl #23
   12de0:	strdeq	r2, [r1], -r0
   12de4:	andeq	r2, r1, r8, lsl #23
   12de8:	andeq	r2, r1, r8, lsl #23
   12dec:	andeq	r2, r1, r8, lsl #23
   12df0:	andeq	r2, r1, r8, lsl #23
   12df4:	andeq	r2, r1, r8, lsl #23
   12df8:	andeq	r2, r1, r8, lsl #23
   12dfc:	andeq	r2, r1, r8, lsl #23
   12e00:	andeq	r2, r1, r8, lsl #23
   12e04:	andeq	r2, r1, r8, lsl #23
   12e08:	andeq	r2, r1, r8, lsl #23
   12e0c:	andeq	r2, r1, r8, lsl #23
   12e10:	andeq	r2, r1, r8, lsl #23
   12e14:	andeq	r2, r1, r8, lsl #23
   12e18:	andeq	r2, r1, r8, lsl #23
   12e1c:	andeq	r2, r1, r8, lsl #23
   12e20:	andeq	r2, r1, r8, lsl #23
   12e24:	andeq	r2, r1, r8, lsl #23
   12e28:	andeq	r2, r1, r8, lsl #23
   12e2c:	andeq	r2, r1, r8, lsl #23
   12e30:	andeq	r2, r1, r8, lsl #23
   12e34:	andeq	r2, r1, r8, lsl #23
   12e38:	andeq	r2, r1, r8, lsl #23
   12e3c:	andeq	r2, r1, r8, lsl #23
   12e40:	andeq	r2, r1, r8, lsl #23
   12e44:	andeq	r2, r1, r8, lsl #23
   12e48:	andeq	r2, r1, r8, lsl #23
   12e4c:	andeq	r2, r1, r0, ror #13
   12e50:	strdeq	r2, [r1], -r0
   12e54:	andeq	r2, r1, r0, ror #13
   12e58:	andeq	r2, r1, r0, lsl #14
   12e5c:	mov	r3, #116	; 0x74
   12e60:	b	12930 <strspn@plt+0x19bc>
   12e64:	ldr	r3, [sp, #160]	; 0xa0
   12e68:	cmp	r3, #0
   12e6c:	beq	1273c <strspn@plt+0x17c8>
   12e70:	lsr	r3, r4, #5
   12e74:	ldr	r0, [sp, #160]	; 0xa0
   12e78:	uxtb	r3, r3
   12e7c:	and	r1, r4, #31
   12e80:	ldr	r0, [r0, r3, lsl #2]
   12e84:	lsr	r3, r0, r1
   12e88:	tst	r3, #1
   12e8c:	beq	1273c <strspn@plt+0x17c8>
   12e90:	ldr	r3, [sp, #28]
   12e94:	cmp	r3, #0
   12e98:	beq	1289c <strspn@plt+0x1928>
   12e9c:	ldr	sl, [sp, #32]
   12ea0:	mov	r8, fp
   12ea4:	b	12960 <strspn@plt+0x19ec>
   12ea8:	ldr	r3, [sp, #28]
   12eac:	cmp	r3, #0
   12eb0:	bne	13404 <strspn@plt+0x2490>
   12eb4:	add	sl, sl, #1
   12eb8:	ldr	r6, [sp, #40]	; 0x28
   12ebc:	mov	r5, #0
   12ec0:	mov	r4, #92	; 0x5c
   12ec4:	b	12758 <strspn@plt+0x17e4>
   12ec8:	cmp	r9, r8
   12ecc:	bne	1313c <strspn@plt+0x21c8>
   12ed0:	ldr	r0, [sp, #100]	; 0x64
   12ed4:	bl	10da0 <iswprint@plt>
   12ed8:	add	r5, r5, r4
   12edc:	cmp	r0, #0
   12ee0:	add	r0, sp, #104	; 0x68
   12ee4:	moveq	r6, #0
   12ee8:	bl	10d58 <mbsinit@plt>
   12eec:	cmp	r0, #0
   12ef0:	beq	130d0 <strspn@plt+0x215c>
   12ef4:	mov	r2, r6
   12ef8:	mov	ip, r5
   12efc:	eor	r5, r2, #1
   12f00:	ldr	r4, [sp, #80]	; 0x50
   12f04:	ldr	r6, [sp, #84]	; 0x54
   12f08:	ldr	r7, [sp, #88]	; 0x58
   12f0c:	uxtb	r5, r5
   12f10:	cmp	ip, #1
   12f14:	bls	13414 <strspn@plt+0x24a0>
   12f18:	ldr	r3, [sp, #44]	; 0x2c
   12f1c:	and	r8, r3, r5
   12f20:	mov	r5, r2
   12f24:	uxtb	r8, r8
   12f28:	add	r2, sl, ip
   12f2c:	ldr	r0, [sp, #48]	; 0x30
   12f30:	mov	r1, #0
   12f34:	str	r5, [sp, #48]	; 0x30
   12f38:	ldr	r9, [sp, #28]
   12f3c:	ldr	ip, [sp, #40]	; 0x28
   12f40:	ldr	r3, [sp, #32]
   12f44:	ldr	r5, [sp, #152]	; 0x98
   12f48:	b	13004 <strspn@plt+0x2090>
   12f4c:	cmp	r9, #0
   12f50:	bne	13328 <strspn@plt+0x23b4>
   12f54:	eor	r1, ip, #1
   12f58:	cmp	r5, #2
   12f5c:	movne	r1, #0
   12f60:	andeq	r1, r1, #1
   12f64:	cmp	r1, #0
   12f68:	beq	12fa0 <strspn@plt+0x202c>
   12f6c:	cmp	fp, r7
   12f70:	movhi	ip, #39	; 0x27
   12f74:	strbhi	ip, [r3, r7]
   12f78:	add	ip, r7, #1
   12f7c:	cmp	fp, ip
   12f80:	movhi	lr, #36	; 0x24
   12f84:	strbhi	lr, [r3, ip]
   12f88:	add	ip, r7, #2
   12f8c:	cmp	fp, ip
   12f90:	movhi	lr, #39	; 0x27
   12f94:	strbhi	lr, [r3, ip]
   12f98:	add	r7, r7, #3
   12f9c:	mov	ip, r1
   12fa0:	cmp	fp, r7
   12fa4:	movhi	r1, #92	; 0x5c
   12fa8:	strbhi	r1, [r3, r7]
   12fac:	add	r1, r7, #1
   12fb0:	cmp	fp, r1
   12fb4:	lsrhi	lr, r4, #6
   12fb8:	addhi	lr, lr, #48	; 0x30
   12fbc:	strbhi	lr, [r3, r1]
   12fc0:	add	lr, r7, #2
   12fc4:	cmp	fp, lr
   12fc8:	lsrhi	r1, r4, #3
   12fcc:	andhi	r1, r1, #7
   12fd0:	addhi	r1, r1, #48	; 0x30
   12fd4:	add	sl, sl, #1
   12fd8:	strbhi	r1, [r3, lr]
   12fdc:	and	r4, r4, #7
   12fe0:	cmp	r2, sl
   12fe4:	add	r4, r4, #48	; 0x30
   12fe8:	add	r7, r7, #3
   12fec:	bls	1334c <strspn@plt+0x23d8>
   12ff0:	mov	r1, r8
   12ff4:	cmp	fp, r7
   12ff8:	strbhi	r4, [r3, r7]
   12ffc:	ldrb	r4, [r0, #1]!
   13000:	add	r7, r7, #1
   13004:	cmp	r8, #0
   13008:	bne	12f4c <strspn@plt+0x1fd8>
   1300c:	cmp	r6, #0
   13010:	bne	13060 <strspn@plt+0x20ec>
   13014:	eor	r6, r1, #1
   13018:	and	r6, r6, ip
   1301c:	add	sl, sl, #1
   13020:	cmp	r2, sl
   13024:	uxtb	r6, r6
   13028:	bls	13088 <strspn@plt+0x2114>
   1302c:	cmp	r6, #0
   13030:	beq	12ff4 <strspn@plt+0x2080>
   13034:	cmp	fp, r7
   13038:	movhi	ip, #39	; 0x27
   1303c:	strbhi	ip, [r3, r7]
   13040:	add	ip, r7, #1
   13044:	cmp	fp, ip
   13048:	movhi	lr, #39	; 0x27
   1304c:	strbhi	lr, [r3, ip]
   13050:	add	r7, r7, #2
   13054:	mov	r6, r8
   13058:	mov	ip, r8
   1305c:	b	12ff4 <strspn@plt+0x2080>
   13060:	cmp	fp, r7
   13064:	eor	r6, r1, #1
   13068:	movhi	lr, #92	; 0x5c
   1306c:	and	r6, r6, ip
   13070:	add	sl, sl, #1
   13074:	strbhi	lr, [r3, r7]
   13078:	cmp	r2, sl
   1307c:	add	r7, r7, #1
   13080:	uxtb	r6, r6
   13084:	bhi	1302c <strspn@plt+0x20b8>
   13088:	str	ip, [sp, #40]	; 0x28
   1308c:	ldr	r5, [sp, #48]	; 0x30
   13090:	b	12758 <strspn@plt+0x17e4>
   13094:	ldr	r3, [sp, #24]
   13098:	cmn	r3, #1
   1309c:	mov	r3, #0
   130a0:	str	r3, [sp, #104]	; 0x68
   130a4:	str	r3, [sp, #108]	; 0x6c
   130a8:	beq	133c8 <strspn@plt+0x2454>
   130ac:	mov	r2, r5
   130b0:	mov	r3, #0
   130b4:	str	r7, [sp, #88]	; 0x58
   130b8:	ldr	r7, [sp, #152]	; 0x98
   130bc:	str	r5, [sp, #92]	; 0x5c
   130c0:	str	r6, [sp, #84]	; 0x54
   130c4:	mov	r5, r3
   130c8:	mov	r6, r2
   130cc:	str	r4, [sp, #80]	; 0x50
   130d0:	ldr	r3, [sp, #56]	; 0x38
   130d4:	add	r9, sl, r5
   130d8:	add	r8, r3, r9
   130dc:	ldr	r3, [sp, #24]
   130e0:	mov	r1, r8
   130e4:	sub	r2, r3, r9
   130e8:	add	r0, sp, #100	; 0x64
   130ec:	add	r3, sp, #104	; 0x68
   130f0:	bl	14d90 <strspn@plt+0x3e1c>
   130f4:	subs	r4, r0, #0
   130f8:	beq	134a0 <strspn@plt+0x252c>
   130fc:	cmn	r4, #1
   13100:	beq	13480 <strspn@plt+0x250c>
   13104:	cmn	r4, #2
   13108:	beq	13420 <strspn@plt+0x24ac>
   1310c:	ldr	r2, [sp, #28]
   13110:	cmp	r7, #2
   13114:	movne	r2, #0
   13118:	andeq	r2, r2, #1
   1311c:	cmp	r2, #0
   13120:	beq	12ed0 <strspn@plt+0x1f5c>
   13124:	cmp	r4, #1
   13128:	beq	12ed0 <strspn@plt+0x1f5c>
   1312c:	sub	r3, r4, #1
   13130:	add	r9, r3, r9
   13134:	ldr	r3, [sp, #56]	; 0x38
   13138:	add	r9, r3, r9
   1313c:	ldrb	r3, [r8, #1]!
   13140:	sub	r3, r3, #91	; 0x5b
   13144:	cmp	r3, #33	; 0x21
   13148:	ldrls	pc, [pc, r3, lsl #2]
   1314c:	b	12ec8 <strspn@plt+0x1f54>
   13150:	ldrdeq	r3, [r1], -r8
   13154:	ldrdeq	r3, [r1], -r8
   13158:	andeq	r2, r1, r8, asr #29
   1315c:	ldrdeq	r3, [r1], -r8
   13160:	andeq	r2, r1, r8, asr #29
   13164:	ldrdeq	r3, [r1], -r8
   13168:	andeq	r2, r1, r8, asr #29
   1316c:	andeq	r2, r1, r8, asr #29
   13170:	andeq	r2, r1, r8, asr #29
   13174:	andeq	r2, r1, r8, asr #29
   13178:	andeq	r2, r1, r8, asr #29
   1317c:	andeq	r2, r1, r8, asr #29
   13180:	andeq	r2, r1, r8, asr #29
   13184:	andeq	r2, r1, r8, asr #29
   13188:	andeq	r2, r1, r8, asr #29
   1318c:	andeq	r2, r1, r8, asr #29
   13190:	andeq	r2, r1, r8, asr #29
   13194:	andeq	r2, r1, r8, asr #29
   13198:	andeq	r2, r1, r8, asr #29
   1319c:	andeq	r2, r1, r8, asr #29
   131a0:	andeq	r2, r1, r8, asr #29
   131a4:	andeq	r2, r1, r8, asr #29
   131a8:	andeq	r2, r1, r8, asr #29
   131ac:	andeq	r2, r1, r8, asr #29
   131b0:	andeq	r2, r1, r8, asr #29
   131b4:	andeq	r2, r1, r8, asr #29
   131b8:	andeq	r2, r1, r8, asr #29
   131bc:	andeq	r2, r1, r8, asr #29
   131c0:	andeq	r2, r1, r8, asr #29
   131c4:	andeq	r2, r1, r8, asr #29
   131c8:	andeq	r2, r1, r8, asr #29
   131cc:	andeq	r2, r1, r8, asr #29
   131d0:	andeq	r2, r1, r8, asr #29
   131d4:	ldrdeq	r3, [r1], -r8
   131d8:	mov	r3, #2
   131dc:	ldr	sl, [sp, #32]
   131e0:	mov	r8, fp
   131e4:	str	r3, [sp, #152]	; 0x98
   131e8:	b	12960 <strspn@plt+0x19ec>
   131ec:	ldr	r3, [sp, #156]	; 0x9c
   131f0:	tst	r3, #1
   131f4:	bne	13320 <strspn@plt+0x23ac>
   131f8:	ldr	r3, [sp, #152]	; 0x98
   131fc:	ldr	r4, [sp, #44]	; 0x2c
   13200:	sub	r2, r3, #2
   13204:	mov	r5, #0
   13208:	clz	r2, r2
   1320c:	mov	r8, r4
   13210:	lsr	r2, r2, #5
   13214:	b	12720 <strspn@plt+0x17ac>
   13218:	ldr	r3, [sp, #156]	; 0x9c
   1321c:	ands	r9, r3, #4
   13220:	beq	13358 <strspn@plt+0x23e4>
   13224:	ldr	r2, [sp, #24]
   13228:	add	r3, sl, #2
   1322c:	cmp	r3, r2
   13230:	bcs	13244 <strspn@plt+0x22d0>
   13234:	ldr	r2, [sp, #48]	; 0x30
   13238:	ldrb	r4, [r2, #1]
   1323c:	cmp	r4, #63	; 0x3f
   13240:	beq	134e0 <strspn@plt+0x256c>
   13244:	mov	r2, #0
   13248:	mov	r8, r2
   1324c:	mov	r5, r2
   13250:	mov	r4, #63	; 0x3f
   13254:	b	12720 <strspn@plt+0x17ac>
   13258:	ldr	r3, [sp, #28]
   1325c:	cmp	r3, #0
   13260:	bne	13584 <strspn@plt+0x2610>
   13264:	mov	r2, r5
   13268:	mov	r8, r3
   1326c:	mov	r5, #0
   13270:	mov	r4, #63	; 0x3f
   13274:	b	12720 <strspn@plt+0x17ac>
   13278:	ldr	r3, [sp, #28]
   1327c:	cmp	r3, #0
   13280:	bne	13584 <strspn@plt+0x2610>
   13284:	ldr	r2, [sp, #72]	; 0x48
   13288:	adds	r3, fp, #0
   1328c:	movne	r3, #1
   13290:	cmp	r2, #0
   13294:	movne	r3, #0
   13298:	cmp	r3, #0
   1329c:	strne	fp, [sp, #72]	; 0x48
   132a0:	movne	fp, #0
   132a4:	bne	132e0 <strspn@plt+0x236c>
   132a8:	cmp	fp, r7
   132ac:	movhi	r2, #39	; 0x27
   132b0:	ldrhi	r3, [sp, #32]
   132b4:	strbhi	r2, [r3, r7]
   132b8:	add	r3, r7, #1
   132bc:	cmp	fp, r3
   132c0:	movhi	r1, #92	; 0x5c
   132c4:	ldrhi	r2, [sp, #32]
   132c8:	strbhi	r1, [r2, r3]
   132cc:	add	r3, r7, #2
   132d0:	cmp	fp, r3
   132d4:	movhi	r1, #39	; 0x27
   132d8:	ldrhi	r2, [sp, #32]
   132dc:	strbhi	r1, [r2, r3]
   132e0:	ldr	r3, [sp, #28]
   132e4:	add	r7, r7, #3
   132e8:	mov	r2, r5
   132ec:	mov	r8, r3
   132f0:	str	r5, [sp, #68]	; 0x44
   132f4:	str	r3, [sp, #40]	; 0x28
   132f8:	mov	r4, #39	; 0x27
   132fc:	b	12720 <strspn@plt+0x17ac>
   13300:	ldr	r3, [sp, #56]	; 0x38
   13304:	ldrb	r3, [r3, #1]
   13308:	adds	r3, r3, #0
   1330c:	movne	r3, #1
   13310:	b	126f8 <strspn@plt+0x1784>
   13314:	ldr	r5, [sp, #28]
   13318:	mov	r4, #48	; 0x30
   1331c:	b	12720 <strspn@plt+0x17ac>
   13320:	add	sl, sl, #1
   13324:	b	12250 <strspn@plt+0x12dc>
   13328:	mov	sl, r3
   1332c:	ldr	r3, [sp, #28]
   13330:	mov	r8, fp
   13334:	str	r3, [sp, #44]	; 0x2c
   13338:	ldr	r3, [sp, #152]	; 0x98
   1333c:	sub	r2, r3, #2
   13340:	clz	r2, r2
   13344:	lsr	r2, r2, #5
   13348:	b	12960 <strspn@plt+0x19ec>
   1334c:	str	ip, [sp, #40]	; 0x28
   13350:	ldr	r5, [sp, #48]	; 0x30
   13354:	b	12790 <strspn@plt+0x181c>
   13358:	mov	r2, r9
   1335c:	mov	r8, r9
   13360:	mov	r5, #0
   13364:	mov	r4, #63	; 0x3f
   13368:	b	12720 <strspn@plt+0x17ac>
   1336c:	cmp	fp, #0
   13370:	beq	133e8 <strspn@plt+0x2474>
   13374:	ldr	r1, [sp, #32]
   13378:	mov	r3, #34	; 0x22
   1337c:	mov	r2, #1
   13380:	strb	r3, [r1]
   13384:	ldr	r3, [pc, #332]	; 134d8 <strspn@plt+0x2564>
   13388:	str	r2, [sp, #52]	; 0x34
   1338c:	mov	r7, r2
   13390:	str	r2, [sp, #44]	; 0x2c
   13394:	str	r3, [sp, #64]	; 0x40
   13398:	b	12240 <strspn@plt+0x12cc>
   1339c:	ldr	r3, [pc, #300]	; 134d0 <strspn@plt+0x255c>
   133a0:	str	r3, [sp, #64]	; 0x40
   133a4:	mov	r3, #0
   133a8:	str	r3, [sp, #28]
   133ac:	mov	r3, #1
   133b0:	str	r3, [sp, #52]	; 0x34
   133b4:	mov	r7, r3
   133b8:	mov	r3, #2
   133bc:	str	r3, [sp, #152]	; 0x98
   133c0:	b	12240 <strspn@plt+0x12cc>
   133c4:	bl	10f50 <abort@plt>
   133c8:	ldr	r0, [sp, #56]	; 0x38
   133cc:	bl	10e78 <strlen@plt>
   133d0:	str	r0, [sp, #24]
   133d4:	b	130ac <strspn@plt+0x2138>
   133d8:	mov	r5, r8
   133dc:	mov	r4, #48	; 0x30
   133e0:	ldr	r8, [sp, #44]	; 0x2c
   133e4:	b	12720 <strspn@plt+0x17ac>
   133e8:	mov	r3, #1
   133ec:	str	r3, [sp, #52]	; 0x34
   133f0:	mov	r7, r3
   133f4:	str	r3, [sp, #44]	; 0x2c
   133f8:	ldr	r3, [pc, #216]	; 134d8 <strspn@plt+0x2564>
   133fc:	str	r3, [sp, #64]	; 0x40
   13400:	b	12240 <strspn@plt+0x12cc>
   13404:	ldr	sl, [sp, #32]
   13408:	mov	r8, fp
   1340c:	mov	r2, r3
   13410:	b	12960 <strspn@plt+0x19ec>
   13414:	mov	r3, r5
   13418:	mov	r5, r2
   1341c:	b	12c18 <strspn@plt+0x1ca4>
   13420:	ldr	r1, [sp, #24]
   13424:	mov	r2, r5
   13428:	cmp	r1, r9
   1342c:	mov	ip, r5
   13430:	ldr	r4, [sp, #80]	; 0x50
   13434:	ldr	r5, [sp, #92]	; 0x5c
   13438:	ldr	r6, [sp, #84]	; 0x54
   1343c:	ldr	r7, [sp, #88]	; 0x58
   13440:	bls	13474 <strspn@plt+0x2500>
   13444:	ldrb	r3, [r8]
   13448:	cmp	r3, #0
   1344c:	bne	13460 <strspn@plt+0x24ec>
   13450:	b	13478 <strspn@plt+0x2504>
   13454:	ldrb	r3, [r8, #1]!
   13458:	cmp	r3, #0
   1345c:	beq	13578 <strspn@plt+0x2604>
   13460:	add	r2, r2, #1
   13464:	add	r3, sl, r2
   13468:	cmp	r1, r3
   1346c:	bhi	13454 <strspn@plt+0x24e0>
   13470:	mov	ip, r2
   13474:	mov	r3, #0
   13478:	mov	r2, r3
   1347c:	b	12f10 <strspn@plt+0x1f9c>
   13480:	mov	r3, #0
   13484:	mov	ip, r5
   13488:	ldr	r4, [sp, #80]	; 0x50
   1348c:	ldr	r5, [sp, #92]	; 0x5c
   13490:	ldr	r6, [sp, #84]	; 0x54
   13494:	ldr	r7, [sp, #88]	; 0x58
   13498:	mov	r2, r3
   1349c:	b	12f10 <strspn@plt+0x1f9c>
   134a0:	mov	r3, r6
   134a4:	mov	ip, r5
   134a8:	eor	r5, r3, #1
   134ac:	mov	r2, r6
   134b0:	ldr	r4, [sp, #80]	; 0x50
   134b4:	ldr	r6, [sp, #84]	; 0x54
   134b8:	ldr	r7, [sp, #88]	; 0x58
   134bc:	uxtb	r5, r5
   134c0:	b	12f10 <strspn@plt+0x1f9c>
   134c4:	ldr	sl, [sp, #32]
   134c8:	mov	r8, fp
   134cc:	b	13334 <strspn@plt+0x23c0>
   134d0:	andeq	r5, r1, r8, asr #31
   134d4:	andeq	r5, r1, ip, asr #31
   134d8:	andeq	r5, r1, r4, asr #31
   134dc:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   134e0:	ldr	r2, [sp, #56]	; 0x38
   134e4:	ldrb	r1, [r2, r3]
   134e8:	sub	r2, r1, #33	; 0x21
   134ec:	uxtb	r2, r2
   134f0:	cmp	r2, #29
   134f4:	bhi	13594 <strspn@plt+0x2620>
   134f8:	ldr	r0, [pc, #-36]	; 134dc <strspn@plt+0x2568>
   134fc:	mov	ip, #1
   13500:	ands	r2, r0, ip, lsl r2
   13504:	beq	135a4 <strspn@plt+0x2630>
   13508:	ldr	r2, [sp, #28]
   1350c:	cmp	r2, #0
   13510:	bne	136a4 <strspn@plt+0x2730>
   13514:	cmp	fp, r7
   13518:	ldr	r8, [sp, #28]
   1351c:	ldrhi	r2, [sp, #32]
   13520:	mov	sl, r3
   13524:	mov	r5, r8
   13528:	strbhi	r4, [r2, r7]
   1352c:	add	r2, r7, #1
   13530:	cmp	fp, r2
   13534:	movhi	r0, #34	; 0x22
   13538:	ldrhi	ip, [sp, #32]
   1353c:	mov	r4, r1
   13540:	strbhi	r0, [ip, r2]
   13544:	add	r2, r7, #2
   13548:	cmp	fp, r2
   1354c:	movhi	r0, #34	; 0x22
   13550:	ldrhi	ip, [sp, #32]
   13554:	strbhi	r0, [ip, r2]
   13558:	add	r2, r7, #3
   1355c:	cmp	fp, r2
   13560:	movhi	r0, #63	; 0x3f
   13564:	ldrhi	ip, [sp, #32]
   13568:	add	r7, r7, #4
   1356c:	strbhi	r0, [ip, r2]
   13570:	mov	r2, r8
   13574:	b	12720 <strspn@plt+0x17ac>
   13578:	mov	ip, r2
   1357c:	mov	r2, r3
   13580:	b	12f10 <strspn@plt+0x1f9c>
   13584:	ldr	sl, [sp, #32]
   13588:	mov	r8, fp
   1358c:	ldr	r2, [sp, #28]
   13590:	b	12960 <strspn@plt+0x19ec>
   13594:	mov	r2, #0
   13598:	mov	r8, r2
   1359c:	mov	r5, r2
   135a0:	b	12720 <strspn@plt+0x17ac>
   135a4:	mov	r8, r2
   135a8:	mov	r5, #0
   135ac:	b	12720 <strspn@plt+0x17ac>
   135b0:	ldr	r1, [sp, #152]	; 0x98
   135b4:	bl	1207c <strspn@plt+0x1108>
   135b8:	str	r0, [sp, #168]	; 0xa8
   135bc:	b	125dc <strspn@plt+0x1668>
   135c0:	ldr	r1, [sp, #152]	; 0x98
   135c4:	bl	1207c <strspn@plt+0x1108>
   135c8:	str	r0, [sp, #164]	; 0xa4
   135cc:	b	125bc <strspn@plt+0x1648>
   135d0:	ldr	r7, [sp, #28]
   135d4:	b	1261c <strspn@plt+0x16a8>
   135d8:	ldr	sl, [sp, #32]
   135dc:	ldr	r2, [sp, #68]	; 0x44
   135e0:	mov	r8, fp
   135e4:	mov	fp, r7
   135e8:	ldr	r3, [sp, #64]	; 0x40
   135ec:	cmp	r3, #0
   135f0:	moveq	r2, #0
   135f4:	andne	r2, r2, #1
   135f8:	cmp	r2, #0
   135fc:	beq	13628 <strspn@plt+0x26b4>
   13600:	mov	r2, r3
   13604:	ldrb	r3, [r3]
   13608:	cmp	r3, #0
   1360c:	beq	13628 <strspn@plt+0x26b4>
   13610:	cmp	r8, fp
   13614:	strbhi	r3, [sl, fp]
   13618:	ldrb	r3, [r2, #1]!
   1361c:	add	fp, fp, #1
   13620:	cmp	r3, #0
   13624:	bne	13610 <strspn@plt+0x269c>
   13628:	cmp	r8, fp
   1362c:	movhi	r3, #0
   13630:	strbhi	r3, [sl, fp]
   13634:	b	129bc <strspn@plt+0x1a48>
   13638:	ldr	r3, [sp, #168]	; 0xa8
   1363c:	ldr	sl, [sp, #32]
   13640:	str	r3, [sp, #16]
   13644:	ldr	r3, [sp, #164]	; 0xa4
   13648:	mov	ip, #5
   1364c:	str	r3, [sp, #12]
   13650:	ldr	r3, [sp, #160]	; 0xa0
   13654:	ldr	r2, [sp, #56]	; 0x38
   13658:	str	r3, [sp, #8]
   1365c:	ldr	r3, [sp, #156]	; 0x9c
   13660:	ldr	r1, [sp, #72]	; 0x48
   13664:	str	r3, [sp, #4]
   13668:	mov	r0, sl
   1366c:	ldr	r3, [sp, #24]
   13670:	str	ip, [sp]
   13674:	bl	1219c <strspn@plt+0x1228>
   13678:	mov	fp, r0
   1367c:	b	129bc <strspn@plt+0x1a48>
   13680:	mov	r8, fp
   13684:	ldr	sl, [sp, #32]
   13688:	mov	fp, r7
   1368c:	mov	r2, r3
   13690:	b	135e8 <strspn@plt+0x2674>
   13694:	mov	r8, fp
   13698:	ldr	sl, [sp, #32]
   1369c:	mov	fp, r7
   136a0:	b	135e8 <strspn@plt+0x2674>
   136a4:	ldr	sl, [sp, #32]
   136a8:	mov	r8, fp
   136ac:	b	12978 <strspn@plt+0x1a04>
   136b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   136b4:	sub	sp, sp, #52	; 0x34
   136b8:	mov	r4, r0
   136bc:	mov	r5, r3
   136c0:	mov	sl, r1
   136c4:	mov	fp, r2
   136c8:	bl	10e90 <__errno_location@plt>
   136cc:	ldr	r7, [pc, #412]	; 13870 <strspn@plt+0x28fc>
   136d0:	cmn	r4, #-2147483647	; 0x80000001
   136d4:	ldr	r6, [r7]
   136d8:	mov	r8, r0
   136dc:	movne	r0, #0
   136e0:	moveq	r0, #1
   136e4:	ldr	r3, [r8]
   136e8:	orrs	r0, r0, r4, lsr #31
   136ec:	str	r3, [sp, #24]
   136f0:	bne	1386c <strspn@plt+0x28f8>
   136f4:	ldr	r2, [r7, #4]
   136f8:	cmp	r4, r2
   136fc:	blt	1375c <strspn@plt+0x27e8>
   13700:	add	r9, r7, #8
   13704:	cmp	r6, r9
   13708:	str	r2, [sp, #44]	; 0x2c
   1370c:	beq	1383c <strspn@plt+0x28c8>
   13710:	mov	r3, #8
   13714:	sub	r2, r4, r2
   13718:	mov	r0, r6
   1371c:	str	r3, [sp]
   13720:	add	r2, r2, #1
   13724:	mvn	r3, #-2147483648	; 0x80000000
   13728:	add	r1, sp, #44	; 0x2c
   1372c:	bl	14890 <strspn@plt+0x391c>
   13730:	mov	r6, r0
   13734:	str	r0, [r7]
   13738:	ldr	r0, [r7, #4]
   1373c:	ldr	r2, [sp, #44]	; 0x2c
   13740:	mov	r1, #0
   13744:	sub	r2, r2, r0
   13748:	add	r0, r6, r0, lsl #3
   1374c:	lsl	r2, r2, #3
   13750:	bl	10eb4 <memset@plt>
   13754:	ldr	r3, [sp, #44]	; 0x2c
   13758:	str	r3, [r7, #4]
   1375c:	add	r3, r6, r4, lsl #3
   13760:	ldr	r1, [r5, #4]
   13764:	ldr	r7, [r3, #4]
   13768:	ldr	r9, [r6, r4, lsl #3]
   1376c:	ldr	r2, [r5, #40]	; 0x28
   13770:	ldr	ip, [r5, #44]	; 0x2c
   13774:	add	r0, r5, #8
   13778:	str	r3, [sp, #28]
   1377c:	ldr	r3, [r5]
   13780:	orr	r1, r1, #1
   13784:	mov	lr, r0
   13788:	str	r1, [sp, #32]
   1378c:	str	r0, [sp, #36]	; 0x24
   13790:	str	r1, [sp, #4]
   13794:	str	r2, [sp, #12]
   13798:	str	r3, [sp]
   1379c:	mov	r0, r7
   137a0:	mov	r1, r9
   137a4:	str	ip, [sp, #16]
   137a8:	str	lr, [sp, #8]
   137ac:	mov	r3, fp
   137b0:	mov	r2, sl
   137b4:	bl	1219c <strspn@plt+0x1228>
   137b8:	cmp	r9, r0
   137bc:	bhi	13828 <strspn@plt+0x28b4>
   137c0:	ldr	r3, [pc, #172]	; 13874 <strspn@plt+0x2900>
   137c4:	add	r9, r0, #1
   137c8:	cmp	r7, r3
   137cc:	str	r9, [r6, r4, lsl #3]
   137d0:	beq	137dc <strspn@plt+0x2868>
   137d4:	mov	r0, r7
   137d8:	bl	11ea0 <strspn@plt+0xf2c>
   137dc:	mov	r0, r9
   137e0:	bl	1472c <strspn@plt+0x37b8>
   137e4:	ldr	lr, [sp, #28]
   137e8:	ldr	ip, [r5, #44]	; 0x2c
   137ec:	ldr	r4, [r5, #40]	; 0x28
   137f0:	mov	r3, fp
   137f4:	mov	r2, sl
   137f8:	mov	r1, r9
   137fc:	str	r0, [lr, #4]
   13800:	ldr	lr, [r5]
   13804:	ldr	r5, [sp, #36]	; 0x24
   13808:	str	ip, [sp, #16]
   1380c:	str	r5, [sp, #8]
   13810:	ldr	r5, [sp, #32]
   13814:	str	r4, [sp, #12]
   13818:	str	r5, [sp, #4]
   1381c:	str	lr, [sp]
   13820:	mov	r7, r0
   13824:	bl	1219c <strspn@plt+0x1228>
   13828:	ldr	r3, [sp, #24]
   1382c:	mov	r0, r7
   13830:	str	r3, [r8]
   13834:	add	sp, sp, #52	; 0x34
   13838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1383c:	mov	r3, #8
   13840:	sub	r2, r4, r2
   13844:	str	r3, [sp]
   13848:	add	r1, sp, #44	; 0x2c
   1384c:	add	r2, r2, #1
   13850:	mvn	r3, #-2147483648	; 0x80000000
   13854:	bl	14890 <strspn@plt+0x391c>
   13858:	mov	r6, r0
   1385c:	ldm	r9, {r0, r1}
   13860:	str	r6, [r7]
   13864:	stm	r6, {r0, r1}
   13868:	b	13738 <strspn@plt+0x27c4>
   1386c:	bl	10f50 <abort@plt>
   13870:	strdeq	r7, [r2], -ip
   13874:	andeq	r7, r2, ip, ror #2
   13878:	push	{r4, r5, r6, lr}
   1387c:	mov	r5, r0
   13880:	bl	10e90 <__errno_location@plt>
   13884:	cmp	r5, #0
   13888:	mov	r1, #48	; 0x30
   1388c:	mov	r4, r0
   13890:	ldr	r0, [pc, #16]	; 138a8 <strspn@plt+0x2934>
   13894:	ldr	r6, [r4]
   13898:	movne	r0, r5
   1389c:	bl	14b8c <strspn@plt+0x3c18>
   138a0:	str	r6, [r4]
   138a4:	pop	{r4, r5, r6, pc}
   138a8:	andeq	r7, r2, ip, ror #4
   138ac:	ldr	r3, [pc, #12]	; 138c0 <strspn@plt+0x294c>
   138b0:	cmp	r0, #0
   138b4:	moveq	r0, r3
   138b8:	ldr	r0, [r0]
   138bc:	bx	lr
   138c0:	andeq	r7, r2, ip, ror #4
   138c4:	ldr	r3, [pc, #12]	; 138d8 <strspn@plt+0x2964>
   138c8:	cmp	r0, #0
   138cc:	moveq	r0, r3
   138d0:	str	r1, [r0]
   138d4:	bx	lr
   138d8:	andeq	r7, r2, ip, ror #4
   138dc:	ldr	r3, [pc, #52]	; 13918 <strspn@plt+0x29a4>
   138e0:	cmp	r0, #0
   138e4:	moveq	r0, r3
   138e8:	add	r3, r0, #8
   138ec:	push	{lr}		; (str lr, [sp, #-4]!)
   138f0:	lsr	lr, r1, #5
   138f4:	and	r1, r1, #31
   138f8:	ldr	ip, [r3, lr, lsl #2]
   138fc:	lsr	r0, ip, r1
   13900:	eor	r2, r2, r0
   13904:	and	r2, r2, #1
   13908:	and	r0, r0, #1
   1390c:	eor	r1, ip, r2, lsl r1
   13910:	str	r1, [r3, lr, lsl #2]
   13914:	pop	{pc}		; (ldr pc, [sp], #4)
   13918:	andeq	r7, r2, ip, ror #4
   1391c:	ldr	r3, [pc, #16]	; 13934 <strspn@plt+0x29c0>
   13920:	cmp	r0, #0
   13924:	movne	r3, r0
   13928:	ldr	r0, [r3, #4]
   1392c:	str	r1, [r3, #4]
   13930:	bx	lr
   13934:	andeq	r7, r2, ip, ror #4
   13938:	ldr	r3, [pc, #44]	; 1396c <strspn@plt+0x29f8>
   1393c:	cmp	r0, #0
   13940:	moveq	r0, r3
   13944:	mov	ip, #10
   13948:	cmp	r2, #0
   1394c:	cmpne	r1, #0
   13950:	str	ip, [r0]
   13954:	beq	13964 <strspn@plt+0x29f0>
   13958:	str	r1, [r0, #40]	; 0x28
   1395c:	str	r2, [r0, #44]	; 0x2c
   13960:	bx	lr
   13964:	push	{r4, lr}
   13968:	bl	10f50 <abort@plt>
   1396c:	andeq	r7, r2, ip, ror #4
   13970:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13974:	sub	sp, sp, #24
   13978:	ldr	ip, [pc, #108]	; 139ec <strspn@plt+0x2a78>
   1397c:	ldr	r4, [sp, #56]	; 0x38
   13980:	mov	r9, r2
   13984:	cmp	r4, #0
   13988:	moveq	r4, ip
   1398c:	mov	sl, r3
   13990:	mov	r7, r0
   13994:	mov	r8, r1
   13998:	bl	10e90 <__errno_location@plt>
   1399c:	ldr	r3, [r4, #44]	; 0x2c
   139a0:	mov	r1, r8
   139a4:	ldr	r6, [r0]
   139a8:	str	r3, [sp, #16]
   139ac:	ldr	r2, [r4, #40]	; 0x28
   139b0:	add	r3, r4, #8
   139b4:	str	r3, [sp, #8]
   139b8:	str	r2, [sp, #12]
   139bc:	ldr	r2, [r4, #4]
   139c0:	mov	r5, r0
   139c4:	str	r2, [sp, #4]
   139c8:	ldr	ip, [r4]
   139cc:	mov	r3, sl
   139d0:	mov	r2, r9
   139d4:	mov	r0, r7
   139d8:	str	ip, [sp]
   139dc:	bl	1219c <strspn@plt+0x1228>
   139e0:	str	r6, [r5]
   139e4:	add	sp, sp, #24
   139e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   139ec:	andeq	r7, r2, ip, ror #4
   139f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139f4:	cmp	r3, #0
   139f8:	sub	sp, sp, #44	; 0x2c
   139fc:	ldr	r4, [pc, #192]	; 13ac4 <strspn@plt+0x2b50>
   13a00:	mov	r6, r2
   13a04:	movne	r4, r3
   13a08:	mov	r9, r1
   13a0c:	mov	r8, r0
   13a10:	bl	10e90 <__errno_location@plt>
   13a14:	ldr	r3, [r4, #44]	; 0x2c
   13a18:	ldr	r5, [r4, #4]
   13a1c:	add	sl, r4, #8
   13a20:	cmp	r6, #0
   13a24:	orreq	r5, r5, #1
   13a28:	mov	r1, #0
   13a2c:	ldr	r2, [r0]
   13a30:	str	r3, [sp, #16]
   13a34:	ldr	r3, [r4, #40]	; 0x28
   13a38:	stmib	sp, {r5, sl}
   13a3c:	str	r3, [sp, #12]
   13a40:	ldr	r3, [r4]
   13a44:	mov	r7, r0
   13a48:	str	r2, [sp, #28]
   13a4c:	str	r3, [sp]
   13a50:	mov	r2, r8
   13a54:	mov	r3, r9
   13a58:	mov	r0, r1
   13a5c:	bl	1219c <strspn@plt+0x1228>
   13a60:	add	r1, r0, #1
   13a64:	mov	fp, r0
   13a68:	mov	r0, r1
   13a6c:	str	r1, [sp, #36]	; 0x24
   13a70:	bl	1472c <strspn@plt+0x37b8>
   13a74:	ldr	r3, [r4, #44]	; 0x2c
   13a78:	mov	r2, r8
   13a7c:	str	r3, [sp, #16]
   13a80:	ldr	r3, [r4, #40]	; 0x28
   13a84:	str	r5, [sp, #4]
   13a88:	str	r3, [sp, #12]
   13a8c:	str	sl, [sp, #8]
   13a90:	ldr	ip, [r4]
   13a94:	ldr	r1, [sp, #36]	; 0x24
   13a98:	mov	r3, r9
   13a9c:	str	ip, [sp]
   13aa0:	str	r0, [sp, #32]
   13aa4:	bl	1219c <strspn@plt+0x1228>
   13aa8:	ldr	r2, [sp, #28]
   13aac:	cmp	r6, #0
   13ab0:	str	r2, [r7]
   13ab4:	ldr	r0, [sp, #32]
   13ab8:	strne	fp, [r6]
   13abc:	add	sp, sp, #44	; 0x2c
   13ac0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ac4:	andeq	r7, r2, ip, ror #4
   13ac8:	mov	r3, r2
   13acc:	mov	r2, #0
   13ad0:	b	139f0 <strspn@plt+0x2a7c>
   13ad4:	push	{r4, r5, r6, r7, r8, lr}
   13ad8:	ldr	r6, [pc, #116]	; 13b54 <strspn@plt+0x2be0>
   13adc:	ldr	r3, [r6, #4]
   13ae0:	ldr	r7, [r6]
   13ae4:	cmp	r3, #1
   13ae8:	movgt	r5, r7
   13aec:	movgt	r4, #1
   13af0:	ble	13b10 <strspn@plt+0x2b9c>
   13af4:	ldr	r0, [r5, #12]
   13af8:	bl	11ea0 <strspn@plt+0xf2c>
   13afc:	ldr	r3, [r6, #4]
   13b00:	add	r4, r4, #1
   13b04:	cmp	r3, r4
   13b08:	add	r5, r5, #8
   13b0c:	bgt	13af4 <strspn@plt+0x2b80>
   13b10:	ldr	r0, [r7, #4]
   13b14:	ldr	r4, [pc, #60]	; 13b58 <strspn@plt+0x2be4>
   13b18:	cmp	r0, r4
   13b1c:	beq	13b30 <strspn@plt+0x2bbc>
   13b20:	bl	11ea0 <strspn@plt+0xf2c>
   13b24:	mov	r3, #256	; 0x100
   13b28:	str	r4, [r6, #12]
   13b2c:	str	r3, [r6, #8]
   13b30:	ldr	r4, [pc, #36]	; 13b5c <strspn@plt+0x2be8>
   13b34:	cmp	r7, r4
   13b38:	beq	13b48 <strspn@plt+0x2bd4>
   13b3c:	mov	r0, r7
   13b40:	bl	11ea0 <strspn@plt+0xf2c>
   13b44:	str	r4, [r6]
   13b48:	mov	r3, #1
   13b4c:	str	r3, [r6, #4]
   13b50:	pop	{r4, r5, r6, r7, r8, pc}
   13b54:	strdeq	r7, [r2], -ip
   13b58:	andeq	r7, r2, ip, ror #2
   13b5c:	andeq	r7, r2, r4, lsl #2
   13b60:	ldr	r3, [pc, #4]	; 13b6c <strspn@plt+0x2bf8>
   13b64:	mvn	r2, #0
   13b68:	b	136b0 <strspn@plt+0x273c>
   13b6c:	andeq	r7, r2, ip, ror #4
   13b70:	ldr	r3, [pc]	; 13b78 <strspn@plt+0x2c04>
   13b74:	b	136b0 <strspn@plt+0x273c>
   13b78:	andeq	r7, r2, ip, ror #4
   13b7c:	mov	r1, r0
   13b80:	ldr	r3, [pc, #8]	; 13b90 <strspn@plt+0x2c1c>
   13b84:	mvn	r2, #0
   13b88:	mov	r0, #0
   13b8c:	b	136b0 <strspn@plt+0x273c>
   13b90:	andeq	r7, r2, ip, ror #4
   13b94:	mov	r2, r1
   13b98:	ldr	r3, [pc, #8]	; 13ba8 <strspn@plt+0x2c34>
   13b9c:	mov	r1, r0
   13ba0:	mov	r0, #0
   13ba4:	b	136b0 <strspn@plt+0x273c>
   13ba8:	andeq	r7, r2, ip, ror #4
   13bac:	push	{r4, r5, lr}
   13bb0:	sub	sp, sp, #52	; 0x34
   13bb4:	mov	r5, r2
   13bb8:	mov	r4, r0
   13bbc:	mov	r0, sp
   13bc0:	bl	1204c <strspn@plt+0x10d8>
   13bc4:	mov	r3, sp
   13bc8:	mov	r1, r5
   13bcc:	mov	r0, r4
   13bd0:	mvn	r2, #0
   13bd4:	bl	136b0 <strspn@plt+0x273c>
   13bd8:	add	sp, sp, #52	; 0x34
   13bdc:	pop	{r4, r5, pc}
   13be0:	push	{r4, r5, r6, lr}
   13be4:	sub	sp, sp, #48	; 0x30
   13be8:	mov	r5, r2
   13bec:	mov	r6, r3
   13bf0:	mov	r4, r0
   13bf4:	mov	r0, sp
   13bf8:	bl	1204c <strspn@plt+0x10d8>
   13bfc:	mov	r3, sp
   13c00:	mov	r2, r6
   13c04:	mov	r1, r5
   13c08:	mov	r0, r4
   13c0c:	bl	136b0 <strspn@plt+0x273c>
   13c10:	add	sp, sp, #48	; 0x30
   13c14:	pop	{r4, r5, r6, pc}
   13c18:	mov	r2, r1
   13c1c:	mov	r1, r0
   13c20:	mov	r0, #0
   13c24:	b	13bac <strspn@plt+0x2c38>
   13c28:	mov	r3, r2
   13c2c:	mov	r2, r1
   13c30:	mov	r1, r0
   13c34:	mov	r0, #0
   13c38:	b	13be0 <strspn@plt+0x2c6c>
   13c3c:	push	{r4, r5, r6, r7, r8, lr}
   13c40:	mov	r7, r0
   13c44:	ldr	lr, [pc, #100]	; 13cb0 <strspn@plt+0x2d3c>
   13c48:	mov	r8, r1
   13c4c:	mov	r4, r2
   13c50:	ldm	lr!, {r0, r1, r2, r3}
   13c54:	sub	sp, sp, #48	; 0x30
   13c58:	mov	ip, sp
   13c5c:	lsr	r5, r4, #5
   13c60:	stmia	ip!, {r0, r1, r2, r3}
   13c64:	add	r6, sp, #8
   13c68:	ldm	lr!, {r0, r1, r2, r3}
   13c6c:	and	r4, r4, #31
   13c70:	stmia	ip!, {r0, r1, r2, r3}
   13c74:	ldm	lr, {r0, r1, r2, r3}
   13c78:	stm	ip, {r0, r1, r2, r3}
   13c7c:	mov	r2, r8
   13c80:	ldr	lr, [r6, r5, lsl #2]
   13c84:	mov	r1, r7
   13c88:	mov	r3, sp
   13c8c:	lsr	ip, lr, r4
   13c90:	eor	ip, ip, #1
   13c94:	and	ip, ip, #1
   13c98:	mov	r0, #0
   13c9c:	eor	r4, lr, ip, lsl r4
   13ca0:	str	r4, [r6, r5, lsl #2]
   13ca4:	bl	136b0 <strspn@plt+0x273c>
   13ca8:	add	sp, sp, #48	; 0x30
   13cac:	pop	{r4, r5, r6, r7, r8, pc}
   13cb0:	andeq	r7, r2, ip, ror #4
   13cb4:	mov	r2, r1
   13cb8:	mvn	r1, #0
   13cbc:	b	13c3c <strspn@plt+0x2cc8>
   13cc0:	mov	r2, #58	; 0x3a
   13cc4:	mvn	r1, #0
   13cc8:	b	13c3c <strspn@plt+0x2cc8>
   13ccc:	mov	r2, #58	; 0x3a
   13cd0:	b	13c3c <strspn@plt+0x2cc8>
   13cd4:	push	{r4, r5, r6, r7, lr}
   13cd8:	sub	sp, sp, #100	; 0x64
   13cdc:	mov	r6, r0
   13ce0:	mov	r0, sp
   13ce4:	mov	r7, r2
   13ce8:	bl	1204c <strspn@plt+0x10d8>
   13cec:	mov	ip, sp
   13cf0:	add	lr, sp, #48	; 0x30
   13cf4:	ldm	ip!, {r0, r1, r2, r3}
   13cf8:	stmia	lr!, {r0, r1, r2, r3}
   13cfc:	ldm	ip!, {r0, r1, r2, r3}
   13d00:	ldr	r5, [sp, #60]	; 0x3c
   13d04:	stmia	lr!, {r0, r1, r2, r3}
   13d08:	mvn	r4, r5
   13d0c:	ldm	ip, {r0, r1, r2, r3}
   13d10:	and	ip, r4, #67108864	; 0x4000000
   13d14:	eor	ip, ip, r5
   13d18:	str	ip, [sp, #60]	; 0x3c
   13d1c:	stm	lr, {r0, r1, r2, r3}
   13d20:	mov	r1, r7
   13d24:	mov	r0, r6
   13d28:	add	r3, sp, #48	; 0x30
   13d2c:	mvn	r2, #0
   13d30:	bl	136b0 <strspn@plt+0x273c>
   13d34:	add	sp, sp, #100	; 0x64
   13d38:	pop	{r4, r5, r6, r7, pc}
   13d3c:	push	{r4, r5, r6, r7, r8, lr}
   13d40:	mov	r5, r1
   13d44:	ldr	lr, [pc, #100]	; 13db0 <strspn@plt+0x2e3c>
   13d48:	mov	r4, r2
   13d4c:	mov	r7, r0
   13d50:	mov	r8, r3
   13d54:	ldm	lr!, {r0, r1, r2, r3}
   13d58:	sub	sp, sp, #48	; 0x30
   13d5c:	mov	ip, sp
   13d60:	mov	r6, #10
   13d64:	stmia	ip!, {r0, r1, r2, r3}
   13d68:	cmp	r4, #0
   13d6c:	cmpne	r5, #0
   13d70:	ldm	lr!, {r0, r1, r2, r3}
   13d74:	str	r6, [sp]
   13d78:	stmia	ip!, {r0, r1, r2, r3}
   13d7c:	ldm	lr, {r0, r1, r2, r3}
   13d80:	stm	ip, {r0, r1, r2, r3}
   13d84:	beq	13dac <strspn@plt+0x2e38>
   13d88:	mov	r3, sp
   13d8c:	mov	r1, r8
   13d90:	mov	r0, r7
   13d94:	ldr	r2, [sp, #72]	; 0x48
   13d98:	str	r5, [sp, #40]	; 0x28
   13d9c:	str	r4, [sp, #44]	; 0x2c
   13da0:	bl	136b0 <strspn@plt+0x273c>
   13da4:	add	sp, sp, #48	; 0x30
   13da8:	pop	{r4, r5, r6, r7, r8, pc}
   13dac:	bl	10f50 <abort@plt>
   13db0:	andeq	r7, r2, ip, ror #4
   13db4:	push	{lr}		; (str lr, [sp, #-4]!)
   13db8:	sub	sp, sp, #12
   13dbc:	mvn	ip, #0
   13dc0:	str	ip, [sp]
   13dc4:	bl	13d3c <strspn@plt+0x2dc8>
   13dc8:	add	sp, sp, #12
   13dcc:	pop	{pc}		; (ldr pc, [sp], #4)
   13dd0:	push	{lr}		; (str lr, [sp, #-4]!)
   13dd4:	sub	sp, sp, #12
   13dd8:	mvn	ip, #0
   13ddc:	mov	r3, r2
   13de0:	str	ip, [sp]
   13de4:	mov	r2, r1
   13de8:	mov	r1, r0
   13dec:	mov	r0, #0
   13df0:	bl	13d3c <strspn@plt+0x2dc8>
   13df4:	add	sp, sp, #12
   13df8:	pop	{pc}		; (ldr pc, [sp], #4)
   13dfc:	push	{lr}		; (str lr, [sp, #-4]!)
   13e00:	sub	sp, sp, #12
   13e04:	str	r3, [sp]
   13e08:	mov	r3, r2
   13e0c:	mov	r2, r1
   13e10:	mov	r1, r0
   13e14:	mov	r0, #0
   13e18:	bl	13d3c <strspn@plt+0x2dc8>
   13e1c:	add	sp, sp, #12
   13e20:	pop	{pc}		; (ldr pc, [sp], #4)
   13e24:	ldr	r3, [pc]	; 13e2c <strspn@plt+0x2eb8>
   13e28:	b	136b0 <strspn@plt+0x273c>
   13e2c:	andeq	r7, r2, ip, lsl #2
   13e30:	mov	r2, r1
   13e34:	ldr	r3, [pc, #8]	; 13e44 <strspn@plt+0x2ed0>
   13e38:	mov	r1, r0
   13e3c:	mov	r0, #0
   13e40:	b	136b0 <strspn@plt+0x273c>
   13e44:	andeq	r7, r2, ip, lsl #2
   13e48:	ldr	r3, [pc, #4]	; 13e54 <strspn@plt+0x2ee0>
   13e4c:	mvn	r2, #0
   13e50:	b	136b0 <strspn@plt+0x273c>
   13e54:	andeq	r7, r2, ip, lsl #2
   13e58:	mov	r1, r0
   13e5c:	ldr	r3, [pc, #8]	; 13e6c <strspn@plt+0x2ef8>
   13e60:	mvn	r2, #0
   13e64:	mov	r0, #0
   13e68:	b	136b0 <strspn@plt+0x273c>
   13e6c:	andeq	r7, r2, ip, lsl #2
   13e70:	push	{lr}		; (str lr, [sp, #-4]!)
   13e74:	sub	sp, sp, #108	; 0x6c
   13e78:	mov	r1, r0
   13e7c:	mov	r2, sp
   13e80:	mov	r0, #3
   13e84:	bl	10f68 <__lxstat64@plt>
   13e88:	cmp	r0, #0
   13e8c:	bne	13eac <strspn@plt+0x2f38>
   13e90:	bl	10e90 <__errno_location@plt>
   13e94:	mvn	r3, #0
   13e98:	mov	r2, #17
   13e9c:	str	r2, [r0]
   13ea0:	mov	r0, r3
   13ea4:	add	sp, sp, #108	; 0x6c
   13ea8:	pop	{pc}		; (ldr pc, [sp], #4)
   13eac:	bl	10e90 <__errno_location@plt>
   13eb0:	ldr	r3, [r0]
   13eb4:	cmp	r3, #75	; 0x4b
   13eb8:	beq	13e94 <strspn@plt+0x2f20>
   13ebc:	subs	r3, r3, #2
   13ec0:	mvnne	r3, #0
   13ec4:	mov	r0, r3
   13ec8:	add	sp, sp, #108	; 0x6c
   13ecc:	pop	{pc}		; (ldr pc, [sp], #4)
   13ed0:	mov	r1, #448	; 0x1c0
   13ed4:	b	10ea8 <mkdir@plt>
   13ed8:	ldr	r1, [r1]
   13edc:	mov	r2, #384	; 0x180
   13ee0:	bic	r1, r1, #195	; 0xc3
   13ee4:	orr	r1, r1, #194	; 0xc2
   13ee8:	b	10df4 <open64@plt>
   13eec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ef0:	sub	sp, sp, #76	; 0x4c
   13ef4:	mov	r5, r1
   13ef8:	mov	r7, r3
   13efc:	mov	r6, r0
   13f00:	str	r2, [sp, #28]
   13f04:	str	r3, [sp, #32]
   13f08:	str	r0, [sp, #16]
   13f0c:	bl	10e90 <__errno_location@plt>
   13f10:	add	r3, sp, #48	; 0x30
   13f14:	ldr	r2, [pc, #548]	; 14140 <strspn@plt+0x31cc>
   13f18:	lsr	r3, r3, #3
   13f1c:	str	r3, [sp, #48]	; 0x30
   13f20:	mov	r4, #0
   13f24:	sub	r3, r7, r2
   13f28:	clz	r3, r3
   13f2c:	lsr	r3, r3, #5
   13f30:	str	r3, [sp, #12]
   13f34:	str	r4, [sp, #52]	; 0x34
   13f38:	mov	r8, r0
   13f3c:	str	r0, [sp, #24]
   13f40:	mov	r0, r6
   13f44:	bl	10e78 <strlen@plt>
   13f48:	ldr	r3, [sp, #112]	; 0x70
   13f4c:	add	r3, r5, r3
   13f50:	cmp	r0, r3
   13f54:	ldr	r3, [r8]
   13f58:	str	r3, [sp, #44]	; 0x2c
   13f5c:	bcc	14118 <strspn@plt+0x31a4>
   13f60:	ldr	r3, [sp, #112]	; 0x70
   13f64:	ldr	r1, [pc, #472]	; 14144 <strspn@plt+0x31d0>
   13f68:	sub	r0, r0, r3
   13f6c:	sub	r5, r0, r5
   13f70:	add	r3, r6, r5
   13f74:	mov	r0, r3
   13f78:	str	r3, [sp, #36]	; 0x24
   13f7c:	bl	10f74 <strspn@plt>
   13f80:	ldr	r3, [sp, #112]	; 0x70
   13f84:	cmp	r3, r0
   13f88:	bhi	14118 <strspn@plt+0x31a4>
   13f8c:	ldr	r3, [pc, #436]	; 14148 <strspn@plt+0x31d4>
   13f90:	add	r9, pc, #408	; 0x198
   13f94:	ldrd	r8, [r9]
   13f98:	str	r3, [sp, #20]
   13f9c:	ldr	r6, [pc, #424]	; 1414c <strspn@plt+0x31d8>
   13fa0:	ldr	r3, [sp, #112]	; 0x70
   13fa4:	ldr	fp, [pc, #420]	; 14150 <strspn@plt+0x31dc>
   13fa8:	add	r3, r3, r5
   13fac:	str	r4, [sp, #4]
   13fb0:	str	r3, [sp, #40]	; 0x28
   13fb4:	ldr	r3, [sp, #112]	; 0x70
   13fb8:	cmp	r3, #0
   13fbc:	beq	140c4 <strspn@plt+0x3150>
   13fc0:	ldr	r3, [sp, #16]
   13fc4:	ldr	r2, [sp, #40]	; 0x28
   13fc8:	ldrd	r4, [sp, #48]	; 0x30
   13fcc:	ldr	sl, [sp, #36]	; 0x24
   13fd0:	mov	r7, #1
   13fd4:	add	r3, r3, r2
   13fd8:	str	r3, [sp, #8]
   13fdc:	ldr	r3, [sp, #4]
   13fe0:	cmp	r3, #0
   13fe4:	subne	r3, r3, #1
   13fe8:	strne	r3, [sp, #4]
   13fec:	bne	14078 <strspn@plt+0x3104>
   13ff0:	ldr	r3, [sp, #12]
   13ff4:	cmp	r3, #0
   13ff8:	bne	1404c <strspn@plt+0x30d8>
   13ffc:	add	r1, sp, #64	; 0x40
   14000:	mov	r0, r7
   14004:	bl	10d34 <clock_gettime@plt>
   14008:	ldr	r1, [sp, #68]	; 0x44
   1400c:	eor	r2, r4, r1
   14010:	eor	r3, r5, r1, asr #31
   14014:	mul	r1, fp, r2
   14018:	umull	r4, r5, r2, r6
   1401c:	mla	r3, r6, r3, r1
   14020:	add	r5, r3, r5
   14024:	add	r3, pc, #268	; 0x10c
   14028:	ldrd	r2, [r3]
   1402c:	adds	r2, r2, r4
   14030:	adc	r3, r3, r5
   14034:	mov	r4, r2
   14038:	mov	r5, r3
   1403c:	cmp	r5, r9
   14040:	cmpeq	r4, r8
   14044:	strd	r4, [sp, #48]	; 0x30
   14048:	bls	1406c <strspn@plt+0x30f8>
   1404c:	mov	r2, r7
   14050:	mov	r1, #8
   14054:	add	r0, sp, #56	; 0x38
   14058:	bl	10f38 <getrandom@plt>
   1405c:	cmp	r0, #8
   14060:	bne	13ffc <strspn@plt+0x3088>
   14064:	ldrd	r4, [sp, #56]	; 0x38
   14068:	b	1403c <strspn@plt+0x30c8>
   1406c:	mov	r3, #9
   14070:	str	r3, [sp, #4]
   14074:	str	r7, [sp, #12]
   14078:	mov	r0, r4
   1407c:	mov	r1, r5
   14080:	mov	r2, #62	; 0x3e
   14084:	mov	r3, #0
   14088:	bl	15370 <strspn@plt+0x43fc>
   1408c:	ldr	r3, [pc, #192]	; 14154 <strspn@plt+0x31e0>
   14090:	mov	r0, r4
   14094:	mov	r1, r5
   14098:	ldrb	ip, [r3, r2]
   1409c:	mov	r3, #0
   140a0:	mov	r2, #62	; 0x3e
   140a4:	strb	ip, [sl], #1
   140a8:	bl	15370 <strspn@plt+0x43fc>
   140ac:	ldr	r3, [sp, #8]
   140b0:	cmp	r3, sl
   140b4:	mov	r4, r0
   140b8:	mov	r5, r1
   140bc:	strd	r4, [sp, #48]	; 0x30
   140c0:	bne	13fdc <strspn@plt+0x3068>
   140c4:	ldr	r3, [sp, #32]
   140c8:	ldr	r1, [sp, #28]
   140cc:	ldr	r0, [sp, #16]
   140d0:	blx	r3
   140d4:	ldr	r3, [sp, #24]
   140d8:	cmp	r0, #0
   140dc:	bge	14108 <strspn@plt+0x3194>
   140e0:	ldr	r3, [r3]
   140e4:	cmp	r3, #17
   140e8:	bne	140fc <strspn@plt+0x3188>
   140ec:	ldr	r3, [sp, #20]
   140f0:	subs	r3, r3, #1
   140f4:	str	r3, [sp, #20]
   140f8:	bne	13fb4 <strspn@plt+0x3040>
   140fc:	mvn	r0, #0
   14100:	add	sp, sp, #76	; 0x4c
   14104:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14108:	ldr	r2, [sp, #44]	; 0x2c
   1410c:	str	r2, [r3]
   14110:	add	sp, sp, #76	; 0x4c
   14114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14118:	ldr	r2, [sp, #24]
   1411c:	mov	r3, #22
   14120:	mvn	r0, #0
   14124:	str	r3, [r2]
   14128:	add	sp, sp, #76	; 0x4c
   1412c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14130:	beq	fe9e9134 <optarg@@GLIBC_2.4+0xfe9c1fdc>
   14134:			; <UNDEFINED> instruction: 0xf49998db
   14138:	strlt	pc, [r4, #-813]	; 0xfffffcd3
   1413c:	andeq	r0, r0, r0
   14140:	andeq	r3, r1, r0, ror lr
   14144:	andeq	r6, r1, r4, asr #7
   14148:	strdeq	sl, [r3], -r8
   1414c:			; <UNDEFINED> instruction: 0x87b0b0fd
   14150:	ldrcs	r2, [fp, r6, ror #29]!
   14154:	andeq	r6, r1, r8, lsr r0
   14158:	push	{lr}		; (str lr, [sp, #-4]!)
   1415c:	sub	sp, sp, #20
   14160:	ldr	lr, [pc, #36]	; 1418c <strspn@plt+0x3218>
   14164:	add	ip, sp, #16
   14168:	add	r3, lr, r3, lsl #2
   1416c:	ldr	lr, [sp, #24]
   14170:	str	r2, [ip, #-4]!
   14174:	ldr	r3, [r3, #64]	; 0x40
   14178:	mov	r2, ip
   1417c:	str	lr, [sp]
   14180:	bl	13eec <strspn@plt+0x2f78>
   14184:	add	sp, sp, #20
   14188:	pop	{pc}		; (ldr pc, [sp], #4)
   1418c:	andeq	r6, r1, r8, lsr r0
   14190:	push	{lr}		; (str lr, [sp, #-4]!)
   14194:	sub	sp, sp, #20
   14198:	ldr	lr, [pc, #36]	; 141c4 <strspn@plt+0x3250>
   1419c:	add	ip, sp, #16
   141a0:	add	r3, lr, r3, lsl #2
   141a4:	mov	lr, #6
   141a8:	str	r2, [ip, #-4]!
   141ac:	ldr	r3, [r3, #64]	; 0x40
   141b0:	mov	r2, ip
   141b4:	str	lr, [sp]
   141b8:	bl	13eec <strspn@plt+0x2f78>
   141bc:	add	sp, sp, #20
   141c0:	pop	{pc}		; (ldr pc, [sp], #4)
   141c4:	andeq	r6, r1, r8, lsr r0
   141c8:	push	{lr}		; (str lr, [sp, #-4]!)
   141cc:	sub	sp, sp, #12
   141d0:	mov	ip, #6
   141d4:	str	ip, [sp]
   141d8:	bl	13eec <strspn@plt+0x2f78>
   141dc:	add	sp, sp, #12
   141e0:	pop	{pc}		; (ldr pc, [sp], #4)
   141e4:	push	{r4, r5, r6, lr}
   141e8:	sub	sp, sp, #32
   141ec:	cmp	r1, #0
   141f0:	mov	r4, r0
   141f4:	ldr	r5, [sp, #48]	; 0x30
   141f8:	ldr	r6, [sp, #52]	; 0x34
   141fc:	beq	14514 <strspn@plt+0x35a0>
   14200:	stm	sp, {r2, r3}
   14204:	mov	r3, r1
   14208:	ldr	r2, [pc, #808]	; 14538 <strspn@plt+0x35c4>
   1420c:	mov	r1, #1
   14210:	bl	10ed8 <__fprintf_chk@plt>
   14214:	mov	r2, #5
   14218:	ldr	r1, [pc, #796]	; 1453c <strspn@plt+0x35c8>
   1421c:	mov	r0, #0
   14220:	bl	10d7c <dcgettext@plt>
   14224:	ldr	r3, [pc, #788]	; 14540 <strspn@plt+0x35cc>
   14228:	ldr	r2, [pc, #788]	; 14544 <strspn@plt+0x35d0>
   1422c:	str	r3, [sp]
   14230:	mov	r1, #1
   14234:	mov	r3, r0
   14238:	mov	r0, r4
   1423c:	bl	10ed8 <__fprintf_chk@plt>
   14240:	mov	r1, r4
   14244:	mov	r0, #10
   14248:	bl	10d70 <fputc_unlocked@plt>
   1424c:	mov	r2, #5
   14250:	ldr	r1, [pc, #752]	; 14548 <strspn@plt+0x35d4>
   14254:	mov	r0, #0
   14258:	bl	10d7c <dcgettext@plt>
   1425c:	mov	r1, #1
   14260:	ldr	r3, [pc, #740]	; 1454c <strspn@plt+0x35d8>
   14264:	mov	r2, r0
   14268:	mov	r0, r4
   1426c:	bl	10ed8 <__fprintf_chk@plt>
   14270:	mov	r1, r4
   14274:	mov	r0, #10
   14278:	bl	10d70 <fputc_unlocked@plt>
   1427c:	cmp	r6, #9
   14280:	ldrls	pc, [pc, r6, lsl #2]
   14284:	b	1452c <strspn@plt+0x35b8>
   14288:	andeq	r4, r1, ip, lsl #6
   1428c:	andeq	r4, r1, r4, lsl r3
   14290:	andeq	r4, r1, r0, asr #6
   14294:	andeq	r4, r1, r4, ror r3
   14298:			; <UNDEFINED> instruction: 0x000143b0
   1429c:	andeq	r4, r1, ip, ror #7
   142a0:	andeq	r4, r1, r8, lsr #8
   142a4:	andeq	r4, r1, ip, ror #8
   142a8:			; <UNDEFINED> instruction: 0x000144bc
   142ac:			; <UNDEFINED> instruction: 0x000142b0
   142b0:	ldr	r1, [pc, #664]	; 14550 <strspn@plt+0x35dc>
   142b4:	mov	r2, #5
   142b8:	mov	r0, #0
   142bc:	bl	10d7c <dcgettext@plt>
   142c0:	ldr	ip, [r5, #32]
   142c4:	ldr	r1, [r5, #28]
   142c8:	ldr	r2, [r5, #24]
   142cc:	ldr	r3, [r5]
   142d0:	ldr	r6, [r5, #20]
   142d4:	str	ip, [sp, #28]
   142d8:	ldr	lr, [r5, #16]
   142dc:	str	r1, [sp, #24]
   142e0:	ldr	ip, [r5, #12]
   142e4:	str	r2, [sp, #20]
   142e8:	ldr	r1, [r5, #8]
   142ec:	ldr	r2, [r5, #4]
   142f0:	str	r6, [sp, #16]
   142f4:	stmib	sp, {r1, ip, lr}
   142f8:	mov	r1, #1
   142fc:	str	r2, [sp]
   14300:	mov	r2, r0
   14304:	mov	r0, r4
   14308:	bl	10ed8 <__fprintf_chk@plt>
   1430c:	add	sp, sp, #32
   14310:	pop	{r4, r5, r6, pc}
   14314:	mov	r2, #5
   14318:	ldr	r1, [pc, #564]	; 14554 <strspn@plt+0x35e0>
   1431c:	mov	r0, #0
   14320:	bl	10d7c <dcgettext@plt>
   14324:	ldr	r3, [r5]
   14328:	mov	r1, #1
   1432c:	mov	r2, r0
   14330:	mov	r0, r4
   14334:	add	sp, sp, #32
   14338:	pop	{r4, r5, r6, lr}
   1433c:	b	10ed8 <__fprintf_chk@plt>
   14340:	mov	r2, #5
   14344:	ldr	r1, [pc, #524]	; 14558 <strspn@plt+0x35e4>
   14348:	mov	r0, #0
   1434c:	bl	10d7c <dcgettext@plt>
   14350:	ldr	r2, [r5, #4]
   14354:	ldr	r3, [r5]
   14358:	mov	r1, #1
   1435c:	str	r2, [sp, #48]	; 0x30
   14360:	mov	r2, r0
   14364:	mov	r0, r4
   14368:	add	sp, sp, #32
   1436c:	pop	{r4, r5, r6, lr}
   14370:	b	10ed8 <__fprintf_chk@plt>
   14374:	mov	r2, #5
   14378:	ldr	r1, [pc, #476]	; 1455c <strspn@plt+0x35e8>
   1437c:	mov	r0, #0
   14380:	bl	10d7c <dcgettext@plt>
   14384:	ldr	r1, [r5, #8]
   14388:	ldr	r2, [r5, #4]
   1438c:	ldr	r3, [r5]
   14390:	str	r1, [sp, #52]	; 0x34
   14394:	str	r2, [sp, #48]	; 0x30
   14398:	mov	r1, #1
   1439c:	mov	r2, r0
   143a0:	mov	r0, r4
   143a4:	add	sp, sp, #32
   143a8:	pop	{r4, r5, r6, lr}
   143ac:	b	10ed8 <__fprintf_chk@plt>
   143b0:	mov	r2, #5
   143b4:	ldr	r1, [pc, #420]	; 14560 <strspn@plt+0x35ec>
   143b8:	mov	r0, #0
   143bc:	bl	10d7c <dcgettext@plt>
   143c0:	ldr	r1, [r5, #8]
   143c4:	ldr	ip, [r5, #12]
   143c8:	ldr	r2, [r5, #4]
   143cc:	ldr	r3, [r5]
   143d0:	stmib	sp, {r1, ip}
   143d4:	str	r2, [sp]
   143d8:	mov	r1, #1
   143dc:	mov	r2, r0
   143e0:	mov	r0, r4
   143e4:	bl	10ed8 <__fprintf_chk@plt>
   143e8:	b	1430c <strspn@plt+0x3398>
   143ec:	mov	r2, #5
   143f0:	ldr	r1, [pc, #364]	; 14564 <strspn@plt+0x35f0>
   143f4:	mov	r0, #0
   143f8:	bl	10d7c <dcgettext@plt>
   143fc:	add	r1, r5, #8
   14400:	ldr	r2, [r5, #4]
   14404:	ldm	r1, {r1, ip, lr}
   14408:	ldr	r3, [r5]
   1440c:	str	r2, [sp]
   14410:	stmib	sp, {r1, ip, lr}
   14414:	mov	r1, #1
   14418:	mov	r2, r0
   1441c:	mov	r0, r4
   14420:	bl	10ed8 <__fprintf_chk@plt>
   14424:	b	1430c <strspn@plt+0x3398>
   14428:	mov	r2, #5
   1442c:	ldr	r1, [pc, #308]	; 14568 <strspn@plt+0x35f4>
   14430:	mov	r0, #0
   14434:	bl	10d7c <dcgettext@plt>
   14438:	add	r1, r5, #8
   1443c:	ldr	r2, [r5, #4]
   14440:	ldm	r1, {r1, ip, lr}
   14444:	ldr	r6, [r5, #20]
   14448:	ldr	r3, [r5]
   1444c:	stmib	sp, {r1, ip, lr}
   14450:	mov	r1, #1
   14454:	str	r2, [sp]
   14458:	str	r6, [sp, #16]
   1445c:	mov	r2, r0
   14460:	mov	r0, r4
   14464:	bl	10ed8 <__fprintf_chk@plt>
   14468:	b	1430c <strspn@plt+0x3398>
   1446c:	mov	r2, #5
   14470:	ldr	r1, [pc, #244]	; 1456c <strspn@plt+0x35f8>
   14474:	mov	r0, #0
   14478:	bl	10d7c <dcgettext@plt>
   1447c:	ldr	r2, [r5, #24]
   14480:	ldr	r3, [r5]
   14484:	ldr	r6, [r5, #20]
   14488:	ldr	lr, [r5, #16]
   1448c:	ldr	ip, [r5, #12]
   14490:	str	r2, [sp, #20]
   14494:	ldr	r1, [r5, #8]
   14498:	ldr	r2, [r5, #4]
   1449c:	str	r6, [sp, #16]
   144a0:	stmib	sp, {r1, ip, lr}
   144a4:	mov	r1, #1
   144a8:	str	r2, [sp]
   144ac:	mov	r2, r0
   144b0:	mov	r0, r4
   144b4:	bl	10ed8 <__fprintf_chk@plt>
   144b8:	b	1430c <strspn@plt+0x3398>
   144bc:	mov	r2, #5
   144c0:	ldr	r1, [pc, #168]	; 14570 <strspn@plt+0x35fc>
   144c4:	mov	r0, #0
   144c8:	bl	10d7c <dcgettext@plt>
   144cc:	ldr	r1, [r5, #28]
   144d0:	ldr	r2, [r5, #24]
   144d4:	ldr	r3, [r5]
   144d8:	ldr	r6, [r5, #20]
   144dc:	ldr	lr, [r5, #16]
   144e0:	str	r1, [sp, #24]
   144e4:	ldr	ip, [r5, #12]
   144e8:	str	r2, [sp, #20]
   144ec:	ldr	r1, [r5, #8]
   144f0:	ldr	r2, [r5, #4]
   144f4:	str	r6, [sp, #16]
   144f8:	stmib	sp, {r1, ip, lr}
   144fc:	mov	r1, #1
   14500:	str	r2, [sp]
   14504:	mov	r2, r0
   14508:	mov	r0, r4
   1450c:	bl	10ed8 <__fprintf_chk@plt>
   14510:	b	1430c <strspn@plt+0x3398>
   14514:	str	r3, [sp]
   14518:	mov	r1, #1
   1451c:	mov	r3, r2
   14520:	ldr	r2, [pc, #76]	; 14574 <strspn@plt+0x3600>
   14524:	bl	10ed8 <__fprintf_chk@plt>
   14528:	b	14214 <strspn@plt+0x32a0>
   1452c:	mov	r2, #5
   14530:	ldr	r1, [pc, #64]	; 14578 <strspn@plt+0x3604>
   14534:	b	142b8 <strspn@plt+0x3344>
   14538:	andeq	r6, r1, r4, lsl #1
   1453c:	muleq	r1, r8, r0
   14540:	andeq	r0, r0, r6, ror #15
   14544:	andeq	r6, r1, r0, ror r3
   14548:	muleq	r1, ip, r0
   1454c:	andeq	r6, r1, r8, asr #2
   14550:	andeq	r6, r1, r8, ror r2
   14554:	andeq	r6, r1, ip, ror #2
   14558:	andeq	r6, r1, ip, ror r1
   1455c:	muleq	r1, r4, r1
   14560:			; <UNDEFINED> instruction: 0x000161b0
   14564:	ldrdeq	r6, [r1], -r0
   14568:	strdeq	r6, [r1], -r4
   1456c:	andeq	r6, r1, ip, lsl r2
   14570:	andeq	r6, r1, r8, asr #4
   14574:	muleq	r1, r0, r0
   14578:	andeq	r6, r1, ip, lsr #5
   1457c:	push	{r4, r5, lr}
   14580:	sub	sp, sp, #12
   14584:	ldr	r5, [sp, #24]
   14588:	ldr	ip, [r5]
   1458c:	cmp	ip, #0
   14590:	beq	145ac <strspn@plt+0x3638>
   14594:	mov	lr, r5
   14598:	mov	ip, #0
   1459c:	ldr	r4, [lr, #4]!
   145a0:	add	ip, ip, #1
   145a4:	cmp	r4, #0
   145a8:	bne	1459c <strspn@plt+0x3628>
   145ac:	stm	sp, {r5, ip}
   145b0:	bl	141e4 <strspn@plt+0x3270>
   145b4:	add	sp, sp, #12
   145b8:	pop	{r4, r5, pc}
   145bc:	push	{r4, r5, lr}
   145c0:	sub	sp, sp, #52	; 0x34
   145c4:	add	r5, sp, #4
   145c8:	ldr	r4, [sp, #64]	; 0x40
   145cc:	mov	ip, #0
   145d0:	sub	r4, r4, #4
   145d4:	ldr	lr, [r4, #4]!
   145d8:	cmp	lr, #0
   145dc:	str	lr, [r5, #4]!
   145e0:	beq	145f0 <strspn@plt+0x367c>
   145e4:	add	ip, ip, #1
   145e8:	cmp	ip, #10
   145ec:	bne	145d4 <strspn@plt+0x3660>
   145f0:	add	lr, sp, #8
   145f4:	str	ip, [sp, #4]
   145f8:	str	lr, [sp]
   145fc:	bl	141e4 <strspn@plt+0x3270>
   14600:	add	sp, sp, #52	; 0x34
   14604:	pop	{r4, r5, pc}
   14608:	push	{r3}		; (str r3, [sp, #-4]!)
   1460c:	push	{r4, lr}
   14610:	sub	sp, sp, #60	; 0x3c
   14614:	add	lr, sp, #56	; 0x38
   14618:	add	r3, sp, #72	; 0x48
   1461c:	str	r3, [lr, #-44]!	; 0xffffffd4
   14620:	add	r4, sp, #68	; 0x44
   14624:	mov	r3, #0
   14628:	ldr	ip, [r4, #4]!
   1462c:	cmp	ip, #0
   14630:	str	ip, [lr, #4]!
   14634:	beq	14644 <strspn@plt+0x36d0>
   14638:	add	r3, r3, #1
   1463c:	cmp	r3, #10
   14640:	bne	14628 <strspn@plt+0x36b4>
   14644:	add	ip, sp, #16
   14648:	str	r3, [sp, #4]
   1464c:	str	ip, [sp]
   14650:	ldr	r3, [sp, #68]	; 0x44
   14654:	bl	141e4 <strspn@plt+0x3270>
   14658:	add	sp, sp, #60	; 0x3c
   1465c:	pop	{r4, lr}
   14660:	add	sp, sp, #4
   14664:	bx	lr
   14668:	ldr	r3, [pc, #116]	; 146e4 <strspn@plt+0x3770>
   1466c:	push	{r4, lr}
   14670:	mov	r0, #10
   14674:	ldr	r1, [r3]
   14678:	bl	10d70 <fputc_unlocked@plt>
   1467c:	mov	r2, #5
   14680:	ldr	r1, [pc, #96]	; 146e8 <strspn@plt+0x3774>
   14684:	mov	r0, #0
   14688:	bl	10d7c <dcgettext@plt>
   1468c:	ldr	r2, [pc, #88]	; 146ec <strspn@plt+0x3778>
   14690:	mov	r1, r0
   14694:	mov	r0, #1
   14698:	bl	10ec0 <__printf_chk@plt>
   1469c:	mov	r2, #5
   146a0:	ldr	r1, [pc, #72]	; 146f0 <strspn@plt+0x377c>
   146a4:	mov	r0, #0
   146a8:	bl	10d7c <dcgettext@plt>
   146ac:	ldr	r3, [pc, #64]	; 146f4 <strspn@plt+0x3780>
   146b0:	ldr	r2, [pc, #64]	; 146f8 <strspn@plt+0x3784>
   146b4:	mov	r1, r0
   146b8:	mov	r0, #1
   146bc:	bl	10ec0 <__printf_chk@plt>
   146c0:	mov	r2, #5
   146c4:	ldr	r1, [pc, #48]	; 146fc <strspn@plt+0x3788>
   146c8:	mov	r0, #0
   146cc:	bl	10d7c <dcgettext@plt>
   146d0:	ldr	r2, [pc, #40]	; 14700 <strspn@plt+0x378c>
   146d4:	pop	{r4, lr}
   146d8:	mov	r1, r0
   146dc:	mov	r0, #1
   146e0:	b	10ec0 <__printf_chk@plt>
   146e4:	andeq	r7, r2, r4, asr r1
   146e8:	andeq	r6, r1, r8, ror #5
   146ec:	strdeq	r6, [r1], -ip
   146f0:	andeq	r6, r1, r4, lsl r3
   146f4:	ldrdeq	r5, [r1], -r0
   146f8:	strdeq	r5, [r1], -r8
   146fc:	andeq	r6, r1, r8, lsr #6
   14700:	andeq	r6, r1, r0, asr r3
   14704:	push	{r4, lr}
   14708:	bl	14cd4 <strspn@plt+0x3d60>
   1470c:	cmp	r0, #0
   14710:	popne	{r4, pc}
   14714:	bl	14c4c <strspn@plt+0x3cd8>
   14718:	push	{r4, lr}
   1471c:	bl	14cd4 <strspn@plt+0x3d60>
   14720:	cmp	r0, #0
   14724:	popne	{r4, pc}
   14728:	bl	14c4c <strspn@plt+0x3cd8>
   1472c:	push	{r4, lr}
   14730:	bl	14cd4 <strspn@plt+0x3d60>
   14734:	cmp	r0, #0
   14738:	popne	{r4, pc}
   1473c:	bl	14c4c <strspn@plt+0x3cd8>
   14740:	push	{r4, r5, r6, lr}
   14744:	mov	r5, r0
   14748:	mov	r4, r1
   1474c:	bl	14d00 <strspn@plt+0x3d8c>
   14750:	cmp	r0, #0
   14754:	popne	{r4, r5, r6, pc}
   14758:	adds	r4, r4, #0
   1475c:	movne	r4, #1
   14760:	cmp	r5, #0
   14764:	orreq	r4, r4, #1
   14768:	cmp	r4, #0
   1476c:	popeq	{r4, r5, r6, pc}
   14770:	bl	14c4c <strspn@plt+0x3cd8>
   14774:	push	{r4, lr}
   14778:	cmp	r1, #0
   1477c:	orreq	r1, r1, #1
   14780:	bl	14d00 <strspn@plt+0x3d8c>
   14784:	cmp	r0, #0
   14788:	popne	{r4, pc}
   1478c:	bl	14c4c <strspn@plt+0x3cd8>
   14790:	push	{r4, r5, r6, lr}
   14794:	mov	r6, r0
   14798:	mov	r5, r1
   1479c:	mov	r4, r2
   147a0:	bl	14de4 <strspn@plt+0x3e70>
   147a4:	cmp	r0, #0
   147a8:	popne	{r4, r5, r6, pc}
   147ac:	cmp	r6, #0
   147b0:	beq	147c0 <strspn@plt+0x384c>
   147b4:	cmp	r5, #0
   147b8:	cmpne	r4, #0
   147bc:	popeq	{r4, r5, r6, pc}
   147c0:	bl	14c4c <strspn@plt+0x3cd8>
   147c4:	b	14790 <strspn@plt+0x381c>
   147c8:	cmp	r2, #0
   147cc:	cmpne	r1, #0
   147d0:	moveq	r2, #1
   147d4:	moveq	r1, r2
   147d8:	push	{r4, lr}
   147dc:	bl	14de4 <strspn@plt+0x3e70>
   147e0:	cmp	r0, #0
   147e4:	popne	{r4, pc}
   147e8:	bl	14c4c <strspn@plt+0x3cd8>
   147ec:	mov	r2, r1
   147f0:	mov	r1, r0
   147f4:	mov	r0, #0
   147f8:	b	14790 <strspn@plt+0x381c>
   147fc:	mov	r2, r1
   14800:	mov	r1, r0
   14804:	mov	r0, #0
   14808:	b	147c8 <strspn@plt+0x3854>
   1480c:	push	{r4, r5, r6, lr}
   14810:	subs	r6, r0, #0
   14814:	sub	sp, sp, #8
   14818:	mov	r5, r1
   1481c:	ldr	r4, [r1]
   14820:	beq	1485c <strspn@plt+0x38e8>
   14824:	lsr	r1, r4, #1
   14828:	add	r3, r1, #1
   1482c:	mvn	r3, r3
   14830:	cmp	r4, r3
   14834:	bhi	14858 <strspn@plt+0x38e4>
   14838:	add	r4, r4, #1
   1483c:	add	r4, r4, r1
   14840:	mov	r0, r6
   14844:	mov	r1, r4
   14848:	bl	14790 <strspn@plt+0x381c>
   1484c:	str	r4, [r5]
   14850:	add	sp, sp, #8
   14854:	pop	{r4, r5, r6, pc}
   14858:	bl	14c4c <strspn@plt+0x3cd8>
   1485c:	cmp	r4, #0
   14860:	bne	14840 <strspn@plt+0x38cc>
   14864:	mov	r1, r2
   14868:	mov	r0, #64	; 0x40
   1486c:	str	r2, [sp, #4]
   14870:	bl	14f24 <strspn@plt+0x3fb0>
   14874:	ldr	r2, [sp, #4]
   14878:	cmp	r0, #0
   1487c:	movne	r4, r0
   14880:	addeq	r4, r0, #1
   14884:	b	14840 <strspn@plt+0x38cc>
   14888:	mov	r2, #1
   1488c:	b	1480c <strspn@plt+0x3898>
   14890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14894:	sub	sp, sp, #12
   14898:	ldr	r6, [r1]
   1489c:	mov	sl, r1
   148a0:	mov	r9, r0
   148a4:	asrs	r4, r6, #1
   148a8:	mov	r5, r2
   148ac:	mov	fp, r3
   148b0:	ldr	r7, [sp, #48]	; 0x30
   148b4:	bmi	14a20 <strspn@plt+0x3aac>
   148b8:	mvn	r3, #-2147483648	; 0x80000000
   148bc:	sub	r3, r3, r4
   148c0:	cmp	r6, r3
   148c4:	movle	r3, #0
   148c8:	movgt	r3, #1
   148cc:	mvn	r8, fp
   148d0:	cmp	r3, #0
   148d4:	addeq	r4, r4, r6
   148d8:	mvnne	r4, #-2147483648	; 0x80000000
   148dc:	lsr	r8, r8, #31
   148e0:	cmp	fp, r4
   148e4:	movge	r3, #0
   148e8:	andlt	r3, r8, #1
   148ec:	cmp	r3, #0
   148f0:	beq	149d8 <strspn@plt+0x3a64>
   148f4:	cmp	r7, #0
   148f8:	blt	14aa8 <strspn@plt+0x3b34>
   148fc:	bne	14aa0 <strspn@plt+0x3b2c>
   14900:	mov	r2, #64	; 0x40
   14904:	mov	r1, r7
   14908:	mov	r0, r2
   1490c:	str	r2, [sp, #4]
   14910:	bl	15130 <strspn@plt+0x41bc>
   14914:	ldr	r2, [sp, #4]
   14918:	mov	r1, r7
   1491c:	mov	r4, r0
   14920:	mov	r0, r2
   14924:	bl	15350 <strspn@plt+0x43dc>
   14928:	ldr	r2, [sp, #4]
   1492c:	sub	r1, r2, r1
   14930:	cmp	r9, #0
   14934:	sub	r3, r4, r6
   14938:	streq	r9, [sl]
   1493c:	cmp	r3, r5
   14940:	bge	149c4 <strspn@plt+0x3a50>
   14944:	cmp	r5, #0
   14948:	blt	14a34 <strspn@plt+0x3ac0>
   1494c:	cmp	r6, #0
   14950:	blt	14970 <strspn@plt+0x39fc>
   14954:	mvn	r3, #-2147483648	; 0x80000000
   14958:	sub	r3, r3, r5
   1495c:	cmp	r6, r3
   14960:	movle	r3, #0
   14964:	movgt	r3, #1
   14968:	cmp	r3, #0
   1496c:	bne	14b30 <strspn@plt+0x3bbc>
   14970:	add	r5, r6, r5
   14974:	cmp	fp, r5
   14978:	movge	r8, #0
   1497c:	andlt	r8, r8, #1
   14980:	cmp	r8, #0
   14984:	mov	r4, r5
   14988:	bne	14b30 <strspn@plt+0x3bbc>
   1498c:	cmp	r7, #0
   14990:	blt	14a48 <strspn@plt+0x3ad4>
   14994:	beq	149c0 <strspn@plt+0x3a4c>
   14998:	cmp	r5, #0
   1499c:	blt	14af0 <strspn@plt+0x3b7c>
   149a0:	mov	r1, r7
   149a4:	mvn	r0, #-2147483648	; 0x80000000
   149a8:	bl	15130 <strspn@plt+0x41bc>
   149ac:	cmp	r5, r0
   149b0:	movle	r0, #0
   149b4:	movgt	r0, #1
   149b8:	cmp	r0, #0
   149bc:	bne	14b30 <strspn@plt+0x3bbc>
   149c0:	mul	r1, r5, r7
   149c4:	mov	r0, r9
   149c8:	bl	14740 <strspn@plt+0x37cc>
   149cc:	str	r4, [sl]
   149d0:	add	sp, sp, #12
   149d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   149d8:	cmp	r7, #0
   149dc:	blt	14a74 <strspn@plt+0x3b00>
   149e0:	beq	14900 <strspn@plt+0x398c>
   149e4:	cmp	r4, #0
   149e8:	blt	14ab0 <strspn@plt+0x3b3c>
   149ec:	mov	r1, r7
   149f0:	mvn	r0, #-2147483648	; 0x80000000
   149f4:	bl	15130 <strspn@plt+0x41bc>
   149f8:	cmp	r0, r4
   149fc:	movge	r0, #0
   14a00:	movlt	r0, #1
   14a04:	cmp	r0, #0
   14a08:	mvnne	r2, #-2147483648	; 0x80000000
   14a0c:	bne	14904 <strspn@plt+0x3990>
   14a10:	mul	r1, r7, r4
   14a14:	cmp	r1, #63	; 0x3f
   14a18:	bgt	14930 <strspn@plt+0x39bc>
   14a1c:	b	14900 <strspn@plt+0x398c>
   14a20:	rsb	r3, r4, #-2147483648	; 0x80000000
   14a24:	cmp	r6, r3
   14a28:	movge	r3, #0
   14a2c:	movlt	r3, #1
   14a30:	b	148cc <strspn@plt+0x3958>
   14a34:	rsb	r3, r5, #-2147483648	; 0x80000000
   14a38:	cmp	r6, r3
   14a3c:	movge	r3, #0
   14a40:	movlt	r3, #1
   14a44:	b	14968 <strspn@plt+0x39f4>
   14a48:	cmp	r5, #0
   14a4c:	blt	14ad4 <strspn@plt+0x3b60>
   14a50:	cmn	r7, #1
   14a54:	beq	149c0 <strspn@plt+0x3a4c>
   14a58:	mov	r1, r7
   14a5c:	mov	r0, #-2147483648	; 0x80000000
   14a60:	bl	15130 <strspn@plt+0x41bc>
   14a64:	cmp	r5, r0
   14a68:	movle	r0, #0
   14a6c:	movgt	r0, #1
   14a70:	b	149b8 <strspn@plt+0x3a44>
   14a74:	cmp	r4, #0
   14a78:	blt	14b14 <strspn@plt+0x3ba0>
   14a7c:	cmn	r7, #1
   14a80:	beq	14a10 <strspn@plt+0x3a9c>
   14a84:	mov	r1, r7
   14a88:	mov	r0, #-2147483648	; 0x80000000
   14a8c:	bl	15130 <strspn@plt+0x41bc>
   14a90:	cmp	r0, r4
   14a94:	movge	r0, #0
   14a98:	movlt	r0, #1
   14a9c:	b	14a04 <strspn@plt+0x3a90>
   14aa0:	mov	r4, fp
   14aa4:	b	149ec <strspn@plt+0x3a78>
   14aa8:	mov	r4, fp
   14aac:	b	14a7c <strspn@plt+0x3b08>
   14ab0:	cmn	r4, #1
   14ab4:	beq	14a10 <strspn@plt+0x3a9c>
   14ab8:	mov	r1, r4
   14abc:	mov	r0, #-2147483648	; 0x80000000
   14ac0:	bl	15130 <strspn@plt+0x41bc>
   14ac4:	cmp	r7, r0
   14ac8:	movle	r0, #0
   14acc:	movgt	r0, #1
   14ad0:	b	14a04 <strspn@plt+0x3a90>
   14ad4:	mov	r1, r7
   14ad8:	mvn	r0, #-2147483648	; 0x80000000
   14adc:	bl	15130 <strspn@plt+0x41bc>
   14ae0:	cmp	r5, r0
   14ae4:	movge	r0, #0
   14ae8:	movlt	r0, #1
   14aec:	b	149b8 <strspn@plt+0x3a44>
   14af0:	cmn	r5, #1
   14af4:	beq	149c0 <strspn@plt+0x3a4c>
   14af8:	mov	r1, r5
   14afc:	mov	r0, #-2147483648	; 0x80000000
   14b00:	bl	15130 <strspn@plt+0x41bc>
   14b04:	cmp	r7, r0
   14b08:	movle	r0, #0
   14b0c:	movgt	r0, #1
   14b10:	b	149b8 <strspn@plt+0x3a44>
   14b14:	mov	r1, r7
   14b18:	mvn	r0, #-2147483648	; 0x80000000
   14b1c:	bl	15130 <strspn@plt+0x41bc>
   14b20:	cmp	r0, r4
   14b24:	movle	r0, #0
   14b28:	movgt	r0, #1
   14b2c:	b	14a04 <strspn@plt+0x3a90>
   14b30:	bl	14c4c <strspn@plt+0x3cd8>
   14b34:	push	{r4, lr}
   14b38:	mov	r1, #1
   14b3c:	bl	14c8c <strspn@plt+0x3d18>
   14b40:	cmp	r0, #0
   14b44:	popne	{r4, pc}
   14b48:	bl	14c4c <strspn@plt+0x3cd8>
   14b4c:	push	{r4, lr}
   14b50:	mov	r1, #1
   14b54:	bl	14c8c <strspn@plt+0x3d18>
   14b58:	cmp	r0, #0
   14b5c:	popne	{r4, pc}
   14b60:	bl	14c4c <strspn@plt+0x3cd8>
   14b64:	push	{r4, lr}
   14b68:	bl	14c8c <strspn@plt+0x3d18>
   14b6c:	cmp	r0, #0
   14b70:	popne	{r4, pc}
   14b74:	bl	14c4c <strspn@plt+0x3cd8>
   14b78:	push	{r4, lr}
   14b7c:	bl	14c8c <strspn@plt+0x3d18>
   14b80:	cmp	r0, #0
   14b84:	popne	{r4, pc}
   14b88:	bl	14c4c <strspn@plt+0x3cd8>
   14b8c:	push	{r4, r5, r6, lr}
   14b90:	mov	r6, r0
   14b94:	mov	r0, r1
   14b98:	mov	r4, r1
   14b9c:	bl	14cd4 <strspn@plt+0x3d60>
   14ba0:	subs	r5, r0, #0
   14ba4:	beq	14bbc <strspn@plt+0x3c48>
   14ba8:	mov	r2, r4
   14bac:	mov	r1, r6
   14bb0:	bl	10d4c <memcpy@plt>
   14bb4:	mov	r0, r5
   14bb8:	pop	{r4, r5, r6, pc}
   14bbc:	bl	14c4c <strspn@plt+0x3cd8>
   14bc0:	push	{r4, r5, r6, lr}
   14bc4:	mov	r6, r0
   14bc8:	mov	r0, r1
   14bcc:	mov	r4, r1
   14bd0:	bl	14cd4 <strspn@plt+0x3d60>
   14bd4:	subs	r5, r0, #0
   14bd8:	beq	14bf0 <strspn@plt+0x3c7c>
   14bdc:	mov	r2, r4
   14be0:	mov	r1, r6
   14be4:	bl	10d4c <memcpy@plt>
   14be8:	mov	r0, r5
   14bec:	pop	{r4, r5, r6, pc}
   14bf0:	bl	14c4c <strspn@plt+0x3cd8>
   14bf4:	push	{r4, r5, r6, lr}
   14bf8:	mov	r6, r0
   14bfc:	add	r0, r1, #1
   14c00:	mov	r4, r1
   14c04:	bl	14cd4 <strspn@plt+0x3d60>
   14c08:	subs	r5, r0, #0
   14c0c:	beq	14c2c <strspn@plt+0x3cb8>
   14c10:	mov	r3, #0
   14c14:	mov	r1, r6
   14c18:	strb	r3, [r5, r4]
   14c1c:	mov	r2, r4
   14c20:	bl	10d4c <memcpy@plt>
   14c24:	mov	r0, r5
   14c28:	pop	{r4, r5, r6, pc}
   14c2c:	bl	14c4c <strspn@plt+0x3cd8>
   14c30:	push	{r4, lr}
   14c34:	mov	r4, r0
   14c38:	bl	10e78 <strlen@plt>
   14c3c:	add	r1, r0, #1
   14c40:	mov	r0, r4
   14c44:	pop	{r4, lr}
   14c48:	b	14b8c <strspn@plt+0x3c18>
   14c4c:	ldr	r3, [pc, #44]	; 14c80 <strspn@plt+0x3d0c>
   14c50:	push	{r4, lr}
   14c54:	mov	r2, #5
   14c58:	ldr	r1, [pc, #36]	; 14c84 <strspn@plt+0x3d10>
   14c5c:	mov	r0, #0
   14c60:	ldr	r4, [r3]
   14c64:	bl	10d7c <dcgettext@plt>
   14c68:	ldr	r2, [pc, #24]	; 14c88 <strspn@plt+0x3d14>
   14c6c:	mov	r1, #0
   14c70:	mov	r3, r0
   14c74:	mov	r0, r4
   14c78:	bl	10de8 <error@plt>
   14c7c:	bl	10f50 <abort@plt>
   14c80:	strdeq	r7, [r2], -r8
   14c84:	andeq	r6, r1, r0, lsr #7
   14c88:	andeq	r5, r1, r8, lsl pc
   14c8c:	cmp	r1, #0
   14c90:	cmpne	r0, #0
   14c94:	moveq	r1, #1
   14c98:	moveq	r0, r1
   14c9c:	umull	r2, r3, r0, r1
   14ca0:	adds	r3, r3, #0
   14ca4:	movne	r3, #1
   14ca8:	cmp	r2, #0
   14cac:	blt	14cbc <strspn@plt+0x3d48>
   14cb0:	cmp	r3, #0
   14cb4:	bne	14cbc <strspn@plt+0x3d48>
   14cb8:	b	10cec <calloc@plt>
   14cbc:	push	{r4, lr}
   14cc0:	bl	10e90 <__errno_location@plt>
   14cc4:	mov	r3, #12
   14cc8:	str	r3, [r0]
   14ccc:	mov	r0, #0
   14cd0:	pop	{r4, pc}
   14cd4:	cmp	r0, #0
   14cd8:	moveq	r0, #1
   14cdc:	cmp	r0, #0
   14ce0:	blt	14ce8 <strspn@plt+0x3d74>
   14ce4:	b	10e18 <malloc@plt>
   14ce8:	push	{r4, lr}
   14cec:	bl	10e90 <__errno_location@plt>
   14cf0:	mov	r3, #12
   14cf4:	str	r3, [r0]
   14cf8:	mov	r0, #0
   14cfc:	pop	{r4, pc}
   14d00:	cmp	r0, #0
   14d04:	beq	14d28 <strspn@plt+0x3db4>
   14d08:	cmp	r1, #0
   14d0c:	push	{lr}		; (str lr, [sp, #-4]!)
   14d10:	sub	sp, sp, #12
   14d14:	beq	14d30 <strspn@plt+0x3dbc>
   14d18:	blt	14d48 <strspn@plt+0x3dd4>
   14d1c:	add	sp, sp, #12
   14d20:	pop	{lr}		; (ldr lr, [sp], #4)
   14d24:	b	10d88 <realloc@plt>
   14d28:	mov	r0, r1
   14d2c:	b	14cd4 <strspn@plt+0x3d60>
   14d30:	str	r1, [sp, #4]
   14d34:	bl	11ea0 <strspn@plt+0xf2c>
   14d38:	ldr	r3, [sp, #4]
   14d3c:	mov	r0, r3
   14d40:	add	sp, sp, #12
   14d44:	pop	{pc}		; (ldr pc, [sp], #4)
   14d48:	bl	10e90 <__errno_location@plt>
   14d4c:	mov	r2, #12
   14d50:	mov	r3, #0
   14d54:	str	r2, [r0]
   14d58:	b	14d3c <strspn@plt+0x3dc8>
   14d5c:	push	{r4, lr}
   14d60:	mov	r0, #14
   14d64:	bl	10f14 <nl_langinfo@plt>
   14d68:	cmp	r0, #0
   14d6c:	beq	14d84 <strspn@plt+0x3e10>
   14d70:	ldrb	r2, [r0]
   14d74:	ldr	r3, [pc, #16]	; 14d8c <strspn@plt+0x3e18>
   14d78:	cmp	r2, #0
   14d7c:	moveq	r0, r3
   14d80:	pop	{r4, pc}
   14d84:	ldr	r0, [pc]	; 14d8c <strspn@plt+0x3e18>
   14d88:	pop	{r4, pc}
   14d8c:			; <UNDEFINED> instruction: 0x000163b4
   14d90:	push	{r4, r5, r6, r7, lr}
   14d94:	subs	r6, r0, #0
   14d98:	sub	sp, sp, #12
   14d9c:	addeq	r6, sp, #4
   14da0:	mov	r0, r6
   14da4:	mov	r5, r2
   14da8:	mov	r7, r1
   14dac:	bl	10ddc <mbrtowc@plt>
   14db0:	cmp	r5, #0
   14db4:	cmnne	r0, #3
   14db8:	mov	r4, r0
   14dbc:	bls	14dd8 <strspn@plt+0x3e64>
   14dc0:	mov	r0, #0
   14dc4:	bl	14e30 <strspn@plt+0x3ebc>
   14dc8:	cmp	r0, #0
   14dcc:	moveq	r4, #1
   14dd0:	ldrbeq	r3, [r7]
   14dd4:	streq	r3, [r6]
   14dd8:	mov	r0, r4
   14ddc:	add	sp, sp, #12
   14de0:	pop	{r4, r5, r6, r7, pc}
   14de4:	push	{r4, r5, r6, lr}
   14de8:	subs	r4, r2, #0
   14dec:	mov	r6, r0
   14df0:	mov	r5, r1
   14df4:	beq	14e20 <strspn@plt+0x3eac>
   14df8:	mov	r1, r4
   14dfc:	mvn	r0, #0
   14e00:	bl	14f24 <strspn@plt+0x3fb0>
   14e04:	cmp	r0, r5
   14e08:	bcs	14e20 <strspn@plt+0x3eac>
   14e0c:	bl	10e90 <__errno_location@plt>
   14e10:	mov	r3, #12
   14e14:	str	r3, [r0]
   14e18:	mov	r0, #0
   14e1c:	pop	{r4, r5, r6, pc}
   14e20:	mul	r1, r5, r4
   14e24:	mov	r0, r6
   14e28:	pop	{r4, r5, r6, lr}
   14e2c:	b	14d00 <strspn@plt+0x3d8c>
   14e30:	push	{lr}		; (str lr, [sp, #-4]!)
   14e34:	sub	sp, sp, #268	; 0x10c
   14e38:	add	r1, sp, #4
   14e3c:	ldr	r2, [pc, #60]	; 14e80 <strspn@plt+0x3f0c>
   14e40:	bl	14e8c <strspn@plt+0x3f18>
   14e44:	cmp	r0, #0
   14e48:	movne	r0, #0
   14e4c:	bne	14e78 <strspn@plt+0x3f04>
   14e50:	ldr	r1, [pc, #44]	; 14e84 <strspn@plt+0x3f10>
   14e54:	add	r0, sp, #4
   14e58:	bl	10d10 <strcmp@plt>
   14e5c:	cmp	r0, #0
   14e60:	beq	14e78 <strspn@plt+0x3f04>
   14e64:	add	r0, sp, #4
   14e68:	ldr	r1, [pc, #24]	; 14e88 <strspn@plt+0x3f14>
   14e6c:	bl	10d10 <strcmp@plt>
   14e70:	adds	r0, r0, #0
   14e74:	movne	r0, #1
   14e78:	add	sp, sp, #268	; 0x10c
   14e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   14e80:	andeq	r0, r0, r1, lsl #2
   14e84:			; <UNDEFINED> instruction: 0x000163bc
   14e88:	andeq	r6, r1, r0, asr #7
   14e8c:	push	{r4, r5, r6, lr}
   14e90:	mov	r5, r1
   14e94:	mov	r1, #0
   14e98:	mov	r4, r2
   14e9c:	bl	10efc <setlocale@plt>
   14ea0:	subs	r6, r0, #0
   14ea4:	beq	14f00 <strspn@plt+0x3f8c>
   14ea8:	bl	10e78 <strlen@plt>
   14eac:	cmp	r4, r0
   14eb0:	bhi	14ee8 <strspn@plt+0x3f74>
   14eb4:	cmp	r4, #0
   14eb8:	bne	14ec4 <strspn@plt+0x3f50>
   14ebc:	mov	r0, #34	; 0x22
   14ec0:	pop	{r4, r5, r6, pc}
   14ec4:	sub	r4, r4, #1
   14ec8:	mov	r1, r6
   14ecc:	mov	r2, r4
   14ed0:	mov	r0, r5
   14ed4:	bl	10d4c <memcpy@plt>
   14ed8:	mov	r3, #0
   14edc:	strb	r3, [r5, r4]
   14ee0:	mov	r0, #34	; 0x22
   14ee4:	pop	{r4, r5, r6, pc}
   14ee8:	add	r2, r0, #1
   14eec:	mov	r1, r6
   14ef0:	mov	r0, r5
   14ef4:	bl	10d4c <memcpy@plt>
   14ef8:	mov	r0, #0
   14efc:	pop	{r4, r5, r6, pc}
   14f00:	cmp	r4, #0
   14f04:	beq	14f14 <strspn@plt+0x3fa0>
   14f08:	strb	r6, [r5]
   14f0c:	mov	r0, #22
   14f10:	pop	{r4, r5, r6, pc}
   14f14:	mov	r0, #22
   14f18:	pop	{r4, r5, r6, pc}
   14f1c:	mov	r1, #0
   14f20:	b	10efc <setlocale@plt>
   14f24:	subs	r2, r1, #1
   14f28:	bxeq	lr
   14f2c:	bcc	15104 <strspn@plt+0x4190>
   14f30:	cmp	r0, r1
   14f34:	bls	150e8 <strspn@plt+0x4174>
   14f38:	tst	r1, r2
   14f3c:	beq	150f4 <strspn@plt+0x4180>
   14f40:	clz	r3, r0
   14f44:	clz	r2, r1
   14f48:	sub	r3, r2, r3
   14f4c:	rsbs	r3, r3, #31
   14f50:	addne	r3, r3, r3, lsl #1
   14f54:	mov	r2, #0
   14f58:	addne	pc, pc, r3, lsl #2
   14f5c:	nop			; (mov r0, r0)
   14f60:	cmp	r0, r1, lsl #31
   14f64:	adc	r2, r2, r2
   14f68:	subcs	r0, r0, r1, lsl #31
   14f6c:	cmp	r0, r1, lsl #30
   14f70:	adc	r2, r2, r2
   14f74:	subcs	r0, r0, r1, lsl #30
   14f78:	cmp	r0, r1, lsl #29
   14f7c:	adc	r2, r2, r2
   14f80:	subcs	r0, r0, r1, lsl #29
   14f84:	cmp	r0, r1, lsl #28
   14f88:	adc	r2, r2, r2
   14f8c:	subcs	r0, r0, r1, lsl #28
   14f90:	cmp	r0, r1, lsl #27
   14f94:	adc	r2, r2, r2
   14f98:	subcs	r0, r0, r1, lsl #27
   14f9c:	cmp	r0, r1, lsl #26
   14fa0:	adc	r2, r2, r2
   14fa4:	subcs	r0, r0, r1, lsl #26
   14fa8:	cmp	r0, r1, lsl #25
   14fac:	adc	r2, r2, r2
   14fb0:	subcs	r0, r0, r1, lsl #25
   14fb4:	cmp	r0, r1, lsl #24
   14fb8:	adc	r2, r2, r2
   14fbc:	subcs	r0, r0, r1, lsl #24
   14fc0:	cmp	r0, r1, lsl #23
   14fc4:	adc	r2, r2, r2
   14fc8:	subcs	r0, r0, r1, lsl #23
   14fcc:	cmp	r0, r1, lsl #22
   14fd0:	adc	r2, r2, r2
   14fd4:	subcs	r0, r0, r1, lsl #22
   14fd8:	cmp	r0, r1, lsl #21
   14fdc:	adc	r2, r2, r2
   14fe0:	subcs	r0, r0, r1, lsl #21
   14fe4:	cmp	r0, r1, lsl #20
   14fe8:	adc	r2, r2, r2
   14fec:	subcs	r0, r0, r1, lsl #20
   14ff0:	cmp	r0, r1, lsl #19
   14ff4:	adc	r2, r2, r2
   14ff8:	subcs	r0, r0, r1, lsl #19
   14ffc:	cmp	r0, r1, lsl #18
   15000:	adc	r2, r2, r2
   15004:	subcs	r0, r0, r1, lsl #18
   15008:	cmp	r0, r1, lsl #17
   1500c:	adc	r2, r2, r2
   15010:	subcs	r0, r0, r1, lsl #17
   15014:	cmp	r0, r1, lsl #16
   15018:	adc	r2, r2, r2
   1501c:	subcs	r0, r0, r1, lsl #16
   15020:	cmp	r0, r1, lsl #15
   15024:	adc	r2, r2, r2
   15028:	subcs	r0, r0, r1, lsl #15
   1502c:	cmp	r0, r1, lsl #14
   15030:	adc	r2, r2, r2
   15034:	subcs	r0, r0, r1, lsl #14
   15038:	cmp	r0, r1, lsl #13
   1503c:	adc	r2, r2, r2
   15040:	subcs	r0, r0, r1, lsl #13
   15044:	cmp	r0, r1, lsl #12
   15048:	adc	r2, r2, r2
   1504c:	subcs	r0, r0, r1, lsl #12
   15050:	cmp	r0, r1, lsl #11
   15054:	adc	r2, r2, r2
   15058:	subcs	r0, r0, r1, lsl #11
   1505c:	cmp	r0, r1, lsl #10
   15060:	adc	r2, r2, r2
   15064:	subcs	r0, r0, r1, lsl #10
   15068:	cmp	r0, r1, lsl #9
   1506c:	adc	r2, r2, r2
   15070:	subcs	r0, r0, r1, lsl #9
   15074:	cmp	r0, r1, lsl #8
   15078:	adc	r2, r2, r2
   1507c:	subcs	r0, r0, r1, lsl #8
   15080:	cmp	r0, r1, lsl #7
   15084:	adc	r2, r2, r2
   15088:	subcs	r0, r0, r1, lsl #7
   1508c:	cmp	r0, r1, lsl #6
   15090:	adc	r2, r2, r2
   15094:	subcs	r0, r0, r1, lsl #6
   15098:	cmp	r0, r1, lsl #5
   1509c:	adc	r2, r2, r2
   150a0:	subcs	r0, r0, r1, lsl #5
   150a4:	cmp	r0, r1, lsl #4
   150a8:	adc	r2, r2, r2
   150ac:	subcs	r0, r0, r1, lsl #4
   150b0:	cmp	r0, r1, lsl #3
   150b4:	adc	r2, r2, r2
   150b8:	subcs	r0, r0, r1, lsl #3
   150bc:	cmp	r0, r1, lsl #2
   150c0:	adc	r2, r2, r2
   150c4:	subcs	r0, r0, r1, lsl #2
   150c8:	cmp	r0, r1, lsl #1
   150cc:	adc	r2, r2, r2
   150d0:	subcs	r0, r0, r1, lsl #1
   150d4:	cmp	r0, r1
   150d8:	adc	r2, r2, r2
   150dc:	subcs	r0, r0, r1
   150e0:	mov	r0, r2
   150e4:	bx	lr
   150e8:	moveq	r0, #1
   150ec:	movne	r0, #0
   150f0:	bx	lr
   150f4:	clz	r2, r1
   150f8:	rsb	r2, r2, #31
   150fc:	lsr	r0, r0, r2
   15100:	bx	lr
   15104:	cmp	r0, #0
   15108:	mvnne	r0, #0
   1510c:	b	153ac <strspn@plt+0x4438>
   15110:	cmp	r1, #0
   15114:	beq	15104 <strspn@plt+0x4190>
   15118:	push	{r0, r1, lr}
   1511c:	bl	14f24 <strspn@plt+0x3fb0>
   15120:	pop	{r1, r2, lr}
   15124:	mul	r3, r2, r0
   15128:	sub	r1, r1, r3
   1512c:	bx	lr
   15130:	cmp	r1, #0
   15134:	beq	15340 <strspn@plt+0x43cc>
   15138:	eor	ip, r0, r1
   1513c:	rsbmi	r1, r1, #0
   15140:	subs	r2, r1, #1
   15144:	beq	1530c <strspn@plt+0x4398>
   15148:	movs	r3, r0
   1514c:	rsbmi	r3, r0, #0
   15150:	cmp	r3, r1
   15154:	bls	15318 <strspn@plt+0x43a4>
   15158:	tst	r1, r2
   1515c:	beq	15328 <strspn@plt+0x43b4>
   15160:	clz	r2, r3
   15164:	clz	r0, r1
   15168:	sub	r2, r0, r2
   1516c:	rsbs	r2, r2, #31
   15170:	addne	r2, r2, r2, lsl #1
   15174:	mov	r0, #0
   15178:	addne	pc, pc, r2, lsl #2
   1517c:	nop			; (mov r0, r0)
   15180:	cmp	r3, r1, lsl #31
   15184:	adc	r0, r0, r0
   15188:	subcs	r3, r3, r1, lsl #31
   1518c:	cmp	r3, r1, lsl #30
   15190:	adc	r0, r0, r0
   15194:	subcs	r3, r3, r1, lsl #30
   15198:	cmp	r3, r1, lsl #29
   1519c:	adc	r0, r0, r0
   151a0:	subcs	r3, r3, r1, lsl #29
   151a4:	cmp	r3, r1, lsl #28
   151a8:	adc	r0, r0, r0
   151ac:	subcs	r3, r3, r1, lsl #28
   151b0:	cmp	r3, r1, lsl #27
   151b4:	adc	r0, r0, r0
   151b8:	subcs	r3, r3, r1, lsl #27
   151bc:	cmp	r3, r1, lsl #26
   151c0:	adc	r0, r0, r0
   151c4:	subcs	r3, r3, r1, lsl #26
   151c8:	cmp	r3, r1, lsl #25
   151cc:	adc	r0, r0, r0
   151d0:	subcs	r3, r3, r1, lsl #25
   151d4:	cmp	r3, r1, lsl #24
   151d8:	adc	r0, r0, r0
   151dc:	subcs	r3, r3, r1, lsl #24
   151e0:	cmp	r3, r1, lsl #23
   151e4:	adc	r0, r0, r0
   151e8:	subcs	r3, r3, r1, lsl #23
   151ec:	cmp	r3, r1, lsl #22
   151f0:	adc	r0, r0, r0
   151f4:	subcs	r3, r3, r1, lsl #22
   151f8:	cmp	r3, r1, lsl #21
   151fc:	adc	r0, r0, r0
   15200:	subcs	r3, r3, r1, lsl #21
   15204:	cmp	r3, r1, lsl #20
   15208:	adc	r0, r0, r0
   1520c:	subcs	r3, r3, r1, lsl #20
   15210:	cmp	r3, r1, lsl #19
   15214:	adc	r0, r0, r0
   15218:	subcs	r3, r3, r1, lsl #19
   1521c:	cmp	r3, r1, lsl #18
   15220:	adc	r0, r0, r0
   15224:	subcs	r3, r3, r1, lsl #18
   15228:	cmp	r3, r1, lsl #17
   1522c:	adc	r0, r0, r0
   15230:	subcs	r3, r3, r1, lsl #17
   15234:	cmp	r3, r1, lsl #16
   15238:	adc	r0, r0, r0
   1523c:	subcs	r3, r3, r1, lsl #16
   15240:	cmp	r3, r1, lsl #15
   15244:	adc	r0, r0, r0
   15248:	subcs	r3, r3, r1, lsl #15
   1524c:	cmp	r3, r1, lsl #14
   15250:	adc	r0, r0, r0
   15254:	subcs	r3, r3, r1, lsl #14
   15258:	cmp	r3, r1, lsl #13
   1525c:	adc	r0, r0, r0
   15260:	subcs	r3, r3, r1, lsl #13
   15264:	cmp	r3, r1, lsl #12
   15268:	adc	r0, r0, r0
   1526c:	subcs	r3, r3, r1, lsl #12
   15270:	cmp	r3, r1, lsl #11
   15274:	adc	r0, r0, r0
   15278:	subcs	r3, r3, r1, lsl #11
   1527c:	cmp	r3, r1, lsl #10
   15280:	adc	r0, r0, r0
   15284:	subcs	r3, r3, r1, lsl #10
   15288:	cmp	r3, r1, lsl #9
   1528c:	adc	r0, r0, r0
   15290:	subcs	r3, r3, r1, lsl #9
   15294:	cmp	r3, r1, lsl #8
   15298:	adc	r0, r0, r0
   1529c:	subcs	r3, r3, r1, lsl #8
   152a0:	cmp	r3, r1, lsl #7
   152a4:	adc	r0, r0, r0
   152a8:	subcs	r3, r3, r1, lsl #7
   152ac:	cmp	r3, r1, lsl #6
   152b0:	adc	r0, r0, r0
   152b4:	subcs	r3, r3, r1, lsl #6
   152b8:	cmp	r3, r1, lsl #5
   152bc:	adc	r0, r0, r0
   152c0:	subcs	r3, r3, r1, lsl #5
   152c4:	cmp	r3, r1, lsl #4
   152c8:	adc	r0, r0, r0
   152cc:	subcs	r3, r3, r1, lsl #4
   152d0:	cmp	r3, r1, lsl #3
   152d4:	adc	r0, r0, r0
   152d8:	subcs	r3, r3, r1, lsl #3
   152dc:	cmp	r3, r1, lsl #2
   152e0:	adc	r0, r0, r0
   152e4:	subcs	r3, r3, r1, lsl #2
   152e8:	cmp	r3, r1, lsl #1
   152ec:	adc	r0, r0, r0
   152f0:	subcs	r3, r3, r1, lsl #1
   152f4:	cmp	r3, r1
   152f8:	adc	r0, r0, r0
   152fc:	subcs	r3, r3, r1
   15300:	cmp	ip, #0
   15304:	rsbmi	r0, r0, #0
   15308:	bx	lr
   1530c:	teq	ip, r0
   15310:	rsbmi	r0, r0, #0
   15314:	bx	lr
   15318:	movcc	r0, #0
   1531c:	asreq	r0, ip, #31
   15320:	orreq	r0, r0, #1
   15324:	bx	lr
   15328:	clz	r2, r1
   1532c:	rsb	r2, r2, #31
   15330:	cmp	ip, #0
   15334:	lsr	r0, r3, r2
   15338:	rsbmi	r0, r0, #0
   1533c:	bx	lr
   15340:	cmp	r0, #0
   15344:	mvngt	r0, #-2147483648	; 0x80000000
   15348:	movlt	r0, #-2147483648	; 0x80000000
   1534c:	b	153ac <strspn@plt+0x4438>
   15350:	cmp	r1, #0
   15354:	beq	15340 <strspn@plt+0x43cc>
   15358:	push	{r0, r1, lr}
   1535c:	bl	15138 <strspn@plt+0x41c4>
   15360:	pop	{r1, r2, lr}
   15364:	mul	r3, r2, r0
   15368:	sub	r1, r1, r3
   1536c:	bx	lr
   15370:	cmp	r3, #0
   15374:	cmpeq	r2, #0
   15378:	bne	15390 <strspn@plt+0x441c>
   1537c:	cmp	r1, #0
   15380:	cmpeq	r0, #0
   15384:	mvnne	r1, #0
   15388:	mvnne	r0, #0
   1538c:	b	153ac <strspn@plt+0x4438>
   15390:	sub	sp, sp, #8
   15394:	push	{sp, lr}
   15398:	bl	153bc <strspn@plt+0x4448>
   1539c:	ldr	lr, [sp, #4]
   153a0:	add	sp, sp, #8
   153a4:	pop	{r2, r3}
   153a8:	bx	lr
   153ac:	push	{r1, lr}
   153b0:	mov	r0, #8
   153b4:	bl	10d04 <raise@plt>
   153b8:	pop	{r1, pc}
   153bc:	cmp	r1, r3
   153c0:	push	{r4, r5, r6, r7, r8, r9, lr}
   153c4:	cmpeq	r0, r2
   153c8:	mov	r4, r0
   153cc:	mov	r5, r1
   153d0:	ldr	r9, [sp, #28]
   153d4:	movcc	r0, #0
   153d8:	movcc	r1, #0
   153dc:	bcc	154d4 <strspn@plt+0x4560>
   153e0:	cmp	r3, #0
   153e4:	clzeq	ip, r2
   153e8:	clzne	ip, r3
   153ec:	addeq	ip, ip, #32
   153f0:	cmp	r5, #0
   153f4:	clzeq	r1, r4
   153f8:	addeq	r1, r1, #32
   153fc:	clzne	r1, r5
   15400:	sub	ip, ip, r1
   15404:	sub	lr, ip, #32
   15408:	lsl	r7, r3, ip
   1540c:	rsb	r8, ip, #32
   15410:	orr	r7, r7, r2, lsl lr
   15414:	orr	r7, r7, r2, lsr r8
   15418:	lsl	r6, r2, ip
   1541c:	cmp	r5, r7
   15420:	cmpeq	r4, r6
   15424:	movcc	r0, #0
   15428:	movcc	r1, #0
   1542c:	bcc	15448 <strspn@plt+0x44d4>
   15430:	mov	r3, #1
   15434:	subs	r4, r4, r6
   15438:	lsl	r1, r3, lr
   1543c:	lsl	r0, r3, ip
   15440:	orr	r1, r1, r3, lsr r8
   15444:	sbc	r5, r5, r7
   15448:	cmp	ip, #0
   1544c:	beq	154d4 <strspn@plt+0x4560>
   15450:	lsrs	r3, r7, #1
   15454:	rrx	r2, r6
   15458:	mov	r6, ip
   1545c:	b	15480 <strspn@plt+0x450c>
   15460:	subs	r4, r4, r2
   15464:	sbc	r5, r5, r3
   15468:	adds	r4, r4, r4
   1546c:	adc	r5, r5, r5
   15470:	adds	r4, r4, #1
   15474:	adc	r5, r5, #0
   15478:	subs	r6, r6, #1
   1547c:	beq	1549c <strspn@plt+0x4528>
   15480:	cmp	r5, r3
   15484:	cmpeq	r4, r2
   15488:	bcs	15460 <strspn@plt+0x44ec>
   1548c:	adds	r4, r4, r4
   15490:	adc	r5, r5, r5
   15494:	subs	r6, r6, #1
   15498:	bne	15480 <strspn@plt+0x450c>
   1549c:	lsr	r6, r4, ip
   154a0:	lsr	r7, r5, ip
   154a4:	orr	r6, r6, r5, lsl r8
   154a8:	adds	r2, r0, r4
   154ac:	orr	r6, r6, r5, lsr lr
   154b0:	adc	r3, r1, r5
   154b4:	lsl	r1, r7, ip
   154b8:	orr	r1, r1, r6, lsl lr
   154bc:	lsl	r0, r6, ip
   154c0:	orr	r1, r1, r6, lsr r8
   154c4:	subs	r0, r2, r0
   154c8:	mov	r4, r6
   154cc:	mov	r5, r7
   154d0:	sbc	r1, r3, r1
   154d4:	cmp	r9, #0
   154d8:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   154dc:	strd	r4, [r9]
   154e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   154e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   154e8:	mov	r7, r0
   154ec:	ldr	r6, [pc, #72]	; 1553c <strspn@plt+0x45c8>
   154f0:	ldr	r5, [pc, #72]	; 15540 <strspn@plt+0x45cc>
   154f4:	add	r6, pc, r6
   154f8:	add	r5, pc, r5
   154fc:	sub	r6, r6, r5
   15500:	mov	r8, r1
   15504:	mov	r9, r2
   15508:	bl	10ccc <calloc@plt-0x20>
   1550c:	asrs	r6, r6, #2
   15510:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15514:	mov	r4, #0
   15518:	add	r4, r4, #1
   1551c:	ldr	r3, [r5], #4
   15520:	mov	r2, r9
   15524:	mov	r1, r8
   15528:	mov	r0, r7
   1552c:	blx	r3
   15530:	cmp	r6, r4
   15534:	bne	15518 <strspn@plt+0x45a4>
   15538:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1553c:	andeq	r1, r1, r4, lsl sl
   15540:	andeq	r1, r1, ip, lsl #20
   15544:	bx	lr
   15548:	ldr	r3, [pc, #12]	; 1555c <strspn@plt+0x45e8>
   1554c:	mov	r1, #0
   15550:	add	r3, pc, r3
   15554:	ldr	r2, [r3]
   15558:	b	10e9c <__cxa_atexit@plt>
   1555c:	muleq	r1, r8, fp

Disassembly of section .fini:

00015560 <.fini>:
   15560:	push	{r3, lr}
   15564:	pop	{r3, pc}
