Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  7 04:05:13 2018
| Host         : DESKTOP-2U2CESD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file state_control_sets_placed.rpt
| Design       : state
| Device       : xc7a35tl
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            8 |
| No           | No                    | Yes                    |              25 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------+----------------------+------------------+----------------+
|      Clock Signal      |    Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+---------------------+----------------------+------------------+----------------+
|  SEC/CLK               |                     | T20/clear            |                1 |              1 |
|  SEC/CLK               |                     | T30/en_t_30          |                1 |              1 |
|  clk_placuta_IBUF_BUFG | vit[1]_i_1_n_0      |                      |                2 |              4 |
|  SEC/CLK               |                     | T5/p_0_out           |                1 |              4 |
|  SEC/CLK               |                     | T5v2/a[2]_i_2__0_n_0 |                1 |              4 |
|  clk_placuta_IBUF_BUFG | aut[5]_i_2_n_0      | aut[5]_i_1_n_0       |                1 |              5 |
|  SEC/CLK               | T20/a[4]_i_1_n_0    | T20/clear            |                1 |              5 |
|  SEC/CLK               | T30/a[4]_i_1__0_n_0 | T30/en_t_30          |                1 |              5 |
|  clk_placuta_IBUF_BUFG | o[5]_i_1_n_0        | r_IBUF               |                4 |              6 |
|  clk_placuta_IBUF_BUFG |                     | r_IBUF               |               10 |             15 |
|  clk_placuta_IBUF_BUFG |                     |                      |                8 |             29 |
+------------------------+---------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     3 |
| 5      |                     3 |
| 6      |                     1 |
| 15     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


