Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  8 18:02:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_1_0'. These changes may impact your design.


-Upgrade has added port 'pipeline_active'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  8 18:02:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_0_0'. These changes may impact your design.


-Upgrade has added port 'pipeline_active'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  8 16:57:13 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  8 16:57:13 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul  2 15:01:59 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul  2 15:01:59 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 18:44:16 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_1_0'. These changes may impact your design.


-Upgrade has added port 'count_val_in_0'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 18:44:16 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_0_0'. These changes may impact your design.


-Upgrade has added port 'count_val_in_0'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 17:47:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 17:47:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 17:43:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'rfsoc_data_pipeline_axis_tready_slice_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of rfsoc_data_pipeline_axis_tready_slice_0_0 (xilinx.com:module_ref:axis_tready_slice:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'rfsoc_data_pipeline_axis_tready_slice_0_0'. These changes may impact your design.


-Upgrade has added port 'count_val_out'

-Upgrade has added port 'int_count_out'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 16:04:09 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 16:04:09 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 14:01:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 14:01:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 13:53:47 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 13:53:47 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

