SCUBA, Version Diamond (64-bit) 3.8.0.115.3
Thu Apr 06 15:22:16 2017
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.8_x64\ispfpga\bin\nt64\scuba.exe -w -n testmem1 -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ramdps -device LFE5U-85F -raddr_width 9 -rwidth 36 -waddr_width 9 -wwidth 36 -rnum_words 512 -wnum_words 512 -outdata REGISTERED -cascade -1 -resetmode SYNC -sync_reset -mem_init0 
    Circuit name     : testmem1
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
    Inputs       : WrAddress[8:0], RdAddress[8:0], Data[35:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
    Outputs      : Q[35:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : testmem1.edn
    Verilog output   : testmem1.v
    Verilog template : testmem1_tmpl.v
    Verilog testbench: tb_testmem1_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : testmem1.srp
    Estimated Resource Usage:
            EBR : 1
  
END   SCUBA Module Synthesis

