#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Tue Jul  5 15:56:52 2016
# Process ID: 9058
# Current directory: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/project.runs/synth_1
# Command line: vivado -log dct.vds -mode batch -messageDb vivado.pb -notrace -source dct.tcl
# Log file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/project.runs/synth_1/dct.vds
# Journal file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source dct.tcl -notrace
Command: synth_design -top dct -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -5 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1132.867 ; gain = 178.840 ; free physical = 917 ; free virtual = 36621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dct' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct.vhd:58]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_2d_col_inbuf' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_col_inbuf.vhd:102' bound to instance 'buf_2d_in_U' of component 'dct_dct_2d_col_inbuf' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct.vhd:213]
INFO: [Synth 8-638] synthesizing module 'dct_dct_2d_col_inbuf' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_col_inbuf.vhd:120]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_2d_col_inbuf_ram' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_col_inbuf.vhd:13' bound to instance 'dct_dct_2d_col_inbuf_ram_U' of component 'dct_dct_2d_col_inbuf_ram' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_col_inbuf.vhd:137]
INFO: [Synth 8-638] synthesizing module 'dct_dct_2d_col_inbuf_ram' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_col_inbuf.vhd:34]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 16 - type: integer 
	Parameter awidth bound to: 6 - type: integer 
	Parameter mem_size bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dct_dct_2d_col_inbuf_ram' (1#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_col_inbuf.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_2d_col_inbuf' (2#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_col_inbuf.vhd:120]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_2d_row_outbuf' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_row_outbuf.vhd:77' bound to instance 'buf_2d_out_U' of component 'dct_dct_2d_row_outbuf' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct.vhd:230]
INFO: [Synth 8-638] synthesizing module 'dct_dct_2d_row_outbuf' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_row_outbuf.vhd:92]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_2d_row_outbuf_ram' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_row_outbuf.vhd:13' bound to instance 'dct_dct_2d_row_outbuf_ram_U' of component 'dct_dct_2d_row_outbuf_ram' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_row_outbuf.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dct_dct_2d_row_outbuf_ram' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_row_outbuf.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 16 - type: integer 
	Parameter awidth bound to: 6 - type: integer 
	Parameter mem_size bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dct_dct_2d_row_outbuf_ram' (3#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_row_outbuf.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_2d_row_outbuf' (4#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_row_outbuf.vhd:92]
INFO: [Synth 8-3491] module 'dct_dct_2d' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:12' bound to instance 'grp_dct_dct_2d_fu_198' of component 'dct_dct_2d' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct.vhd:244]
INFO: [Synth 8-638] synthesizing module 'dct_dct_2d' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:62]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_2d_row_outbuf' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_row_outbuf.vhd:77' bound to instance 'row_outbuf_U' of component 'dct_dct_2d_row_outbuf' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:238]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_2d_row_outbuf' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_row_outbuf.vhd:77' bound to instance 'col_outbuf_U' of component 'dct_dct_2d_row_outbuf' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:252]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_2d_col_inbuf' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d_col_inbuf.vhd:102' bound to instance 'col_inbuf_U' of component 'dct_dct_2d_col_inbuf' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:266]
INFO: [Synth 8-3491] module 'dct_dct_1d2' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:12' bound to instance 'grp_dct_dct_1d2_fu_223' of component 'dct_dct_1d2' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:283]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:175]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_0' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_0.vhd:72' bound to instance 'dct_coeff_table_0_U' of component 'dct_dct_1d2_dct_coeff_table_0' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:362]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_0' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_0.vhd:85]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_0_rom' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_0.vhd:12' bound to instance 'dct_dct_1d2_dct_coeff_table_0_rom_U' of component 'dct_dct_1d2_dct_coeff_table_0_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_0_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_0.vhd:27]
	Parameter dwidth bound to: 14 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_0_rom' (5#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_0' (6#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_0.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_1.vhd:72' bound to instance 'dct_coeff_table_1_U' of component 'dct_dct_1d2_dct_coeff_table_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:374]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_1.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_1_rom' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_1.vhd:12' bound to instance 'dct_dct_1d2_dct_coeff_table_1_rom_U' of component 'dct_dct_1d2_dct_coeff_table_1_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_1_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_1.vhd:27]
	Parameter dwidth bound to: 15 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_1_rom' (7#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_1' (8#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_1.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_2' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_2.vhd:72' bound to instance 'dct_coeff_table_2_U' of component 'dct_dct_1d2_dct_coeff_table_2' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:386]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_2' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_2.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_2_rom' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_2.vhd:12' bound to instance 'dct_dct_1d2_dct_coeff_table_2_rom_U' of component 'dct_dct_1d2_dct_coeff_table_2_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_2.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_2_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_2.vhd:27]
	Parameter dwidth bound to: 15 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_2_rom' (9#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_2' (10#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_2.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_3' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_3.vhd:72' bound to instance 'dct_coeff_table_3_U' of component 'dct_dct_1d2_dct_coeff_table_3' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:398]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_3' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_3.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_3_rom' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_3.vhd:12' bound to instance 'dct_dct_1d2_dct_coeff_table_3_rom_U' of component 'dct_dct_1d2_dct_coeff_table_3_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_3.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_3_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_3.vhd:27]
	Parameter dwidth bound to: 15 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_3_rom' (11#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_3.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_3' (12#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_3.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_4' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_4.vhd:72' bound to instance 'dct_coeff_table_4_U' of component 'dct_dct_1d2_dct_coeff_table_4' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:410]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_4' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_4.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_4_rom' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_4.vhd:12' bound to instance 'dct_dct_1d2_dct_coeff_table_4_rom_U' of component 'dct_dct_1d2_dct_coeff_table_4_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_4.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_4_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_4.vhd:27]
	Parameter dwidth bound to: 15 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_4_rom' (13#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_4.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_4' (14#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_4.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_5' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_5.vhd:72' bound to instance 'dct_coeff_table_5_U' of component 'dct_dct_1d2_dct_coeff_table_5' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:422]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_5' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_5.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_5_rom' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_5.vhd:12' bound to instance 'dct_dct_1d2_dct_coeff_table_5_rom_U' of component 'dct_dct_1d2_dct_coeff_table_5_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_5.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_5_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_5.vhd:27]
	Parameter dwidth bound to: 15 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_5.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_5_rom' (15#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_5.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_5' (16#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_5.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_6' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_6.vhd:72' bound to instance 'dct_coeff_table_6_U' of component 'dct_dct_1d2_dct_coeff_table_6' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:434]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_6' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_6.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_6_rom' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_6.vhd:12' bound to instance 'dct_dct_1d2_dct_coeff_table_6_rom_U' of component 'dct_dct_1d2_dct_coeff_table_6_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_6.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_6_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_6.vhd:27]
	Parameter dwidth bound to: 15 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_6_rom' (17#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_6.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_6' (18#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_6.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_7' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_7.vhd:72' bound to instance 'dct_coeff_table_7_U' of component 'dct_dct_1d2_dct_coeff_table_7' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:446]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_7' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_7.vhd:85]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'dct_dct_1d2_dct_coeff_table_7_rom' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_7.vhd:12' bound to instance 'dct_dct_1d2_dct_coeff_table_7_rom_U' of component 'dct_dct_1d2_dct_coeff_table_7_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_7.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dct_dct_1d2_dct_coeff_table_7_rom' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_7.vhd:27]
	Parameter dwidth bound to: 15 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_7_rom' (19#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_7.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2_dct_coeff_table_7' (20#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2_dct_coeff_table_7.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mac_muladd_16s_15s_29s_29_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd:42' bound to instance 'dct_mac_muladd_16s_15s_29s_29_1_U1' of component 'dct_mac_muladd_16s_15s_29s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:458]
INFO: [Synth 8-638] synthesizing module 'dct_mac_muladd_16s_15s_29s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mac_muladd_16s_15s_29s_29_1_DSP48_0' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd:12' bound to instance 'dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U' of component 'dct_mac_muladd_16s_15s_29s_29_1_DSP48_0' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'dct_mac_muladd_16s_15s_29s_29_1_DSP48_0' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'dct_mac_muladd_16s_15s_29s_29_1_DSP48_0' (21#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'dct_mac_muladd_16s_15s_29s_29_1' (22#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mac_muladd_16s_15s_29s_29_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd:42' bound to instance 'dct_mac_muladd_16s_15s_29s_29_1_U2' of component 'dct_mac_muladd_16s_15s_29s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:472]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mac_muladd_16s_14ns_29s_29_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_14ns_29s_29_1.vhd:42' bound to instance 'dct_mac_muladd_16s_14ns_29s_29_1_U3' of component 'dct_mac_muladd_16s_14ns_29s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:486]
INFO: [Synth 8-638] synthesizing module 'dct_mac_muladd_16s_14ns_29s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_14ns_29s_29_1.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mac_muladd_16s_14ns_29s_29_1_DSP48_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_14ns_29s_29_1.vhd:12' bound to instance 'dct_mac_muladd_16s_14ns_29s_29_1_DSP48_1_U' of component 'dct_mac_muladd_16s_14ns_29s_29_1_DSP48_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_14ns_29s_29_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'dct_mac_muladd_16s_14ns_29s_29_1_DSP48_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_14ns_29s_29_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'dct_mac_muladd_16s_14ns_29s_29_1_DSP48_1' (23#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_14ns_29s_29_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'dct_mac_muladd_16s_14ns_29s_29_1' (24#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_14ns_29s_29_1.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mul_mul_16s_15s_29_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd:31' bound to instance 'dct_mul_mul_16s_15s_29_1_U4' of component 'dct_mul_mul_16s_15s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:500]
INFO: [Synth 8-638] synthesizing module 'dct_mul_mul_16s_15s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mul_mul_16s_15s_29_1_DSP48_2' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd:6' bound to instance 'dct_mul_mul_16s_15s_29_1_DSP48_2_U' of component 'dct_mul_mul_16s_15s_29_1_DSP48_2' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'dct_mul_mul_16s_15s_29_1_DSP48_2' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dct_mul_mul_16s_15s_29_1_DSP48_2' (25#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dct_mul_mul_16s_15s_29_1' (26#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mul_mul_16s_15s_29_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd:31' bound to instance 'dct_mul_mul_16s_15s_29_1_U5' of component 'dct_mul_mul_16s_15s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:512]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mul_mul_16s_15s_29_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd:31' bound to instance 'dct_mul_mul_16s_15s_29_1_U6' of component 'dct_mul_mul_16s_15s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:524]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mac_muladd_16s_15s_29s_29_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd:42' bound to instance 'dct_mac_muladd_16s_15s_29s_29_1_U7' of component 'dct_mac_muladd_16s_15s_29s_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:536]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mac_muladd_16s_15s_14ns_29_1' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_14ns_29_1.vhd:42' bound to instance 'dct_mac_muladd_16s_15s_14ns_29_1_U8' of component 'dct_mac_muladd_16s_15s_14ns_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:550]
INFO: [Synth 8-638] synthesizing module 'dct_mac_muladd_16s_15s_14ns_29_1' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_14ns_29_1.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_14ns_29_1.vhd:12' bound to instance 'dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U' of component 'dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_14ns_29_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_14ns_29_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3' (27#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_14ns_29_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'dct_mac_muladd_16s_15s_14ns_29_1' (28#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_mac_muladd_16s_15s_14ns_29_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_1d2' (29#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'dct_dct_2d' (30#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'dct' (31#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1174.250 ; gain = 220.223 ; free physical = 875 ; free virtual = 36579
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1174.250 ; gain = 220.223 ; free physical = 875 ; free virtual = 36578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct.xdc]
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1475.609 ; gain = 1.000 ; free physical = 687 ; free virtual = 36391
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9154 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1475.613 ; gain = 521.586 ; free physical = 683 ; free virtual = 36386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1475.613 ; gain = 521.586 ; free physical = 683 ; free virtual = 36386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1475.613 ; gain = 521.586 ; free physical = 683 ; free virtual = 36386
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_25_reg_647_pp0_it1_reg' and it is trimmed from '8' to '6' bits. [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:633]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_647_reg' and it is trimmed from '8' to '6' bits. [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_1d2.vhd:633]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_416_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_282_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_392_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_252_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_264_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_362_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_fu_238_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_336_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_318_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1475.613 ; gain = 521.586 ; free physical = 663 ; free virtual = 36367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 15    
+---Registers : 
	               64 Bit    Registers := 1     
	               29 Bit    Registers := 7     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 14    
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 13    
	                4 Bit    Registers := 21    
	                1 Bit    Registers := 18    
+---RAMs : 
	             1024 Bit         RAMs := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dct 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module dct_dct_2d_col_inbuf_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module dct_dct_2d_row_outbuf_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module dct_dct_1d2_dct_coeff_table_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module dct_dct_1d2_dct_coeff_table_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module dct_dct_1d2_dct_coeff_table_2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module dct_dct_1d2_dct_coeff_table_3_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module dct_dct_1d2_dct_coeff_table_4_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module dct_dct_1d2_dct_coeff_table_5_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module dct_dct_1d2_dct_coeff_table_6_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module dct_dct_1d2_dct_coeff_table_7_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module dct_dct_1d2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               29 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dct_dct_2d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1475.617 ; gain = 521.590 ; free physical = 664 ; free virtual = 36367
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:1009]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution3/impl/vhdl/dct_dct_2d.vhd:1008]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "grp_dct_dct_2d_fu_198/exitcond_flatten_fu_264_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_dct_dct_2d_fu_198/exitcond_flatten1_fu_374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_318_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p, operation Mode is: (C:0x1000)+A2*B''.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_7_U/dct_dct_1d2_dct_coeff_table_7_rom_U/q0_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_7_load_reg_737_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/reg_282_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/m is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p.
DSP Report: Generating DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_6_U/dct_dct_1d2_dct_coeff_table_6_rom_U/q0_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_6_load_reg_732_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/reg_278_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U1/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U1/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/m is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg.
DSP Report: Generating DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_5_reg_742_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_5_U/dct_dct_1d2_dct_coeff_table_5_rom_U/q0_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_5_reg_742_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_5_load_reg_727_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_5_reg_742_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/reg_282_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_5_reg_742_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_5_reg_742_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_5_reg_742_reg.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mul_mul_16s_15s_29_1_U4/dct_mul_mul_16s_15s_29_1_DSP48_2_U/p_cvt is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_5_reg_742_reg.
DSP Report: Generating DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_4_U/dct_dct_1d2_dct_coeff_table_4_rom_U/q0_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_4_load_reg_722_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/reg_282_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U7/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U7/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/m is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg.
DSP Report: Generating DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_3_reg_717_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_3_U/dct_dct_1d2_dct_coeff_table_3_rom_U/q0_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_3_reg_717_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_3_load_reg_677_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_3_reg_717_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/reg_282_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_3_reg_717_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_3_reg_717_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_3_reg_717_reg.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mul_mul_16s_15s_29_1_U5/dct_mul_mul_16s_15s_29_1_DSP48_2_U/p_cvt is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_3_reg_717_reg.
DSP Report: Generating DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p, operation Mode is: PCIN+A2*B''.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_2_U/dct_dct_1d2_dct_coeff_table_2_rom_U/q0_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_2_load_reg_712_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/reg_278_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/m is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p.
DSP Report: Generating DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_1_reg_707_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_1_U/dct_dct_1d2_dct_coeff_table_1_rom_U/q0_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_1_reg_707_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_coeff_table_1_load_reg_667_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_1_reg_707_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/reg_278_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_1_reg_707_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_1_reg_707_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_1_reg_707_reg.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mul_mul_16s_15s_29_1_U6/dct_mul_mul_16s_15s_29_1_DSP48_2_U/p_cvt is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_1_reg_707_reg.
DSP Report: Generating DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp2_reg_747_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register B is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp2_reg_747_reg.
DSP Report: register B is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp2_reg_747_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/reg_278_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp2_reg_747_reg.
DSP Report: register grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp2_reg_747_reg is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp2_reg_747_reg.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_14ns_29s_29_1_U3/dct_mac_muladd_16s_14ns_29s_29_1_DSP48_1_U/p is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp2_reg_747_reg.
DSP Report: operator grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_14ns_29s_29_1_U3/dct_mac_muladd_16s_14ns_29s_29_1_DSP48_1_U/m is absorbed into DSP grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp2_reg_747_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1475.617 ; gain = 521.590 ; free physical = 666 ; free virtual = 36370
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1475.617 ; gain = 521.590 ; free physical = 666 ; free virtual = 36370

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------------+------------+---------------+----------------+
|Module Name                       | RTL Object | Depth x Width | Implemented As | 
+----------------------------------+------------+---------------+----------------+
|dct_dct_1d2_dct_coeff_table_0_rom | rom        | 8x14          | LUT            | 
|dct_dct_1d2_dct_coeff_table_1_rom | rom__1     | 8x15          | LUT            | 
|dct_dct_1d2_dct_coeff_table_2_rom | rom__2     | 8x15          | LUT            | 
|dct_dct_1d2_dct_coeff_table_3_rom | rom__3     | 8x15          | LUT            | 
|dct_dct_1d2_dct_coeff_table_4_rom | rom__4     | 8x15          | LUT            | 
|dct_dct_1d2_dct_coeff_table_5_rom | rom__5     | 8x15          | LUT            | 
|dct_dct_1d2_dct_coeff_table_6_rom | rom__6     | 8x15          | LUT            | 
|dct_dct_1d2_dct_coeff_table_7_rom | rom__7     | 8x15          | LUT            | 
+----------------------------------+------------+---------------+----------------+


Block RAM:
+------------+------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|Module Name | RTL Object                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name | 
+------------+------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|dct         | buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg                         | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | dct/extram__6     | 
|dct         | buf_2d_out_U/dct_dct_2d_row_outbuf_ram_U/ram_reg                       | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | dct/extram__8     | 
|dct         | grp_dct_dct_2d_fu_198/row_outbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | dct/extram__10    | 
|dct         | grp_dct_dct_2d_fu_198/col_outbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | dct/extram__12    | 
|dct         | grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg   | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | dct/extram__14    | 
+------------+------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dct         | (C:0x1000)+A2*B'' | No           | 16     | 15     | 14     | 25     | 29     | 1    | 2    | 0    | 1    | 1     | 0    | 0    | 
|dct         | (PCIN+A2*B'')'    | No           | 16     | 15     | 29     | 25     | 29     | 1    | 2    | 1    | 1    | 1     | 0    | 1    | 
|dct         | (A2*B'')'         | No           | 16     | 15     | 48     | 25     | 31     | 1    | 2    | 1    | 1    | 1     | 1    | 0    | 
|dct         | (PCIN+A2*B'')'    | No           | 16     | 15     | 29     | 25     | 29     | 1    | 2    | 1    | 1    | 1     | 0    | 1    | 
|dct         | (A2*B'')'         | No           | 16     | 15     | 48     | 25     | 31     | 1    | 2    | 1    | 1    | 1     | 1    | 0    | 
|dct         | PCIN+A2*B''       | No           | 16     | 15     | 29     | 25     | 29     | 1    | 2    | 1    | 1    | 1     | 0    | 0    | 
|dct         | (A2*B'')'         | No           | 16     | 15     | 48     | 25     | 31     | 1    | 2    | 1    | 1    | 1     | 1    | 0    | 
|dct         | (PCIN+A2*B'')'    | No           | 16     | 15     | 29     | 25     | 29     | 1    | 2    | 1    | 1    | 1     | 0    | 1    | 
+------------+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_7_reg_623_reg[3] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[3] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_4_reg_608_reg[3] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[3] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_5_reg_613_reg[3] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[3] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_3_reg_603_reg[3] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[3] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_7_reg_623_reg[4] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[4] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_4_reg_608_reg[4] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[4] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_5_reg_613_reg[4] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[4] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_3_reg_603_reg[4] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[4] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_7_reg_623_reg[5] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_4_reg_608_reg[5] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_5_reg_613_reg[5] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_3_reg_603_reg[5] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_6_reg_618_reg[3] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[3] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_2_reg_598_reg[3] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[3] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_reg_588_reg[3] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[3] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_1_reg_593_reg[3] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[3] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_6_reg_618_reg[4] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[4] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_2_reg_598_reg[4] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[4] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_reg_588_reg[4] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[4] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_1_reg_593_reg[4] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[4] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_6_reg_618_reg[5] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_2_reg_598_reg[5] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_reg_588_reg[5] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_1_reg_593_reg[5] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_reg_637_reg[1] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_25_reg_647_reg[1] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_reg_637_reg[2] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_25_reg_647_reg[2] '
INFO: [Synth 8-3886] merging instance '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_reg_637_reg[0] ' (FDE) to '\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_25_reg_647_reg[0] '
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[6] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_reg_637_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\r_i_mid2_reg_431_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\r_i_reg_143_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\r_i2_mid2_reg_456_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\r_i2_reg_176_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_7_reg_623_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_4_reg_608_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_5_reg_613_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_3_reg_603_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_7_reg_623_reg[4] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_4_reg_608_reg[4] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_5_reg_613_reg[4] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_3_reg_603_reg[4] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_7_reg_623_reg[5] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_4_reg_608_reg[5] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_5_reg_613_reg[5] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_3_reg_603_reg[5] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_6_reg_618_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_2_reg_598_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_reg_588_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_1_reg_593_reg[3] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_6_reg_618_reg[4] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_2_reg_598_reg[4] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_reg_588_reg[4] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_1_reg_593_reg[4] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_6_reg_618_reg[5] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_2_reg_598_reg[5] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_reg_588_reg[5] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/src_addr_1_reg_593_reg[5] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_reg_637_reg[1] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_reg_637_reg[2] ) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (\grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_reg_637_reg[0] ) is unused and will be removed from module dct.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1475.617 ; gain = 521.590 ; free physical = 656 ; free virtual = 36361
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1475.617 ; gain = 521.590 ; free physical = 656 ; free virtual = 36361

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1496.609 ; gain = 542.582 ; free physical = 587 ; free virtual = 36291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1497.609 ; gain = 543.582 ; free physical = 585 ; free virtual = 36290
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1497.609 ; gain = 543.582 ; free physical = 585 ; free virtual = 36290

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1497.609 ; gain = 543.582 ; free physical = 585 ; free virtual = 36290
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \buf_2d_out_U/dct_dct_2d_row_outbuf_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dct_dct_2d_fu_198/row_outbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dct_dct_2d_fu_198/col_outbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1518.641 ; gain = 564.613 ; free physical = 566 ; free virtual = 36271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1518.641 ; gain = 564.613 ; free physical = 566 ; free virtual = 36270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1518.641 ; gain = 564.613 ; free physical = 566 ; free virtual = 36270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1518.641 ; gain = 564.613 ; free physical = 566 ; free virtual = 36270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1518.641 ; gain = 564.613 ; free physical = 566 ; free virtual = 36270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1518.641 ; gain = 564.613 ; free physical = 566 ; free virtual = 36270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1518.641 ; gain = 564.613 ; free physical = 566 ; free virtual = 36270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    24|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_3  |     1|
|5     |DSP48E1_4  |     3|
|6     |LUT1       |    12|
|7     |LUT2       |   126|
|8     |LUT3       |   123|
|9     |LUT4       |    46|
|10    |LUT5       |    72|
|11    |LUT6       |    81|
|12    |RAMB18E1   |     2|
|13    |RAMB18E1_1 |     3|
|14    |FDRE       |   193|
|15    |FDSE       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+-----------------------------------------+------+
|      |Instance                                           |Module                                   |Cells |
+------+---------------------------------------------------+-----------------------------------------+------+
|1     |top                                                |                                         |   693|
|2     |  buf_2d_in_U                                      |dct_dct_2d_col_inbuf                     |     3|
|3     |    dct_dct_2d_col_inbuf_ram_U                     |dct_dct_2d_col_inbuf_ram_5               |     3|
|4     |  buf_2d_out_U                                     |dct_dct_2d_row_outbuf                    |    11|
|5     |    dct_dct_2d_row_outbuf_ram_U                    |dct_dct_2d_row_outbuf_ram_4              |    11|
|6     |  grp_dct_dct_2d_fu_198                            |dct_dct_2d                               |   555|
|7     |    col_inbuf_U                                    |dct_dct_2d_col_inbuf_0                   |    34|
|8     |      dct_dct_2d_col_inbuf_ram_U                   |dct_dct_2d_col_inbuf_ram                 |    34|
|9     |    col_outbuf_U                                   |dct_dct_2d_row_outbuf_1                  |    11|
|10    |      dct_dct_2d_row_outbuf_ram_U                  |dct_dct_2d_row_outbuf_ram_3              |    11|
|11    |    grp_dct_dct_1d2_fu_223                         |dct_dct_1d2                              |   332|
|12    |      dct_mac_muladd_16s_15s_14ns_29_1_U8          |dct_mac_muladd_16s_15s_14ns_29_1         |    13|
|13    |        dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U |dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3 |    13|
|14    |      dct_mac_muladd_16s_15s_29s_29_1_U2           |dct_mac_muladd_16s_15s_29s_29_1          |    17|
|15    |        dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U  |dct_mac_muladd_16s_15s_29s_29_1_DSP48_0  |    17|
|16    |    row_outbuf_U                                   |dct_dct_2d_row_outbuf_2                  |    11|
|17    |      dct_dct_2d_row_outbuf_ram_U                  |dct_dct_2d_row_outbuf_ram                |    11|
+------+---------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1518.641 ; gain = 564.613 ; free physical = 566 ; free virtual = 36270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1518.641 ; gain = 149.410 ; free physical = 566 ; free virtual = 36270
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1518.641 ; gain = 564.613 ; free physical = 566 ; free virtual = 36270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
203 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1518.645 ; gain = 493.395 ; free physical = 566 ; free virtual = 36270
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1558.656 ; gain = 0.000 ; free physical = 565 ; free virtual = 36269
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 15:57:44 2016...
