
build/microcntr.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080002fd 	.word	0x080002fd
 8000008:	080002ff 	.word	0x080002ff
 800000c:	080002ff 	.word	0x080002ff
 8000010:	080002ff 	.word	0x080002ff
 8000014:	080002ff 	.word	0x080002ff
 8000018:	080002ff 	.word	0x080002ff
 800001c:	080002ff 	.word	0x080002ff
 8000020:	080002ff 	.word	0x080002ff
 8000024:	080002ff 	.word	0x080002ff
 8000028:	080002ff 	.word	0x080002ff
 800002c:	08004151 	.word	0x08004151
 8000030:	080002ff 	.word	0x080002ff
 8000034:	080002ff 	.word	0x080002ff
 8000038:	080002ff 	.word	0x080002ff
 800003c:	080002ff 	.word	0x080002ff
 8000040:	080002ff 	.word	0x080002ff
 8000044:	080002ff 	.word	0x080002ff
 8000048:	080002ff 	.word	0x080002ff
 800004c:	080002ff 	.word	0x080002ff
 8000050:	080002ff 	.word	0x080002ff
 8000054:	080002ff 	.word	0x080002ff
 8000058:	080002ff 	.word	0x080002ff
 800005c:	080002ff 	.word	0x080002ff
 8000060:	080002ff 	.word	0x080002ff
 8000064:	080002ff 	.word	0x080002ff
 8000068:	080002ff 	.word	0x080002ff
 800006c:	08002471 	.word	0x08002471
 8000070:	08002511 	.word	0x08002511
 8000074:	080025b1 	.word	0x080025b1
 8000078:	08002651 	.word	0x08002651
 800007c:	080026f1 	.word	0x080026f1
 8000080:	08002791 	.word	0x08002791
 8000084:	08002831 	.word	0x08002831
 8000088:	08002311 	.word	0x08002311
 800008c:	080002ff 	.word	0x080002ff
 8000090:	080002ff 	.word	0x080002ff
 8000094:	080002ff 	.word	0x080002ff
 8000098:	080002ff 	.word	0x080002ff
 800009c:	080002ff 	.word	0x080002ff
 80000a0:	080002ff 	.word	0x080002ff
 80000a4:	080002ff 	.word	0x080002ff
 80000a8:	08002071 	.word	0x08002071
 80000ac:	080002ff 	.word	0x080002ff
 80000b0:	080002ff 	.word	0x080002ff
 80000b4:	080002ff 	.word	0x080002ff
 80000b8:	080002ff 	.word	0x080002ff
 80000bc:	080002ff 	.word	0x080002ff
 80000c0:	080002ff 	.word	0x080002ff
 80000c4:	08002e71 	.word	0x08002e71
 80000c8:	080030a1 	.word	0x080030a1
 80000cc:	080002ff 	.word	0x080002ff
 80000d0:	080002ff 	.word	0x080002ff
 80000d4:	08001f71 	.word	0x08001f71
 80000d8:	08001ff1 	.word	0x08001ff1
 80000dc:	080002ff 	.word	0x080002ff
 80000e0:	080002ff 	.word	0x080002ff
 80000e4:	080002ff 	.word	0x080002ff
 80000e8:	080002ff 	.word	0x080002ff
 80000ec:	080002ff 	.word	0x080002ff
 80000f0:	080002ff 	.word	0x080002ff
 80000f4:	080002ff 	.word	0x080002ff
 80000f8:	080002ff 	.word	0x080002ff
 80000fc:	080028d1 	.word	0x080028d1
 8000100:	080002ff 	.word	0x080002ff
 8000104:	080002ff 	.word	0x080002ff
 8000108:	080002ff 	.word	0x080002ff
 800010c:	080002ff 	.word	0x080002ff
 8000110:	080002ff 	.word	0x080002ff
 8000114:	080002ff 	.word	0x080002ff
 8000118:	08002251 	.word	0x08002251
 800011c:	080002ff 	.word	0x080002ff
 8000120:	08002971 	.word	0x08002971
 8000124:	08002a11 	.word	0x08002a11
 8000128:	08002ab1 	.word	0x08002ab1
 800012c:	08002b51 	.word	0x08002b51
 8000130:	08002bf1 	.word	0x08002bf1
 8000134:	080002ff 	.word	0x080002ff
 8000138:	080002ff 	.word	0x080002ff
 800013c:	080002ff 	.word	0x080002ff
 8000140:	080002ff 	.word	0x080002ff
 8000144:	080002ff 	.word	0x080002ff
 8000148:	080002ff 	.word	0x080002ff
 800014c:	080002ff 	.word	0x080002ff
 8000150:	08002c91 	.word	0x08002c91
 8000154:	08002d31 	.word	0x08002d31
 8000158:	08002dd1 	.word	0x08002dd1
 800015c:	080002ff 	.word	0x080002ff
 8000160:	080002ff 	.word	0x080002ff
 8000164:	080002ff 	.word	0x080002ff
 8000168:	080002ff 	.word	0x080002ff
 800016c:	080002ff 	.word	0x080002ff
 8000170:	080002ff 	.word	0x080002ff
 8000174:	080002ff 	.word	0x080002ff
 8000178:	080002ff 	.word	0x080002ff
 800017c:	080002ff 	.word	0x080002ff
 8000180:	080002ff 	.word	0x080002ff
 8000184:	080002ff 	.word	0x080002ff
 8000188:	080002ff 	.word	0x080002ff
 800018c:	080002ff 	.word	0x080002ff
 8000190:	080002ff 	.word	0x080002ff
 8000194:	080002ff 	.word	0x080002ff
 8000198:	080002ff 	.word	0x080002ff
 800019c:	080002ff 	.word	0x080002ff
 80001a0:	080002ff 	.word	0x080002ff
 80001a4:	080002ff 	.word	0x080002ff
 80001a8:	080002ff 	.word	0x080002ff
 80001ac:	080002ff 	.word	0x080002ff
 80001b0:	080002ff 	.word	0x080002ff
 80001b4:	080002ff 	.word	0x080002ff
 80001b8:	080002ff 	.word	0x080002ff
 80001bc:	080002ff 	.word	0x080002ff
 80001c0:	080002ff 	.word	0x080002ff
 80001c4:	080002ff 	.word	0x080002ff
 80001c8:	080002ff 	.word	0x080002ff
 80001cc:	080002ff 	.word	0x080002ff
 80001d0:	080002ff 	.word	0x080002ff
 80001d4:	080002ff 	.word	0x080002ff
 80001d8:	080002ff 	.word	0x080002ff
 80001dc:	080002ff 	.word	0x080002ff

Disassembly of section .text:

080001e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80001e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80001e2:	4837      	ldr	r0, [pc, #220]	; (80002c0 <endfiniloop+0x4>)
                msr     MSP, r0
 80001e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80001e8:	4836      	ldr	r0, [pc, #216]	; (80002c4 <endfiniloop+0x8>)
                msr     PSP, r0
 80001ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80001ee:	4836      	ldr	r0, [pc, #216]	; (80002c8 <endfiniloop+0xc>)
                ldr     r1, =SCB_VTOR
 80001f0:	4936      	ldr	r1, [pc, #216]	; (80002cc <endfiniloop+0x10>)
                str     r0, [r1]
 80001f2:	6008      	str	r0, [r1, #0]
#endif

#if CRT0_INIT_FPU == TRUE
                /* FPU FPCCR initialization.*/
                movw    r0, #CRT0_FPCCR_INIT & 0xFFFF
 80001f4:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_FPCCR_INIT >> 16
 80001f8:	f2cc 0000 	movt	r0, #49152	; 0xc000
                movw    r1, #SCB_FPCCR & 0xFFFF
 80001fc:	f64e 7134 	movw	r1, #61236	; 0xef34
                movt    r1, #SCB_FPCCR >> 16
 8000200:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000204:	6008      	str	r0, [r1, #0]
                dsb
 8000206:	f3bf 8f4f 	dsb	sy
                isb
 800020a:	f3bf 8f6f 	isb	sy

                /* CPACR initialization.*/
                movw    r0, #CRT0_CPACR_INIT & 0xFFFF
 800020e:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_CPACR_INIT >> 16
 8000212:	f2c0 00f0 	movt	r0, #240	; 0xf0
                movw    r1, #SCB_CPACR & 0xFFFF
 8000216:	f64e 5188 	movw	r1, #60808	; 0xed88
                movt    r1, #SCB_CPACR >> 16
 800021a:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 800021e:	6008      	str	r0, [r1, #0]
                dsb
 8000220:	f3bf 8f4f 	dsb	sy
                isb
 8000224:	f3bf 8f6f 	isb	sy

                /* FPU FPSCR initially cleared.*/
                mov     r0, #0
 8000228:	f04f 0000 	mov.w	r0, #0
                vmsr    FPSCR, r0
 800022c:	eee1 0a10 	vmsr	fpscr, r0

                /* FPU FPDSCR initially cleared.*/
                movw    r1, #SCB_FPDSCR & 0xFFFF
 8000230:	f64e 713c 	movw	r1, #61244	; 0xef3c
                movt    r1, #SCB_FPDSCR >> 16
 8000234:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000238:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA
 800023a:	2006      	movs	r0, #6
#else
                movs    r0, #CRT0_CONTROL_INIT
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
 800023c:	f380 8814 	msr	CONTROL, r0
                isb
 8000240:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 8000244:	f001 fd2c 	bl	8001ca0 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000248:	f003 ff92 	bl	8004170 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 800024c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 8000250:	491f      	ldr	r1, [pc, #124]	; (80002d0 <endfiniloop+0x14>)
                ldr     r2, =__main_stack_end__
 8000252:	4a1b      	ldr	r2, [pc, #108]	; (80002c0 <endfiniloop+0x4>)

08000254 <msloop>:
msloop:
                cmp     r1, r2
 8000254:	4291      	cmp	r1, r2
                itt     lo
 8000256:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000258:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
 800025c:	e7fa      	bcc.n	8000254 <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 800025e:	491d      	ldr	r1, [pc, #116]	; (80002d4 <endfiniloop+0x18>)
                ldr     r2, =__process_stack_end__
 8000260:	4a18      	ldr	r2, [pc, #96]	; (80002c4 <endfiniloop+0x8>)

08000262 <psloop>:
psloop:
                cmp     r1, r2
 8000262:	4291      	cmp	r1, r2
                itt     lo
 8000264:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000266:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
 800026a:	e7fa      	bcc.n	8000262 <psloop>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 800026c:	491a      	ldr	r1, [pc, #104]	; (80002d8 <endfiniloop+0x1c>)
                ldr     r2, =__data_base__
 800026e:	4a1b      	ldr	r2, [pc, #108]	; (80002dc <endfiniloop+0x20>)
                ldr     r3, =__data_end__
 8000270:	4b1b      	ldr	r3, [pc, #108]	; (80002e0 <endfiniloop+0x24>)

08000272 <dloop>:
dloop:
                cmp     r2, r3
 8000272:	429a      	cmp	r2, r3
                ittt    lo
 8000274:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000276:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 800027a:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
 800027e:	e7f8      	bcc.n	8000272 <dloop>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 8000280:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 8000282:	4918      	ldr	r1, [pc, #96]	; (80002e4 <endfiniloop+0x28>)
                ldr     r2, =__bss_end__
 8000284:	4a18      	ldr	r2, [pc, #96]	; (80002e8 <endfiniloop+0x2c>)

08000286 <bloop>:
bloop:
                cmp     r1, r2
 8000286:	4291      	cmp	r1, r2
                itt     lo
 8000288:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 800028a:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
 800028e:	e7fa      	bcc.n	8000286 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 8000290:	f001 fd1e 	bl	8001cd0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 8000294:	f001 fd0c 	bl	8001cb0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000298:	4c14      	ldr	r4, [pc, #80]	; (80002ec <endfiniloop+0x30>)
                ldr     r5, =__init_array_end__
 800029a:	4d15      	ldr	r5, [pc, #84]	; (80002f0 <endfiniloop+0x34>)

0800029c <initloop>:
initloop:
                cmp     r4, r5
 800029c:	42ac      	cmp	r4, r5
                bge     endinitloop
 800029e:	da03      	bge.n	80002a8 <endinitloop>
                ldr     r1, [r4], #4
 80002a0:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80002a4:	4788      	blx	r1
                b       initloop
 80002a6:	e7f9      	b.n	800029c <initloop>

080002a8 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 80002a8:	f004 f852 	bl	8004350 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 80002ac:	4c11      	ldr	r4, [pc, #68]	; (80002f4 <endfiniloop+0x38>)
                ldr     r5, =__fini_array_end__
 80002ae:	4d12      	ldr	r5, [pc, #72]	; (80002f8 <endfiniloop+0x3c>)

080002b0 <finiloop>:
finiloop:
                cmp     r4, r5
 80002b0:	42ac      	cmp	r4, r5
                bge     endfiniloop
 80002b2:	da03      	bge.n	80002bc <endfiniloop>
                ldr     r1, [r4], #4
 80002b4:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80002b8:	4788      	blx	r1
                b       finiloop
 80002ba:	e7f9      	b.n	80002b0 <finiloop>

080002bc <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 80002bc:	f001 bd00 	b.w	8001cc0 <__default_exit>
                ldr     r0, =__main_stack_end__
 80002c0:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80002c4:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80002c8:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80002cc:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80002d0:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80002d4:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80002d8:	080050cc 	.word	0x080050cc
                ldr     r2, =__data_base__
 80002dc:	20000800 	.word	0x20000800
                ldr     r3, =__data_end__
 80002e0:	20000804 	.word	0x20000804
                ldr     r1, =__bss_base__
 80002e4:	20000808 	.word	0x20000808
                ldr     r2, =__bss_end__
 80002e8:	20002020 	.word	0x20002020
                ldr     r4, =__init_array_base__
 80002ec:	080001e0 	.word	0x080001e0
                ldr     r5, =__init_array_end__
 80002f0:	080001e0 	.word	0x080001e0
                ldr     r4, =__fini_array_base__
 80002f4:	080001e0 	.word	0x080001e0
                ldr     r5, =__fini_array_end__
 80002f8:	080001e0 	.word	0x080001e0

080002fc <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80002fc:	e770      	b.n	80001e0 <_crt0_entry>

080002fe <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80002fe:	f000 f800 	bl	8000302 <_unhandled_exception>

08000302 <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 8000302:	e7fe      	b.n	8000302 <_unhandled_exception>

08000304 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 8000304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                /* Saving FPU context.*/
                vpush   {s16-s31}
 8000308:	ed2d 8a10 	vpush	{s16-s31}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 800030c:	f8c1 d00c 	str.w	sp, [r1, #12]
#if (CORTEX_SIMPLIFIED_PRIORITY == FALSE) &&                                \
    ((CORTEX_MODEL == 3) || (CORTEX_MODEL == 4))
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
 8000310:	68c3      	ldr	r3, [r0, #12]
                mov     sp, r3
 8000312:	469d      	mov	sp, r3
#endif
#endif

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
 8000314:	ecbd 8a10 	vpop	{s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 8000318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800031c <__port_thread_start>:
__port_thread_start:
#if CH_DBG_ENABLE_STACK_CHECK && PORT_ENABLE_GUARD_PAGES
                bl      __port_set_region
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_unlock
 800031c:	f001 fd10 	bl	8001d40 <__dbg_check_unlock>
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 8000320:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 8000322:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 8000326:	4628      	mov	r0, r5
                blx     r4
 8000328:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 800032a:	2000      	movs	r0, #0
                bl      chThdExit
 800032c:	f003 fed8 	bl	80040e0 <chThdExit>

08000330 <.zombies>:
.zombies:       b       .zombies
 8000330:	e7fe      	b.n	8000330 <.zombies>

08000332 <__port_switch_from_isr>:
__port_switch_from_isr:
#if CH_DBG_STATISTICS
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
 8000332:	f001 fd1d 	bl	8001d70 <__dbg_check_lock>
#endif
                bl      chSchDoPreemption
 8000336:	f002 ff7b 	bl	8003230 <chSchDoPreemption>
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_unlock
 800033a:	f001 fd01 	bl	8001d40 <__dbg_check_unlock>

0800033e <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 800033e:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000340:	e7fe      	b.n	8000340 <__port_exit_from_isr+0x2>
	...

08000344 <memcpy>:
 8000344:	4684      	mov	ip, r0
 8000346:	ea41 0300 	orr.w	r3, r1, r0
 800034a:	f013 0303 	ands.w	r3, r3, #3
 800034e:	d16d      	bne.n	800042c <memcpy+0xe8>
 8000350:	3a40      	subs	r2, #64	; 0x40
 8000352:	d341      	bcc.n	80003d8 <memcpy+0x94>
 8000354:	f851 3b04 	ldr.w	r3, [r1], #4
 8000358:	f840 3b04 	str.w	r3, [r0], #4
 800035c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000360:	f840 3b04 	str.w	r3, [r0], #4
 8000364:	f851 3b04 	ldr.w	r3, [r1], #4
 8000368:	f840 3b04 	str.w	r3, [r0], #4
 800036c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000370:	f840 3b04 	str.w	r3, [r0], #4
 8000374:	f851 3b04 	ldr.w	r3, [r1], #4
 8000378:	f840 3b04 	str.w	r3, [r0], #4
 800037c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000380:	f840 3b04 	str.w	r3, [r0], #4
 8000384:	f851 3b04 	ldr.w	r3, [r1], #4
 8000388:	f840 3b04 	str.w	r3, [r0], #4
 800038c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000390:	f840 3b04 	str.w	r3, [r0], #4
 8000394:	f851 3b04 	ldr.w	r3, [r1], #4
 8000398:	f840 3b04 	str.w	r3, [r0], #4
 800039c:	f851 3b04 	ldr.w	r3, [r1], #4
 80003a0:	f840 3b04 	str.w	r3, [r0], #4
 80003a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003a8:	f840 3b04 	str.w	r3, [r0], #4
 80003ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80003b0:	f840 3b04 	str.w	r3, [r0], #4
 80003b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003b8:	f840 3b04 	str.w	r3, [r0], #4
 80003bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80003c0:	f840 3b04 	str.w	r3, [r0], #4
 80003c4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003c8:	f840 3b04 	str.w	r3, [r0], #4
 80003cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80003d0:	f840 3b04 	str.w	r3, [r0], #4
 80003d4:	3a40      	subs	r2, #64	; 0x40
 80003d6:	d2bd      	bcs.n	8000354 <memcpy+0x10>
 80003d8:	3230      	adds	r2, #48	; 0x30
 80003da:	d311      	bcc.n	8000400 <memcpy+0xbc>
 80003dc:	f851 3b04 	ldr.w	r3, [r1], #4
 80003e0:	f840 3b04 	str.w	r3, [r0], #4
 80003e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003e8:	f840 3b04 	str.w	r3, [r0], #4
 80003ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80003f0:	f840 3b04 	str.w	r3, [r0], #4
 80003f4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003f8:	f840 3b04 	str.w	r3, [r0], #4
 80003fc:	3a10      	subs	r2, #16
 80003fe:	d2ed      	bcs.n	80003dc <memcpy+0x98>
 8000400:	320c      	adds	r2, #12
 8000402:	d305      	bcc.n	8000410 <memcpy+0xcc>
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	3a04      	subs	r2, #4
 800040e:	d2f9      	bcs.n	8000404 <memcpy+0xc0>
 8000410:	3204      	adds	r2, #4
 8000412:	d008      	beq.n	8000426 <memcpy+0xe2>
 8000414:	07d2      	lsls	r2, r2, #31
 8000416:	bf1c      	itt	ne
 8000418:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800041c:	f800 3b01 	strbne.w	r3, [r0], #1
 8000420:	d301      	bcc.n	8000426 <memcpy+0xe2>
 8000422:	880b      	ldrh	r3, [r1, #0]
 8000424:	8003      	strh	r3, [r0, #0]
 8000426:	4660      	mov	r0, ip
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	2a08      	cmp	r2, #8
 800042e:	d313      	bcc.n	8000458 <memcpy+0x114>
 8000430:	078b      	lsls	r3, r1, #30
 8000432:	d08d      	beq.n	8000350 <memcpy+0xc>
 8000434:	f010 0303 	ands.w	r3, r0, #3
 8000438:	d08a      	beq.n	8000350 <memcpy+0xc>
 800043a:	f1c3 0304 	rsb	r3, r3, #4
 800043e:	1ad2      	subs	r2, r2, r3
 8000440:	07db      	lsls	r3, r3, #31
 8000442:	bf1c      	itt	ne
 8000444:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000448:	f800 3b01 	strbne.w	r3, [r0], #1
 800044c:	d380      	bcc.n	8000350 <memcpy+0xc>
 800044e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000452:	f820 3b02 	strh.w	r3, [r0], #2
 8000456:	e77b      	b.n	8000350 <memcpy+0xc>
 8000458:	3a04      	subs	r2, #4
 800045a:	d3d9      	bcc.n	8000410 <memcpy+0xcc>
 800045c:	3a01      	subs	r2, #1
 800045e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000462:	f800 3b01 	strb.w	r3, [r0], #1
 8000466:	d2f9      	bcs.n	800045c <memcpy+0x118>
 8000468:	780b      	ldrb	r3, [r1, #0]
 800046a:	7003      	strb	r3, [r0, #0]
 800046c:	784b      	ldrb	r3, [r1, #1]
 800046e:	7043      	strb	r3, [r0, #1]
 8000470:	788b      	ldrb	r3, [r1, #2]
 8000472:	7083      	strb	r3, [r0, #2]
 8000474:	4660      	mov	r0, ip
 8000476:	4770      	bx	lr

08000478 <__aeabi_dmul>:
 8000478:	b570      	push	{r4, r5, r6, lr}
 800047a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800047e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000482:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000486:	bf1d      	ittte	ne
 8000488:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800048c:	ea94 0f0c 	teqne	r4, ip
 8000490:	ea95 0f0c 	teqne	r5, ip
 8000494:	f000 f8de 	bleq	8000654 <__aeabi_dmul+0x1dc>
 8000498:	442c      	add	r4, r5
 800049a:	ea81 0603 	eor.w	r6, r1, r3
 800049e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004aa:	bf18      	it	ne
 80004ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004b8:	d038      	beq.n	800052c <__aeabi_dmul+0xb4>
 80004ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80004be:	f04f 0500 	mov.w	r5, #0
 80004c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80004c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80004ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80004ce:	f04f 0600 	mov.w	r6, #0
 80004d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80004d6:	f09c 0f00 	teq	ip, #0
 80004da:	bf18      	it	ne
 80004dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80004e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80004e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80004e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80004ec:	d204      	bcs.n	80004f8 <__aeabi_dmul+0x80>
 80004ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80004f2:	416d      	adcs	r5, r5
 80004f4:	eb46 0606 	adc.w	r6, r6, r6
 80004f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80004fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000500:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000504:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000508:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800050c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000510:	bf88      	it	hi
 8000512:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000516:	d81e      	bhi.n	8000556 <__aeabi_dmul+0xde>
 8000518:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800051c:	bf08      	it	eq
 800051e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000522:	f150 0000 	adcs.w	r0, r0, #0
 8000526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800052a:	bd70      	pop	{r4, r5, r6, pc}
 800052c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000530:	ea46 0101 	orr.w	r1, r6, r1
 8000534:	ea40 0002 	orr.w	r0, r0, r2
 8000538:	ea81 0103 	eor.w	r1, r1, r3
 800053c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000540:	bfc2      	ittt	gt
 8000542:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000546:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800054a:	bd70      	popgt	{r4, r5, r6, pc}
 800054c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000550:	f04f 0e00 	mov.w	lr, #0
 8000554:	3c01      	subs	r4, #1
 8000556:	f300 80ab 	bgt.w	80006b0 <__aeabi_dmul+0x238>
 800055a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800055e:	bfde      	ittt	le
 8000560:	2000      	movle	r0, #0
 8000562:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000566:	bd70      	pople	{r4, r5, r6, pc}
 8000568:	f1c4 0400 	rsb	r4, r4, #0
 800056c:	3c20      	subs	r4, #32
 800056e:	da35      	bge.n	80005dc <__aeabi_dmul+0x164>
 8000570:	340c      	adds	r4, #12
 8000572:	dc1b      	bgt.n	80005ac <__aeabi_dmul+0x134>
 8000574:	f104 0414 	add.w	r4, r4, #20
 8000578:	f1c4 0520 	rsb	r5, r4, #32
 800057c:	fa00 f305 	lsl.w	r3, r0, r5
 8000580:	fa20 f004 	lsr.w	r0, r0, r4
 8000584:	fa01 f205 	lsl.w	r2, r1, r5
 8000588:	ea40 0002 	orr.w	r0, r0, r2
 800058c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000590:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000594:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000598:	fa21 f604 	lsr.w	r6, r1, r4
 800059c:	eb42 0106 	adc.w	r1, r2, r6
 80005a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005a4:	bf08      	it	eq
 80005a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f1c4 040c 	rsb	r4, r4, #12
 80005b0:	f1c4 0520 	rsb	r5, r4, #32
 80005b4:	fa00 f304 	lsl.w	r3, r0, r4
 80005b8:	fa20 f005 	lsr.w	r0, r0, r5
 80005bc:	fa01 f204 	lsl.w	r2, r1, r4
 80005c0:	ea40 0002 	orr.w	r0, r0, r2
 80005c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005cc:	f141 0100 	adc.w	r1, r1, #0
 80005d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005d4:	bf08      	it	eq
 80005d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005da:	bd70      	pop	{r4, r5, r6, pc}
 80005dc:	f1c4 0520 	rsb	r5, r4, #32
 80005e0:	fa00 f205 	lsl.w	r2, r0, r5
 80005e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80005e8:	fa20 f304 	lsr.w	r3, r0, r4
 80005ec:	fa01 f205 	lsl.w	r2, r1, r5
 80005f0:	ea43 0302 	orr.w	r3, r3, r2
 80005f4:	fa21 f004 	lsr.w	r0, r1, r4
 80005f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80005fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000600:	ea20 0002 	bic.w	r0, r0, r2
 8000604:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800060c:	bf08      	it	eq
 800060e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f094 0f00 	teq	r4, #0
 8000618:	d10f      	bne.n	800063a <__aeabi_dmul+0x1c2>
 800061a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800061e:	0040      	lsls	r0, r0, #1
 8000620:	eb41 0101 	adc.w	r1, r1, r1
 8000624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000628:	bf08      	it	eq
 800062a:	3c01      	subeq	r4, #1
 800062c:	d0f7      	beq.n	800061e <__aeabi_dmul+0x1a6>
 800062e:	ea41 0106 	orr.w	r1, r1, r6
 8000632:	f095 0f00 	teq	r5, #0
 8000636:	bf18      	it	ne
 8000638:	4770      	bxne	lr
 800063a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800063e:	0052      	lsls	r2, r2, #1
 8000640:	eb43 0303 	adc.w	r3, r3, r3
 8000644:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000648:	bf08      	it	eq
 800064a:	3d01      	subeq	r5, #1
 800064c:	d0f7      	beq.n	800063e <__aeabi_dmul+0x1c6>
 800064e:	ea43 0306 	orr.w	r3, r3, r6
 8000652:	4770      	bx	lr
 8000654:	ea94 0f0c 	teq	r4, ip
 8000658:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800065c:	bf18      	it	ne
 800065e:	ea95 0f0c 	teqne	r5, ip
 8000662:	d00c      	beq.n	800067e <__aeabi_dmul+0x206>
 8000664:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000668:	bf18      	it	ne
 800066a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800066e:	d1d1      	bne.n	8000614 <__aeabi_dmul+0x19c>
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000678:	f04f 0000 	mov.w	r0, #0
 800067c:	bd70      	pop	{r4, r5, r6, pc}
 800067e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000682:	bf06      	itte	eq
 8000684:	4610      	moveq	r0, r2
 8000686:	4619      	moveq	r1, r3
 8000688:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800068c:	d019      	beq.n	80006c2 <__aeabi_dmul+0x24a>
 800068e:	ea94 0f0c 	teq	r4, ip
 8000692:	d102      	bne.n	800069a <__aeabi_dmul+0x222>
 8000694:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000698:	d113      	bne.n	80006c2 <__aeabi_dmul+0x24a>
 800069a:	ea95 0f0c 	teq	r5, ip
 800069e:	d105      	bne.n	80006ac <__aeabi_dmul+0x234>
 80006a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006a4:	bf1c      	itt	ne
 80006a6:	4610      	movne	r0, r2
 80006a8:	4619      	movne	r1, r3
 80006aa:	d10a      	bne.n	80006c2 <__aeabi_dmul+0x24a>
 80006ac:	ea81 0103 	eor.w	r1, r1, r3
 80006b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80006b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006bc:	f04f 0000 	mov.w	r0, #0
 80006c0:	bd70      	pop	{r4, r5, r6, pc}
 80006c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80006c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80006ca:	bd70      	pop	{r4, r5, r6, pc}

080006cc <__aeabi_drsub>:
 80006cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	e002      	b.n	80006d8 <__adddf3>
 80006d2:	bf00      	nop

080006d4 <__aeabi_dsub>:
 80006d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080006d8 <__adddf3>:
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006de:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006e2:	ea94 0f05 	teq	r4, r5
 80006e6:	bf08      	it	eq
 80006e8:	ea90 0f02 	teqeq	r0, r2
 80006ec:	bf1f      	itttt	ne
 80006ee:	ea54 0c00 	orrsne.w	ip, r4, r0
 80006f2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80006f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80006fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006fe:	f000 80e2 	beq.w	80008c6 <__adddf3+0x1ee>
 8000702:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000706:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800070a:	bfb8      	it	lt
 800070c:	426d      	neglt	r5, r5
 800070e:	dd0c      	ble.n	800072a <__adddf3+0x52>
 8000710:	442c      	add	r4, r5
 8000712:	ea80 0202 	eor.w	r2, r0, r2
 8000716:	ea81 0303 	eor.w	r3, r1, r3
 800071a:	ea82 0000 	eor.w	r0, r2, r0
 800071e:	ea83 0101 	eor.w	r1, r3, r1
 8000722:	ea80 0202 	eor.w	r2, r0, r2
 8000726:	ea81 0303 	eor.w	r3, r1, r3
 800072a:	2d36      	cmp	r5, #54	; 0x36
 800072c:	bf88      	it	hi
 800072e:	bd30      	pophi	{r4, r5, pc}
 8000730:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000734:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000738:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800073c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000740:	d002      	beq.n	8000748 <__adddf3+0x70>
 8000742:	4240      	negs	r0, r0
 8000744:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000748:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000754:	d002      	beq.n	800075c <__adddf3+0x84>
 8000756:	4252      	negs	r2, r2
 8000758:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800075c:	ea94 0f05 	teq	r4, r5
 8000760:	f000 80a7 	beq.w	80008b2 <__adddf3+0x1da>
 8000764:	f1a4 0401 	sub.w	r4, r4, #1
 8000768:	f1d5 0e20 	rsbs	lr, r5, #32
 800076c:	db0d      	blt.n	800078a <__adddf3+0xb2>
 800076e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000772:	fa22 f205 	lsr.w	r2, r2, r5
 8000776:	1880      	adds	r0, r0, r2
 8000778:	f141 0100 	adc.w	r1, r1, #0
 800077c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000780:	1880      	adds	r0, r0, r2
 8000782:	fa43 f305 	asr.w	r3, r3, r5
 8000786:	4159      	adcs	r1, r3
 8000788:	e00e      	b.n	80007a8 <__adddf3+0xd0>
 800078a:	f1a5 0520 	sub.w	r5, r5, #32
 800078e:	f10e 0e20 	add.w	lr, lr, #32
 8000792:	2a01      	cmp	r2, #1
 8000794:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000798:	bf28      	it	cs
 800079a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800079e:	fa43 f305 	asr.w	r3, r3, r5
 80007a2:	18c0      	adds	r0, r0, r3
 80007a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80007a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007ac:	d507      	bpl.n	80007be <__adddf3+0xe6>
 80007ae:	f04f 0e00 	mov.w	lr, #0
 80007b2:	f1dc 0c00 	rsbs	ip, ip, #0
 80007b6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80007ba:	eb6e 0101 	sbc.w	r1, lr, r1
 80007be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80007c2:	d31b      	bcc.n	80007fc <__adddf3+0x124>
 80007c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80007c8:	d30c      	bcc.n	80007e4 <__adddf3+0x10c>
 80007ca:	0849      	lsrs	r1, r1, #1
 80007cc:	ea5f 0030 	movs.w	r0, r0, rrx
 80007d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007d4:	f104 0401 	add.w	r4, r4, #1
 80007d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80007e0:	f080 809a 	bcs.w	8000918 <__adddf3+0x240>
 80007e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80007e8:	bf08      	it	eq
 80007ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007ee:	f150 0000 	adcs.w	r0, r0, #0
 80007f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007f6:	ea41 0105 	orr.w	r1, r1, r5
 80007fa:	bd30      	pop	{r4, r5, pc}
 80007fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000800:	4140      	adcs	r0, r0
 8000802:	eb41 0101 	adc.w	r1, r1, r1
 8000806:	3c01      	subs	r4, #1
 8000808:	bf28      	it	cs
 800080a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800080e:	d2e9      	bcs.n	80007e4 <__adddf3+0x10c>
 8000810:	f091 0f00 	teq	r1, #0
 8000814:	bf04      	itt	eq
 8000816:	4601      	moveq	r1, r0
 8000818:	2000      	moveq	r0, #0
 800081a:	fab1 f381 	clz	r3, r1
 800081e:	bf08      	it	eq
 8000820:	3320      	addeq	r3, #32
 8000822:	f1a3 030b 	sub.w	r3, r3, #11
 8000826:	f1b3 0220 	subs.w	r2, r3, #32
 800082a:	da0c      	bge.n	8000846 <__adddf3+0x16e>
 800082c:	320c      	adds	r2, #12
 800082e:	dd08      	ble.n	8000842 <__adddf3+0x16a>
 8000830:	f102 0c14 	add.w	ip, r2, #20
 8000834:	f1c2 020c 	rsb	r2, r2, #12
 8000838:	fa01 f00c 	lsl.w	r0, r1, ip
 800083c:	fa21 f102 	lsr.w	r1, r1, r2
 8000840:	e00c      	b.n	800085c <__adddf3+0x184>
 8000842:	f102 0214 	add.w	r2, r2, #20
 8000846:	bfd8      	it	le
 8000848:	f1c2 0c20 	rsble	ip, r2, #32
 800084c:	fa01 f102 	lsl.w	r1, r1, r2
 8000850:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000854:	bfdc      	itt	le
 8000856:	ea41 010c 	orrle.w	r1, r1, ip
 800085a:	4090      	lslle	r0, r2
 800085c:	1ae4      	subs	r4, r4, r3
 800085e:	bfa2      	ittt	ge
 8000860:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000864:	4329      	orrge	r1, r5
 8000866:	bd30      	popge	{r4, r5, pc}
 8000868:	ea6f 0404 	mvn.w	r4, r4
 800086c:	3c1f      	subs	r4, #31
 800086e:	da1c      	bge.n	80008aa <__adddf3+0x1d2>
 8000870:	340c      	adds	r4, #12
 8000872:	dc0e      	bgt.n	8000892 <__adddf3+0x1ba>
 8000874:	f104 0414 	add.w	r4, r4, #20
 8000878:	f1c4 0220 	rsb	r2, r4, #32
 800087c:	fa20 f004 	lsr.w	r0, r0, r4
 8000880:	fa01 f302 	lsl.w	r3, r1, r2
 8000884:	ea40 0003 	orr.w	r0, r0, r3
 8000888:	fa21 f304 	lsr.w	r3, r1, r4
 800088c:	ea45 0103 	orr.w	r1, r5, r3
 8000890:	bd30      	pop	{r4, r5, pc}
 8000892:	f1c4 040c 	rsb	r4, r4, #12
 8000896:	f1c4 0220 	rsb	r2, r4, #32
 800089a:	fa20 f002 	lsr.w	r0, r0, r2
 800089e:	fa01 f304 	lsl.w	r3, r1, r4
 80008a2:	ea40 0003 	orr.w	r0, r0, r3
 80008a6:	4629      	mov	r1, r5
 80008a8:	bd30      	pop	{r4, r5, pc}
 80008aa:	fa21 f004 	lsr.w	r0, r1, r4
 80008ae:	4629      	mov	r1, r5
 80008b0:	bd30      	pop	{r4, r5, pc}
 80008b2:	f094 0f00 	teq	r4, #0
 80008b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80008ba:	bf06      	itte	eq
 80008bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80008c0:	3401      	addeq	r4, #1
 80008c2:	3d01      	subne	r5, #1
 80008c4:	e74e      	b.n	8000764 <__adddf3+0x8c>
 80008c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008ca:	bf18      	it	ne
 80008cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80008d0:	d029      	beq.n	8000926 <__adddf3+0x24e>
 80008d2:	ea94 0f05 	teq	r4, r5
 80008d6:	bf08      	it	eq
 80008d8:	ea90 0f02 	teqeq	r0, r2
 80008dc:	d005      	beq.n	80008ea <__adddf3+0x212>
 80008de:	ea54 0c00 	orrs.w	ip, r4, r0
 80008e2:	bf04      	itt	eq
 80008e4:	4619      	moveq	r1, r3
 80008e6:	4610      	moveq	r0, r2
 80008e8:	bd30      	pop	{r4, r5, pc}
 80008ea:	ea91 0f03 	teq	r1, r3
 80008ee:	bf1e      	ittt	ne
 80008f0:	2100      	movne	r1, #0
 80008f2:	2000      	movne	r0, #0
 80008f4:	bd30      	popne	{r4, r5, pc}
 80008f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80008fa:	d105      	bne.n	8000908 <__adddf3+0x230>
 80008fc:	0040      	lsls	r0, r0, #1
 80008fe:	4149      	adcs	r1, r1
 8000900:	bf28      	it	cs
 8000902:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000906:	bd30      	pop	{r4, r5, pc}
 8000908:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800090c:	bf3c      	itt	cc
 800090e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000912:	bd30      	popcc	{r4, r5, pc}
 8000914:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000918:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800091c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000920:	f04f 0000 	mov.w	r0, #0
 8000924:	bd30      	pop	{r4, r5, pc}
 8000926:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800092a:	bf1a      	itte	ne
 800092c:	4619      	movne	r1, r3
 800092e:	4610      	movne	r0, r2
 8000930:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000934:	bf1c      	itt	ne
 8000936:	460b      	movne	r3, r1
 8000938:	4602      	movne	r2, r0
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	bf06      	itte	eq
 8000940:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000944:	ea91 0f03 	teqeq	r1, r3
 8000948:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800094c:	bd30      	pop	{r4, r5, pc}
 800094e:	bf00      	nop

08000950 <__aeabi_ui2d>:
 8000950:	f090 0f00 	teq	r0, #0
 8000954:	bf04      	itt	eq
 8000956:	2100      	moveq	r1, #0
 8000958:	4770      	bxeq	lr
 800095a:	b530      	push	{r4, r5, lr}
 800095c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000960:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000964:	f04f 0500 	mov.w	r5, #0
 8000968:	f04f 0100 	mov.w	r1, #0
 800096c:	e750      	b.n	8000810 <__adddf3+0x138>
 800096e:	bf00      	nop

08000970 <__aeabi_i2d>:
 8000970:	f090 0f00 	teq	r0, #0
 8000974:	bf04      	itt	eq
 8000976:	2100      	moveq	r1, #0
 8000978:	4770      	bxeq	lr
 800097a:	b530      	push	{r4, r5, lr}
 800097c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000980:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000984:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000988:	bf48      	it	mi
 800098a:	4240      	negmi	r0, r0
 800098c:	f04f 0100 	mov.w	r1, #0
 8000990:	e73e      	b.n	8000810 <__adddf3+0x138>
 8000992:	bf00      	nop

08000994 <__aeabi_f2d>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800099a:	ea4f 0131 	mov.w	r1, r1, rrx
 800099e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80009a2:	bf1f      	itttt	ne
 80009a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80009a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80009ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80009b0:	4770      	bxne	lr
 80009b2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80009b6:	bf08      	it	eq
 80009b8:	4770      	bxeq	lr
 80009ba:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80009be:	bf04      	itt	eq
 80009c0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80009c4:	4770      	bxeq	lr
 80009c6:	b530      	push	{r4, r5, lr}
 80009c8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80009cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80009d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009d4:	e71c      	b.n	8000810 <__adddf3+0x138>
 80009d6:	bf00      	nop

080009d8 <__aeabi_ul2d>:
 80009d8:	ea50 0201 	orrs.w	r2, r0, r1
 80009dc:	bf08      	it	eq
 80009de:	4770      	bxeq	lr
 80009e0:	b530      	push	{r4, r5, lr}
 80009e2:	f04f 0500 	mov.w	r5, #0
 80009e6:	e00a      	b.n	80009fe <__aeabi_l2d+0x16>

080009e8 <__aeabi_l2d>:
 80009e8:	ea50 0201 	orrs.w	r2, r0, r1
 80009ec:	bf08      	it	eq
 80009ee:	4770      	bxeq	lr
 80009f0:	b530      	push	{r4, r5, lr}
 80009f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80009f6:	d502      	bpl.n	80009fe <__aeabi_l2d+0x16>
 80009f8:	4240      	negs	r0, r0
 80009fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000a02:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000a06:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000a0a:	f43f aed8 	beq.w	80007be <__adddf3+0xe6>
 8000a0e:	f04f 0203 	mov.w	r2, #3
 8000a12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a16:	bf18      	it	ne
 8000a18:	3203      	addne	r2, #3
 8000a1a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a1e:	bf18      	it	ne
 8000a20:	3203      	addne	r2, #3
 8000a22:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000a26:	f1c2 0320 	rsb	r3, r2, #32
 8000a2a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000a2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a32:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a36:	ea40 000e 	orr.w	r0, r0, lr
 8000a3a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a3e:	4414      	add	r4, r2
 8000a40:	e6bd      	b.n	80007be <__adddf3+0xe6>
 8000a42:	bf00      	nop

08000a44 <__aeabi_d2iz>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a4c:	d215      	bcs.n	8000a7a <__aeabi_d2iz+0x36>
 8000a4e:	d511      	bpl.n	8000a74 <__aeabi_d2iz+0x30>
 8000a50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a58:	d912      	bls.n	8000a80 <__aeabi_d2iz+0x3c>
 8000a5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a6e:	bf18      	it	ne
 8000a70:	4240      	negne	r0, r0
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d105      	bne.n	8000a8c <__aeabi_d2iz+0x48>
 8000a80:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a84:	bf08      	it	eq
 8000a86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_d2f>:
 8000a94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a98:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a9c:	bf24      	itt	cs
 8000a9e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aa2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aa6:	d90d      	bls.n	8000ac4 <__aeabi_d2f+0x30>
 8000aa8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ab4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ab8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000abc:	bf08      	it	eq
 8000abe:	f020 0001 	biceq.w	r0, r0, #1
 8000ac2:	4770      	bx	lr
 8000ac4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ac8:	d121      	bne.n	8000b0e <__aeabi_d2f+0x7a>
 8000aca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ace:	bfbc      	itt	lt
 8000ad0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ad4:	4770      	bxlt	lr
 8000ad6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ada:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ade:	f1c2 0218 	rsb	r2, r2, #24
 8000ae2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ae6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aea:	fa20 f002 	lsr.w	r0, r0, r2
 8000aee:	bf18      	it	ne
 8000af0:	f040 0001 	orrne.w	r0, r0, #1
 8000af4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000afc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b00:	ea40 000c 	orr.w	r0, r0, ip
 8000b04:	fa23 f302 	lsr.w	r3, r3, r2
 8000b08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b0c:	e7cc      	b.n	8000aa8 <__aeabi_d2f+0x14>
 8000b0e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b12:	d107      	bne.n	8000b24 <__aeabi_d2f+0x90>
 8000b14:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b18:	bf1e      	ittt	ne
 8000b1a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b1e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b22:	4770      	bxne	lr
 8000b24:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_uldivmod>:
 8000b34:	b953      	cbnz	r3, 8000b4c <__aeabi_uldivmod+0x18>
 8000b36:	b94a      	cbnz	r2, 8000b4c <__aeabi_uldivmod+0x18>
 8000b38:	2900      	cmp	r1, #0
 8000b3a:	bf08      	it	eq
 8000b3c:	2800      	cmpeq	r0, #0
 8000b3e:	bf1c      	itt	ne
 8000b40:	f04f 31ff 	movne.w	r1, #4294967295
 8000b44:	f04f 30ff 	movne.w	r0, #4294967295
 8000b48:	f000 b80c 	b.w	8000b64 <__aeabi_idiv0>
 8000b4c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b50:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b54:	f003 ff54 	bl	8004a00 <__udivmoddi4>
 8000b58:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b60:	b004      	add	sp, #16
 8000b62:	4770      	bx	lr

08000b64 <__aeabi_idiv0>:
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr
	...

08000bb0 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8000bb0:	4a02      	ldr	r2, [pc, #8]	; (8000bbc <notify1+0xc>)
 8000bb2:	68d3      	ldr	r3, [r2, #12]
 8000bb4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000bb8:	60d3      	str	r3, [r2, #12]
}
 8000bba:	4770      	bx	lr
 8000bbc:	40011000 	.word	0x40011000

08000bc0 <notify2>:

#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
static void notify2(io_queue_t *qp) {

  (void)qp;
  USART2->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8000bc0:	4a02      	ldr	r2, [pc, #8]	; (8000bcc <notify2+0xc>)
 8000bc2:	68d3      	ldr	r3, [r2, #12]
 8000bc4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000bc8:	60d3      	str	r3, [r2, #12]
}
 8000bca:	4770      	bx	lr
 8000bcc:	40004400 	.word	0x40004400

08000bd0 <chSysHalt>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bd0:	b672      	cpsid	i

  /* Logging the event.*/
  __trace_halt(reason);

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 8000bd2:	4903      	ldr	r1, [pc, #12]	; (8000be0 <chSysHalt+0x10>)
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 8000bd4:	4b03      	ldr	r3, [pc, #12]	; (8000be4 <chSysHalt+0x14>)
  currcore->dbg.panic_msg = reason;
 8000bd6:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
  ch_system.state = ch_sys_halted;
 8000bda:	2203      	movs	r2, #3
 8000bdc:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 8000bde:	e7fe      	b.n	8000bde <chSysHalt+0xe>
 8000be0:	200009f0 	.word	0x200009f0
 8000be4:	20000cd0 	.word	0x20000cd0
	...

08000bf0 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8000bf0:	e7fe      	b.n	8000bf0 <__idle_thread>
 8000bf2:	bf00      	nop
	...

08000c00 <chTMStartMeasurementX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8000c00:	4b01      	ldr	r3, [pc, #4]	; (8000c08 <chTMStartMeasurementX+0x8>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8000c04:	6083      	str	r3, [r0, #8]
}
 8000c06:	4770      	bx	lr
 8000c08:	e0001000 	.word	0xe0001000
 8000c0c:	00000000 	.word	0x00000000

08000c10 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8000c10:	4a0e      	ldr	r2, [pc, #56]	; (8000c4c <chTMStopMeasurementX+0x3c>)
 8000c12:	4b0f      	ldr	r3, [pc, #60]	; (8000c50 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 8000c14:	6881      	ldr	r1, [r0, #8]
 8000c16:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8000c18:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8000c1a:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8000c1c:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 8000c1e:	1b1b      	subs	r3, r3, r4
 8000c20:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 8000c22:	18d2      	adds	r2, r2, r3
 8000c24:	6941      	ldr	r1, [r0, #20]
 8000c26:	6102      	str	r2, [r0, #16]
  if (tmp->last > tmp->worst) {
 8000c28:	6842      	ldr	r2, [r0, #4]
  tmp->n++;
 8000c2a:	68c4      	ldr	r4, [r0, #12]
  tmp->cumulative += (rttime_t)tmp->last;
 8000c2c:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 8000c30:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 8000c32:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 8000c34:	bf88      	it	hi
 8000c36:	6043      	strhi	r3, [r0, #4]
  tmp->n++;
 8000c38:	3401      	adds	r4, #1
  if (tmp->last < tmp->best) {
 8000c3a:	4293      	cmp	r3, r2
  tmp->last = (now - tmp->last) - offset;
 8000c3c:	e9c0 3402 	strd	r3, r4, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8000c40:	6141      	str	r1, [r0, #20]
}
 8000c42:	f85d 4b04 	ldr.w	r4, [sp], #4
    tmp->best = tmp->last;
 8000c46:	bf38      	it	cc
 8000c48:	6003      	strcc	r3, [r0, #0]
}
 8000c4a:	4770      	bx	lr
 8000c4c:	20000cd0 	.word	0x20000cd0
 8000c50:	e0001000 	.word	0xe0001000
	...

08000c60 <_pal_lld_setgroupmode.constprop.0>:
 * @param[in] mask      the group mask
 * @param[in] mode      the mode
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
 8000c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                           ioportmask_t mask,
                           iomode_t mode) {

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8000c64:	f001 0803 	and.w	r8, r1, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 8000c68:	f3c1 05c1 	ubfx	r5, r1, #3, #2
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8000c6c:	09ce      	lsrs	r6, r1, #7

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
      m2 = 3 << (bit * 2);
      m4 = 15 << ((bit & 7) * 4);
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8000c6e:	4a2c      	ldr	r2, [pc, #176]	; (8000d20 <_pal_lld_setgroupmode.constprop.0+0xc0>)
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8000c70:	46c6      	mov	lr, r8
  uint32_t bit     = 0;
 8000c72:	2100      	movs	r1, #0
      m4 = 15 << ((bit & 7) * 4);
 8000c74:	f04f 0b0f 	mov.w	fp, #15
      m1 = 1 << bit;
 8000c78:	f04f 0a01 	mov.w	sl, #1
      m2 = 3 << (bit * 2);
 8000c7c:	f04f 0903 	mov.w	r9, #3
 8000c80:	e011      	b.n	8000ca6 <_pal_lld_setgroupmode.constprop.0+0x46>
        port->MODER   = (port->MODER & ~m2) | moder;
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 8000c82:	6814      	ldr	r4, [r2, #0]
 8000c84:	4023      	ands	r3, r4
 8000c86:	ea43 030e 	orr.w	r3, r3, lr
        if (bit < 8)
 8000c8a:	2907      	cmp	r1, #7
        port->MODER   = (port->MODER & ~m2) | moder;
 8000c8c:	6013      	str	r3, [r2, #0]
        if (bit < 8)
 8000c8e:	d83b      	bhi.n	8000d08 <_pal_lld_setgroupmode.constprop.0+0xa8>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8000c90:	6a13      	ldr	r3, [r2, #32]
 8000c92:	ea23 030c 	bic.w	r3, r3, ip
 8000c96:	433b      	orrs	r3, r7
 8000c98:	6213      	str	r3, [r2, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
 8000c9a:	0840      	lsrs	r0, r0, #1
 8000c9c:	d032      	beq.n	8000d04 <_pal_lld_setgroupmode.constprop.0+0xa4>
      return;
    otyper <<= 1;
    ospeedr <<= 2;
 8000c9e:	00ad      	lsls	r5, r5, #2
    pupdr <<= 2;
    moder <<= 2;
 8000ca0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    bit++;
 8000ca4:	3101      	adds	r1, #1
    if ((mask & 1) != 0) {
 8000ca6:	07c3      	lsls	r3, r0, #31
 8000ca8:	d5f7      	bpl.n	8000c9a <_pal_lld_setgroupmode.constprop.0+0x3a>
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8000caa:	6853      	ldr	r3, [r2, #4]
      m1 = 1 << bit;
 8000cac:	fa0a f401 	lsl.w	r4, sl, r1
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8000cb0:	ea23 0304 	bic.w	r3, r3, r4
 8000cb4:	6053      	str	r3, [r2, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8000cb6:	6894      	ldr	r4, [r2, #8]
      m2 = 3 << (bit * 2);
 8000cb8:	004b      	lsls	r3, r1, #1
 8000cba:	fa09 f303 	lsl.w	r3, r9, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8000cbe:	ea24 0403 	bic.w	r4, r4, r3
 8000cc2:	432c      	orrs	r4, r5
 8000cc4:	6094      	str	r4, [r2, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8000cc6:	68d4      	ldr	r4, [r2, #12]
      altrmask = altr << ((bit & 7) * 4);
 8000cc8:	f001 0c07 	and.w	ip, r1, #7
 8000ccc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8000cd0:	ea24 0403 	bic.w	r4, r4, r3
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8000cd4:	f1b8 0f02 	cmp.w	r8, #2
      altrmask = altr << ((bit & 7) * 4);
 8000cd8:	fa06 f70c 	lsl.w	r7, r6, ip
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8000cdc:	60d4      	str	r4, [r2, #12]
      m4 = 15 << ((bit & 7) * 4);
 8000cde:	fa0b fc0c 	lsl.w	ip, fp, ip
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8000ce2:	ea6f 0303 	mvn.w	r3, r3
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8000ce6:	d1cc      	bne.n	8000c82 <_pal_lld_setgroupmode.constprop.0+0x22>
        if (bit < 8)
 8000ce8:	2907      	cmp	r1, #7
 8000cea:	d813      	bhi.n	8000d14 <_pal_lld_setgroupmode.constprop.0+0xb4>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8000cec:	6a14      	ldr	r4, [r2, #32]
 8000cee:	ea24 040c 	bic.w	r4, r4, ip
 8000cf2:	433c      	orrs	r4, r7
 8000cf4:	6214      	str	r4, [r2, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
 8000cf6:	6814      	ldr	r4, [r2, #0]
 8000cf8:	4023      	ands	r3, r4
 8000cfa:	ea43 030e 	orr.w	r3, r3, lr
    if (!mask)
 8000cfe:	0840      	lsrs	r0, r0, #1
        port->MODER   = (port->MODER & ~m2) | moder;
 8000d00:	6013      	str	r3, [r2, #0]
    if (!mask)
 8000d02:	d1cc      	bne.n	8000c9e <_pal_lld_setgroupmode.constprop.0+0x3e>
  }
}
 8000d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8000d08:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000d0a:	ea23 030c 	bic.w	r3, r3, ip
 8000d0e:	433b      	orrs	r3, r7
 8000d10:	6253      	str	r3, [r2, #36]	; 0x24
 8000d12:	e7c2      	b.n	8000c9a <_pal_lld_setgroupmode.constprop.0+0x3a>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8000d14:	6a54      	ldr	r4, [r2, #36]	; 0x24
 8000d16:	ea24 040c 	bic.w	r4, r4, ip
 8000d1a:	433c      	orrs	r4, r7
 8000d1c:	6254      	str	r4, [r2, #36]	; 0x24
 8000d1e:	e7ea      	b.n	8000cf6 <_pal_lld_setgroupmode.constprop.0+0x96>
 8000d20:	40020000 	.word	0x40020000
	...

08000d30 <dac_lld_put_channel.constprop.0>:
 */
void dac_lld_put_channel(DACDriver *dacp,
                         dacchannel_t channel,
                         dacsample_t sample) {

  switch (dacp->config->datamode) {
 8000d30:	4a0e      	ldr	r2, [pc, #56]	; (8000d6c <dac_lld_put_channel.constprop.0+0x3c>)
 8000d32:	6913      	ldr	r3, [r2, #16]
 8000d34:	789b      	ldrb	r3, [r3, #2]
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d003      	beq.n	8000d42 <dac_lld_put_channel.constprop.0+0x12>
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d008      	beq.n	8000d50 <dac_lld_put_channel.constprop.0+0x20>
 8000d3e:	b173      	cbz	r3, 8000d5e <dac_lld_put_channel.constprop.0+0x2e>
    break;
  default:
    osalDbgAssert(false, "unexpected DAC mode");
    break;
  }
}
 8000d40:	4770      	bx	lr
      *(&dacp->params->dac->DHR12L1 + dacp->params->dataoffset) = (uint32_t)sample;
 8000d42:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000d44:	e9d2 3200 	ldrd	r3, r2, [r2]
 8000d48:	330c      	adds	r3, #12
 8000d4a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000d4e:	4770      	bx	lr
      *(&dacp->params->dac->DHR8R1 + dacp->params->dataoffset) = (uint32_t)sample;
 8000d50:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000d52:	e9d2 3200 	ldrd	r3, r2, [r2]
 8000d56:	3310      	adds	r3, #16
 8000d58:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
}
 8000d5c:	4770      	bx	lr
      *(&dacp->params->dac->DHR12R1 + dacp->params->dataoffset) = (uint32_t)sample;
 8000d5e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000d60:	e9d2 3200 	ldrd	r3, r2, [r2]
 8000d64:	3308      	adds	r3, #8
 8000d66:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000d6a:	4770      	bx	lr
 8000d6c:	2000083c 	.word	0x2000083c

08000d70 <sdObjectInit.constprop.0>:
#if !defined(SERIAL_ADVANCED_BUFFERING_SUPPORT) ||                          \
    (SERIAL_ADVANCED_BUFFERING_SUPPORT == FALSE) ||                         \
    defined(__DOXYGEN__)
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {

  sdp->vmt = &vmt;
 8000d70:	4603      	mov	r3, r0
 8000d72:	4a15      	ldr	r2, [pc, #84]	; (8000dc8 <sdObjectInit.constprop.0+0x58>)
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 8000d74:	b410      	push	{r4}
  sdp->vmt = &vmt;
 8000d76:	f843 2b04 	str.w	r2, [r3], #4
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 8000d7a:	f100 040c 	add.w	r4, r0, #12
 8000d7e:	f100 0254 	add.w	r2, r0, #84	; 0x54
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 8000d82:	64c1      	str	r1, [r0, #76]	; 0x4c
  iqp->q_counter = 0;
 8000d84:	2100      	movs	r1, #0
 8000d86:	6141      	str	r1, [r0, #20]
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {

  qp->next = qp;
  qp->prev = qp;
 8000d88:	e9c0 4403 	strd	r4, r4, [r0, #12]
  iqp->q_wrptr   = bp;
 8000d8c:	e9c0 2208 	strd	r2, r2, [r0, #32]
  oqp->q_counter = size;
 8000d90:	2410      	movs	r4, #16
  sdp->state = SD_STOP;
 8000d92:	f04f 0c01 	mov.w	ip, #1
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 8000d96:	6043      	str	r3, [r0, #4]
  iqp->q_notify  = infy;
 8000d98:	6281      	str	r1, [r0, #40]	; 0x28
  iqp->q_top     = bp + size;
 8000d9a:	f100 0364 	add.w	r3, r0, #100	; 0x64
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
 8000d9e:	f100 0130 	add.w	r1, r0, #48	; 0x30
  iqp->q_buffer  = bp;
 8000da2:	6182      	str	r2, [r0, #24]
  oqp->q_top     = bp + size;
 8000da4:	f100 0274 	add.w	r2, r0, #116	; 0x74
  oqp->q_counter = size;
 8000da8:	6384      	str	r4, [r0, #56]	; 0x38
  qp->next = qp;
 8000daa:	e9c0 010b 	strd	r0, r1, [r0, #44]	; 0x2c
  oqp->q_wrptr   = bp;
 8000dae:	e9c0 3311 	strd	r3, r3, [r0, #68]	; 0x44
}
 8000db2:	f85d 4b04 	ldr.w	r4, [sp], #4
  sdp->state = SD_STOP;
 8000db6:	f880 c008 	strb.w	ip, [r0, #8]
  iqp->q_top     = bp + size;
 8000dba:	61c3      	str	r3, [r0, #28]
  qp->prev = qp;
 8000dbc:	6341      	str	r1, [r0, #52]	; 0x34
  oqp->q_buffer  = bp;
 8000dbe:	63c3      	str	r3, [r0, #60]	; 0x3c
  oqp->q_top     = bp + size;
 8000dc0:	6402      	str	r2, [r0, #64]	; 0x40
  oqp->q_link    = link;
 8000dc2:	6500      	str	r0, [r0, #80]	; 0x50
}
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	0800509c 	.word	0x0800509c
 8000dcc:	00000000 	.word	0x00000000

08000dd0 <_ctl>:
  osalDbgCheck(sdp != NULL);
 8000dd0:	b120      	cbz	r0, 8000ddc <_ctl+0xc>
  switch (operation) {
 8000dd2:	2901      	cmp	r1, #1
 8000dd4:	d106      	bne.n	8000de4 <_ctl+0x14>
    osalDbgCheck(arg == NULL);
 8000dd6:	b90a      	cbnz	r2, 8000ddc <_ctl+0xc>
  return HAL_RET_SUCCESS;
 8000dd8:	4610      	mov	r0, r2
 8000dda:	4770      	bx	lr
static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8000ddc:	b508      	push	{r3, lr}
  osalDbgCheck(sdp != NULL);
 8000dde:	4803      	ldr	r0, [pc, #12]	; (8000dec <_ctl+0x1c>)
 8000de0:	f7ff fef6 	bl	8000bd0 <chSysHalt>
    return HAL_RET_UNKNOWN_CTL;
 8000de4:	f06f 0013 	mvn.w	r0, #19
}
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	08004eb4 	.word	0x08004eb4

08000df0 <vt_set_alarm>:
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;

  if (delay < currdelta) {
 8000df0:	f5b1 4f7f 	cmp.w	r1, #65280	; 0xff00
 8000df4:	bf28      	it	cs
 8000df6:	f44f 417f 	movcs.w	r1, #65280	; 0xff00
 8000dfa:	2902      	cmp	r1, #2
 8000dfc:	bf38      	it	cc
 8000dfe:	2102      	movcc	r1, #2
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8000e00:	b508      	push	{r3, lr}
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000e02:	4a12      	ldr	r2, [pc, #72]	; (8000e4c <vt_set_alarm+0x5c>)

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8000e04:	1843      	adds	r3, r0, r1
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	6353      	str	r3, [r2, #52]	; 0x34
  return (systime_t)STM32_ST_TIM->CNT;
 8000e0a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000e0c:	b29b      	uxth	r3, r3
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8000e0e:	1a18      	subs	r0, r3, r0
 8000e10:	b280      	uxth	r0, r0
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    nowdelta = chTimeDiffX(now, newnow);
    if (likely(nowdelta < delay)) {
 8000e12:	4281      	cmp	r1, r0
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8000e14:	bf98      	it	ls
 8000e16:	2003      	movls	r0, #3
    if (likely(nowdelta < delay)) {
 8000e18:	d901      	bls.n	8000e1e <vt_set_alarm+0x2e>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8000e1a:	bd08      	pop	{r3, pc}
 8000e1c:	460b      	mov	r3, r1
  return systime + (systime_t)interval;
 8000e1e:	1819      	adds	r1, r3, r0
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000e20:	b289      	uxth	r1, r1
 8000e22:	6351      	str	r1, [r2, #52]	; 0x34
  return (systime_t)STM32_ST_TIM->CNT;
 8000e24:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8000e26:	b289      	uxth	r1, r1
  return (sysinterval_t)((systime_t)(end - start));
 8000e28:	1acb      	subs	r3, r1, r3
 8000e2a:	b29b      	uxth	r3, r3
    if (likely(nowdelta < delay)) {
 8000e2c:	4283      	cmp	r3, r0
 8000e2e:	d205      	bcs.n	8000e3c <vt_set_alarm+0x4c>
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8000e30:	4a07      	ldr	r2, [pc, #28]	; (8000e50 <vt_set_alarm+0x60>)
 8000e32:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000e3a:	bd08      	pop	{r3, pc}
    currdelta += (sysinterval_t)1;
 8000e3c:	3001      	adds	r0, #1
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 8000e3e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8000e42:	d1eb      	bne.n	8000e1c <vt_set_alarm+0x2c>
 8000e44:	4803      	ldr	r0, [pc, #12]	; (8000e54 <vt_set_alarm+0x64>)
 8000e46:	f7ff fec3 	bl	8000bd0 <chSysHalt>
 8000e4a:	bf00      	nop
 8000e4c:	40014800 	.word	0x40014800
 8000e50:	200009f0 	.word	0x200009f0
 8000e54:	08004e8c 	.word	0x08004e8c
	...

08000e60 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8000e60:	b510      	push	{r4, lr}
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000e62:	2330      	movs	r3, #48	; 0x30
 8000e64:	f383 8811 	msr	BASEPRI, r3
 * @notapi
 */
void __dbg_check_lock_from_isr(void) {
  os_instance_t *oip = currcore;

  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8000e68:	4a22      	ldr	r2, [pc, #136]	; (8000ef4 <__sch_wakeup+0x94>)
 8000e6a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	dd3c      	ble.n	8000eec <__sch_wakeup+0x8c>
 8000e72:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d138      	bne.n	8000eec <__sch_wakeup+0x8c>
               (oip->dbg.lock_cnt != (cnt_t)0))) {
    chSysHalt("SV#6");
  }
  oip->dbg.lock_cnt = (cnt_t)1;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 8000e80:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 8000e84:	2b0c      	cmp	r3, #12
 8000e86:	d810      	bhi.n	8000eaa <__sch_wakeup+0x4a>
 8000e88:	e8df f003 	tbb	[pc, r3]
 8000e8c:	260f0f2a 	.word	0x260f0f2a
 8000e90:	0b0f070b 	.word	0x0b0f070b
 8000e94:	0f0f0f0f 	.word	0x0f0f0f0f
 8000e98:	0b          	.byte	0x0b
 8000e99:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8000e9a:	6a88      	ldr	r0, [r1, #40]	; 0x28
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8000e9c:	6883      	ldr	r3, [r0, #8]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	6083      	str	r3, [r0, #8]
 *
 * @notapi
 */
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {

  p->prev->next = p->next;
 8000ea2:	e9d1 3000 	ldrd	r3, r0, [r1]
 8000ea6:	6003      	str	r3, [r0, #0]
  p->next->prev = p->prev;
 8000ea8:	6058      	str	r0, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8000eaa:	f04f 34ff 	mov.w	r4, #4294967295
  tp->state = CH_STATE_READY;
 8000eae:	2000      	movs	r0, #0
  tp->u.rdymsg = MSG_TIMEOUT;
 8000eb0:	628c      	str	r4, [r1, #40]	; 0x28
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8000eb2:	698b      	ldr	r3, [r1, #24]
                                                           ch_priority_queue_t *p) {

  /* Scanning priority queue, the list is assumed to be mostly empty.*/
  do {
    pqp = pqp->next;
  } while (unlikely(pqp->prio >= p->prio));
 8000eb4:	688c      	ldr	r4, [r1, #8]
  tp->state = CH_STATE_READY;
 8000eb6:	f881 0024 	strb.w	r0, [r1, #36]	; 0x24
    pqp = pqp->next;
 8000eba:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8000ebc:	6898      	ldr	r0, [r3, #8]
 8000ebe:	42a0      	cmp	r0, r4
 8000ec0:	d2fb      	bcs.n	8000eba <__sch_wakeup+0x5a>

  /* Insertion on prev.*/
  p->next       = pqp;
  p->prev       = pqp->prev;
 8000ec2:	685c      	ldr	r4, [r3, #4]

  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
               (oip->dbg.lock_cnt <= (cnt_t)0))) {
    chSysHalt("SV#7");
  }
  oip->dbg.lock_cnt = (cnt_t)0;
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	e9c1 3400 	strd	r3, r4, [r1]
  p->prev->next = p;
 8000eca:	6021      	str	r1, [r4, #0]
  pqp->prev     = p;
 8000ecc:	6059      	str	r1, [r3, #4]
 8000ece:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 8000ed2:	f380 8811 	msr	BASEPRI, r0
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 8000ed6:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 8000ed8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8000eda:	2000      	movs	r0, #0
 8000edc:	6018      	str	r0, [r3, #0]
    break;
 8000ede:	e7e4      	b.n	8000eaa <__sch_wakeup+0x4a>
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000ee6:	f383 8811 	msr	BASEPRI, r3
}
 8000eea:	bd10      	pop	{r4, pc}
    chSysHalt("SV#6");
 8000eec:	4802      	ldr	r0, [pc, #8]	; (8000ef8 <__sch_wakeup+0x98>)
 8000eee:	f7ff fe6f 	bl	8000bd0 <chSysHalt>
 8000ef2:	bf00      	nop
 8000ef4:	200009f0 	.word	0x200009f0
 8000ef8:	08004cc8 	.word	0x08004cc8
 8000efc:	00000000 	.word	0x00000000

08000f00 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 8000f00:	2300      	movs	r3, #0
  qp->prev = qp;
 8000f02:	e9c0 0000 	strd	r0, r0, [r0]
 8000f06:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	0000      	movs	r0, r0
	...

08000f10 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8000f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * @api
 */
void chDbgCheckClassI(void) {
  os_instance_t *oip = currcore;

  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8000f12:	4b25      	ldr	r3, [pc, #148]	; (8000fa8 <chEvtBroadcastFlagsI+0x98>)
 8000f14:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000f18:	2a00      	cmp	r2, #0
 8000f1a:	db3e      	blt.n	8000f9a <chEvtBroadcastFlagsI+0x8a>
 8000f1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	dd3a      	ble.n	8000f9a <chEvtBroadcastFlagsI+0x8a>
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8000f24:	6803      	ldr	r3, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8000f26:	4298      	cmp	r0, r3
 8000f28:	d019      	beq.n	8000f5e <chEvtBroadcastFlagsI+0x4e>
    tp->u.rdymsg = MSG_OK;
 8000f2a:	2500      	movs	r5, #0
  /*lint -restore*/
    elp->flags |= flags;
 8000f2c:	68da      	ldr	r2, [r3, #12]
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8000f32:	b111      	cbz	r1, 8000f3a <chEvtBroadcastFlagsI+0x2a>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8000f34:	691a      	ldr	r2, [r3, #16]
    if ((flags == (eventflags_t)0) ||
 8000f36:	4211      	tst	r1, r2
 8000f38:	d00e      	beq.n	8000f58 <chEvtBroadcastFlagsI+0x48>
      chEvtSignalI(elp->listener, elp->events);
 8000f3a:	685a      	ldr	r2, [r3, #4]
  chDbgCheck(tp != NULL);
 8000f3c:	2a00      	cmp	r2, #0
 8000f3e:	d02f      	beq.n	8000fa0 <chEvtBroadcastFlagsI+0x90>
  tp->epending |= events;
 8000f40:	689c      	ldr	r4, [r3, #8]
 8000f42:	6b96      	ldr	r6, [r2, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8000f44:	f892 c024 	ldrb.w	ip, [r2, #36]	; 0x24
  tp->epending |= events;
 8000f48:	4334      	orrs	r4, r6
  if (((tp->state == CH_STATE_WTOREVT) &&
 8000f4a:	f1bc 0f0a 	cmp.w	ip, #10
  tp->epending |= events;
 8000f4e:	6394      	str	r4, [r2, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8000f50:	d01c      	beq.n	8000f8c <chEvtBroadcastFlagsI+0x7c>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8000f52:	f1bc 0f0b 	cmp.w	ip, #11
 8000f56:	d003      	beq.n	8000f60 <chEvtBroadcastFlagsI+0x50>
    }
    elp = elp->next;
 8000f58:	681b      	ldr	r3, [r3, #0]
  while (elp != (event_listener_t *)esp) {
 8000f5a:	4298      	cmp	r0, r3
 8000f5c:	d1e6      	bne.n	8000f2c <chEvtBroadcastFlagsI+0x1c>
  }
}
 8000f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((tp->state == CH_STATE_WTANDEVT) &&
 8000f60:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8000f62:	ea36 0404 	bics.w	r4, r6, r4
 8000f66:	d1f7      	bne.n	8000f58 <chEvtBroadcastFlagsI+0x48>
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8000f68:	6994      	ldr	r4, [r2, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8000f6a:	6897      	ldr	r7, [r2, #8]
    tp->u.rdymsg = MSG_OK;
 8000f6c:	6295      	str	r5, [r2, #40]	; 0x28
  tp->state = CH_STATE_READY;
 8000f6e:	f882 5024 	strb.w	r5, [r2, #36]	; 0x24
    pqp = pqp->next;
 8000f72:	6824      	ldr	r4, [r4, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8000f74:	68a6      	ldr	r6, [r4, #8]
 8000f76:	42be      	cmp	r6, r7
 8000f78:	d2fb      	bcs.n	8000f72 <chEvtBroadcastFlagsI+0x62>
    elp = elp->next;
 8000f7a:	681b      	ldr	r3, [r3, #0]
  p->prev       = pqp->prev;
 8000f7c:	6866      	ldr	r6, [r4, #4]
  p->next       = pqp;
 8000f7e:	6014      	str	r4, [r2, #0]
  while (elp != (event_listener_t *)esp) {
 8000f80:	4298      	cmp	r0, r3
  p->prev       = pqp->prev;
 8000f82:	6056      	str	r6, [r2, #4]
  p->prev->next = p;
 8000f84:	6032      	str	r2, [r6, #0]
  pqp->prev     = p;
 8000f86:	6062      	str	r2, [r4, #4]
 8000f88:	d1d0      	bne.n	8000f2c <chEvtBroadcastFlagsI+0x1c>
 8000f8a:	e7e8      	b.n	8000f5e <chEvtBroadcastFlagsI+0x4e>
  if (((tp->state == CH_STATE_WTOREVT) &&
 8000f8c:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8000f8e:	4234      	tst	r4, r6
 8000f90:	d1ea      	bne.n	8000f68 <chEvtBroadcastFlagsI+0x58>
    elp = elp->next;
 8000f92:	681b      	ldr	r3, [r3, #0]
  while (elp != (event_listener_t *)esp) {
 8000f94:	4298      	cmp	r0, r3
 8000f96:	d1c9      	bne.n	8000f2c <chEvtBroadcastFlagsI+0x1c>
 8000f98:	e7e1      	b.n	8000f5e <chEvtBroadcastFlagsI+0x4e>
               (oip->dbg.lock_cnt <= (cnt_t)0))) {
    chSysHalt("SV#10");
 8000f9a:	4804      	ldr	r0, [pc, #16]	; (8000fac <chEvtBroadcastFlagsI+0x9c>)
 8000f9c:	f7ff fe18 	bl	8000bd0 <chSysHalt>
  chDbgCheck(tp != NULL);
 8000fa0:	4803      	ldr	r0, [pc, #12]	; (8000fb0 <chEvtBroadcastFlagsI+0xa0>)
 8000fa2:	f7ff fe15 	bl	8000bd0 <chSysHalt>
 8000fa6:	bf00      	nop
 8000fa8:	200009f0 	.word	0x200009f0
 8000fac:	08004cd0 	.word	0x08004cd0
 8000fb0:	08004ea4 	.word	0x08004ea4
	...

08000fc0 <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8000fc0:	b538      	push	{r3, r4, r5, lr}
 8000fc2:	2330      	movs	r3, #48	; 0x30
 8000fc4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8000fc8:	4b16      	ldr	r3, [pc, #88]	; (8001024 <chCoreAllocFromTop+0x64>)
 8000fca:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 8000fce:	ea54 0c05 	orrs.w	ip, r4, r5
 8000fd2:	d121      	bne.n	8001018 <chCoreAllocFromTop+0x58>
  oip->dbg.lock_cnt = (cnt_t)1;
 8000fd4:	2401      	movs	r4, #1
 8000fd6:	f8c3 408c 	str.w	r4, [r3, #140]	; 0x8c
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));
 8000fda:	b301      	cbz	r1, 800101e <chCoreAllocFromTop+0x5e>
 8000fdc:	f101 3cff 	add.w	ip, r1, #4294967295
 8000fe0:	ea1c 0c01 	ands.w	ip, ip, r1
 8000fe4:	d11b      	bne.n	800101e <chCoreAllocFromTop+0x5e>
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8000fe6:	4c10      	ldr	r4, [pc, #64]	; (8001028 <chCoreAllocFromTop+0x68>)
 8000fe8:	6865      	ldr	r5, [r4, #4]
 8000fea:	4249      	negs	r1, r1
 8000fec:	1a28      	subs	r0, r5, r0
 8000fee:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8000ff0:	6821      	ldr	r1, [r4, #0]
  prev = p - offset;
 8000ff2:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8000ff4:	428a      	cmp	r2, r1
 8000ff6:	d308      	bcc.n	800100a <chCoreAllocFromTop+0x4a>
 8000ff8:	4295      	cmp	r5, r2
 8000ffa:	d306      	bcc.n	800100a <chCoreAllocFromTop+0x4a>
  ch_memcore.topmem = prev;
 8000ffc:	6062      	str	r2, [r4, #4]
  oip->dbg.lock_cnt = (cnt_t)0;
 8000ffe:	2200      	movs	r2, #0
 8001000:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001004:	f382 8811 	msr	BASEPRI, r2
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8001008:	bd38      	pop	{r3, r4, r5, pc}
 800100a:	2200      	movs	r2, #0
    return NULL;
 800100c:	4660      	mov	r0, ip
 800100e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001012:	f382 8811 	msr	BASEPRI, r2
}
 8001016:	bd38      	pop	{r3, r4, r5, pc}
    chSysHalt("SV#4");
 8001018:	4804      	ldr	r0, [pc, #16]	; (800102c <chCoreAllocFromTop+0x6c>)
 800101a:	f7ff fdd9 	bl	8000bd0 <chSysHalt>
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));
 800101e:	4804      	ldr	r0, [pc, #16]	; (8001030 <chCoreAllocFromTop+0x70>)
 8001020:	f7ff fdd6 	bl	8000bd0 <chSysHalt>
 8001024:	200009f0 	.word	0x200009f0
 8001028:	20000cc8 	.word	0x20000cc8
 800102c:	08004cd8 	.word	0x08004cd8
 8001030:	08004e5c 	.word	0x08004e5c
	...

08001040 <chCoreAllocAlignedI>:
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8001040:	4b10      	ldr	r3, [pc, #64]	; (8001084 <chCoreAllocAlignedI+0x44>)
 8001042:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001046:	2a00      	cmp	r2, #0
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8001048:	b510      	push	{r4, lr}
 800104a:	db15      	blt.n	8001078 <chCoreAllocAlignedI+0x38>
 800104c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001050:	2b00      	cmp	r3, #0
 8001052:	dd11      	ble.n	8001078 <chCoreAllocAlignedI+0x38>
 8001054:	b199      	cbz	r1, 800107e <chCoreAllocAlignedI+0x3e>
 8001056:	1e4b      	subs	r3, r1, #1
 8001058:	400b      	ands	r3, r1
 800105a:	d110      	bne.n	800107e <chCoreAllocAlignedI+0x3e>
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 800105c:	4a0a      	ldr	r2, [pc, #40]	; (8001088 <chCoreAllocAlignedI+0x48>)
 800105e:	6854      	ldr	r4, [r2, #4]
 8001060:	4249      	negs	r1, r1
 8001062:	1a20      	subs	r0, r4, r0
 8001064:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8001066:	6811      	ldr	r1, [r2, #0]
 8001068:	4288      	cmp	r0, r1
 800106a:	d303      	bcc.n	8001074 <chCoreAllocAlignedI+0x34>
 800106c:	4284      	cmp	r4, r0
 800106e:	d301      	bcc.n	8001074 <chCoreAllocAlignedI+0x34>
  ch_memcore.topmem = prev;
 8001070:	6050      	str	r0, [r2, #4]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
}
 8001072:	bd10      	pop	{r4, pc}
    return NULL;
 8001074:	4618      	mov	r0, r3
 8001076:	bd10      	pop	{r4, pc}
    chSysHalt("SV#10");
 8001078:	4804      	ldr	r0, [pc, #16]	; (800108c <chCoreAllocAlignedI+0x4c>)
 800107a:	f7ff fda9 	bl	8000bd0 <chSysHalt>
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));
 800107e:	4804      	ldr	r0, [pc, #16]	; (8001090 <chCoreAllocAlignedI+0x50>)
 8001080:	f7ff fda6 	bl	8000bd0 <chSysHalt>
 8001084:	200009f0 	.word	0x200009f0
 8001088:	20000cc8 	.word	0x20000cc8
 800108c:	08004cd0 	.word	0x08004cd0
 8001090:	08004e5c 	.word	0x08004e5c
	...

080010a0 <vt_insert_first.constprop.0>:

/**
 * @brief   Inserts a timer as first element in a delta list.
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80010a0:	b538      	push	{r3, r4, r5, lr}
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 80010a2:	4c1e      	ldr	r4, [pc, #120]	; (800111c <vt_insert_first.constprop.0+0x7c>)
 80010a4:	f5b2 4f7f 	cmp.w	r2, #65280	; 0xff00
 80010a8:	83a1      	strh	r1, [r4, #28]
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 80010aa:	f104 0310 	add.w	r3, r4, #16
  dlp->delta      = delta;
 80010ae:	6082      	str	r2, [r0, #8]
 80010b0:	bf28      	it	cs
 80010b2:	f44f 427f 	movcs.w	r2, #65280	; 0xff00
  dlp->prev       = dlhp;
 80010b6:	6043      	str	r3, [r0, #4]
 80010b8:	2a02      	cmp	r2, #2
  dlp->next       = dlp->prev->next;
 80010ba:	6923      	ldr	r3, [r4, #16]
 80010bc:	6003      	str	r3, [r0, #0]
 80010be:	bf38      	it	cc
 80010c0:	2202      	movcc	r2, #2
  dlp->next->prev = dlp;
 80010c2:	6058      	str	r0, [r3, #4]
  return systime + (systime_t)interval;
 80010c4:	188d      	adds	r5, r1, r2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80010c6:	4b16      	ldr	r3, [pc, #88]	; (8001120 <vt_insert_first.constprop.0+0x80>)
  dlhp->next      = dlp;
 80010c8:	6120      	str	r0, [r4, #16]
 80010ca:	b2ad      	uxth	r5, r5
  STM32_ST_TIM->SR     = 0;
 80010cc:	2000      	movs	r0, #0
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80010ce:	635d      	str	r5, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80010d0:	6118      	str	r0, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80010d2:	2002      	movs	r0, #2
 80010d4:	60d8      	str	r0, [r3, #12]
  return (systime_t)STM32_ST_TIM->CNT;
 80010d6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80010d8:	b280      	uxth	r0, r0
  return (sysinterval_t)((systime_t)(end - start));
 80010da:	eba0 0c01 	sub.w	ip, r0, r1
 80010de:	fa1f fc8c 	uxth.w	ip, ip
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 80010e2:	4594      	cmp	ip, r2
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 80010e4:	bf28      	it	cs
 80010e6:	2503      	movcs	r5, #3
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 80010e8:	d206      	bcs.n	80010f8 <vt_insert_first.constprop.0+0x58>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 80010ea:	bd38      	pop	{r3, r4, r5, pc}
    currdelta += (sysinterval_t)1;
 80010ec:	3501      	adds	r5, #1
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 80010ee:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 80010f2:	4601      	mov	r1, r0
 80010f4:	d00e      	beq.n	8001114 <vt_insert_first.constprop.0+0x74>
 80010f6:	4610      	mov	r0, r2
  return systime + (systime_t)interval;
 80010f8:	4429      	add	r1, r5
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80010fa:	b289      	uxth	r1, r1
 80010fc:	6359      	str	r1, [r3, #52]	; 0x34
  return (systime_t)STM32_ST_TIM->CNT;
 80010fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001100:	b292      	uxth	r2, r2
  return (sysinterval_t)((systime_t)(end - start));
 8001102:	1a11      	subs	r1, r2, r0
 8001104:	b289      	uxth	r1, r1
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8001106:	42a9      	cmp	r1, r5
 8001108:	d2f0      	bcs.n	80010ec <vt_insert_first.constprop.0+0x4c>
 800110a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6363      	str	r3, [r4, #52]	; 0x34
}
 8001112:	bd38      	pop	{r3, r4, r5, pc}
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 8001114:	4803      	ldr	r0, [pc, #12]	; (8001124 <vt_insert_first.constprop.0+0x84>)
 8001116:	f7ff fd5b 	bl	8000bd0 <chSysHalt>
 800111a:	bf00      	nop
 800111c:	200009f0 	.word	0x200009f0
 8001120:	40014800 	.word	0x40014800
 8001124:	08004e8c 	.word	0x08004e8c
	...

08001130 <chSchReadyI.isra.0>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8001130:	b508      	push	{r3, lr}
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8001132:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <chSchReadyI.isra.0+0x40>)
 8001134:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001138:	2a00      	cmp	r2, #0
 800113a:	db13      	blt.n	8001164 <chSchReadyI.isra.0+0x34>
 800113c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001140:	2b00      	cmp	r3, #0
 8001142:	dd0f      	ble.n	8001164 <chSchReadyI.isra.0+0x34>

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);
 8001144:	b188      	cbz	r0, 800116a <chSchReadyI.isra.0+0x3a>
  tp->state = CH_STATE_READY;
 8001146:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8001148:	6983      	ldr	r3, [r0, #24]
  } while (unlikely(pqp->prio >= p->prio));
 800114a:	6881      	ldr	r1, [r0, #8]
  tp->state = CH_STATE_READY;
 800114c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    pqp = pqp->next;
 8001150:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8001152:	689a      	ldr	r2, [r3, #8]
 8001154:	428a      	cmp	r2, r1
 8001156:	d2fb      	bcs.n	8001150 <chSchReadyI.isra.0+0x20>
  p->prev       = pqp->prev;
 8001158:	685a      	ldr	r2, [r3, #4]
 800115a:	e9c0 3200 	strd	r3, r2, [r0]
  p->prev->next = p;
 800115e:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
 8001160:	6058      	str	r0, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 8001162:	bd08      	pop	{r3, pc}
    chSysHalt("SV#10");
 8001164:	4803      	ldr	r0, [pc, #12]	; (8001174 <chSchReadyI.isra.0+0x44>)
 8001166:	f7ff fd33 	bl	8000bd0 <chSysHalt>
  chDbgCheck(tp != NULL);
 800116a:	4803      	ldr	r0, [pc, #12]	; (8001178 <chSchReadyI.isra.0+0x48>)
 800116c:	f7ff fd30 	bl	8000bd0 <chSysHalt>
 8001170:	200009f0 	.word	0x200009f0
 8001174:	08004cd0 	.word	0x08004cd0
 8001178:	08004e44 	.word	0x08004e44
 800117c:	00000000 	.word	0x00000000

08001180 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8001180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USART_TypeDef *u = sdp->usart;
 8001184:	6f46      	ldr	r6, [r0, #116]	; 0x74
  uint16_t cr1 = u->CR1;
 8001186:	f8d6 a00c 	ldr.w	sl, [r6, #12]
  uint16_t sr = u->SR;
 800118a:	f8d6 8000 	ldr.w	r8, [r6]

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
 800118e:	f418 7f80 	tst.w	r8, #256	; 0x100
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8001192:	b083      	sub	sp, #12
 8001194:	4604      	mov	r4, r0
  if (sr & USART_SR_LBD) {
 8001196:	f040 8096 	bne.w	80012c6 <sd_lld_serve_interrupt+0x146>
 800119a:	4f9f      	ldr	r7, [pc, #636]	; (8001418 <sd_lld_serve_interrupt+0x298>)
 800119c:	2330      	movs	r3, #48	; 0x30
 800119e:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80011a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	f340 80b0 	ble.w	800130c <sd_lld_serve_interrupt+0x18c>
 80011ac:	f8d7 908c 	ldr.w	r9, [r7, #140]	; 0x8c
 80011b0:	f1b9 0f00 	cmp.w	r9, #0
 80011b4:	f040 80aa 	bne.w	800130c <sd_lld_serve_interrupt+0x18c>
  oip->dbg.lock_cnt = (cnt_t)1;
 80011b8:	2301      	movs	r3, #1
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80011ba:	f018 0f2f 	tst.w	r8, #47	; 0x2f
 80011be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint16_t sr = u->SR;
 80011c2:	fa1f f588 	uxth.w	r5, r8
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80011c6:	d019      	beq.n	80011fc <sd_lld_serve_interrupt+0x7c>
  chnAddFlagsI(sdp, sts);
 80011c8:	f104 0804 	add.w	r8, r4, #4
  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 80011cc:	f104 0b0c 	add.w	fp, r4, #12
               USART_SR_PE)) {
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
 80011d0:	0729      	lsls	r1, r5, #28
 80011d2:	d127      	bne.n	8001224 <sd_lld_serve_interrupt+0xa4>
      set_error(sdp, sr);
    b = (uint8_t)u->DR & sdp->rxmask;
    if (sr & USART_SR_RXNE)
 80011d4:	06a9      	lsls	r1, r5, #26
    b = (uint8_t)u->DR & sdp->rxmask;
 80011d6:	6872      	ldr	r2, [r6, #4]
 80011d8:	f894 307c 	ldrb.w	r3, [r4, #124]	; 0x7c
    if (sr & USART_SR_RXNE)
 80011dc:	d439      	bmi.n	8001252 <sd_lld_serve_interrupt+0xd2>
      sdIncomingDataI(sdp, b);
    sr = u->SR;
 80011de:	6833      	ldr	r3, [r6, #0]
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80011e0:	f013 0f2f 	tst.w	r3, #47	; 0x2f
    sr = u->SR;
 80011e4:	b29d      	uxth	r5, r3
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80011e6:	d1f3      	bne.n	80011d0 <sd_lld_serve_interrupt+0x50>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80011e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f340 80ad 	ble.w	800134c <sd_lld_serve_interrupt+0x1cc>
 80011f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	f340 80a8 	ble.w	800134c <sd_lld_serve_interrupt+0x1cc>
  oip->dbg.lock_cnt = (cnt_t)0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001202:	f383 8811 	msr	BASEPRI, r3
  }
  osalSysUnlockFromISR();

  /* Transmission buffer empty.*/
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 8001206:	f01a 0f80 	tst.w	sl, #128	; 0x80
 800120a:	d002      	beq.n	8001212 <sd_lld_serve_interrupt+0x92>
 800120c:	062a      	lsls	r2, r5, #24
 800120e:	f100 80a0 	bmi.w	8001352 <sd_lld_serve_interrupt+0x1d2>
      u->DR = b;
    osalSysUnlockFromISR();
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (sr & USART_SR_TC)) {
 8001212:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8001216:	d002      	beq.n	800121e <sd_lld_serve_interrupt+0x9e>
 8001218:	066b      	lsls	r3, r5, #25
 800121a:	f100 80d5 	bmi.w	80013c8 <sd_lld_serve_interrupt+0x248>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
      u->CR1 = cr1 & ~USART_CR1_TCIE;
    }
    osalSysUnlockFromISR();
  }
}
 800121e:	b003      	add	sp, #12
 8001220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (sr & USART_SR_ORE)
 8001224:	f3c5 01c0 	ubfx	r1, r5, #3, #1
 8001228:	0209      	lsls	r1, r1, #8
  if (sr & USART_SR_PE)
 800122a:	07ea      	lsls	r2, r5, #31
    sts |= SD_PARITY_ERROR;
 800122c:	bf48      	it	mi
 800122e:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_FE)
 8001232:	07ab      	lsls	r3, r5, #30
    sts |= SD_FRAMING_ERROR;
 8001234:	bf48      	it	mi
 8001236:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (sr & USART_SR_NE)
 800123a:	0768      	lsls	r0, r5, #29
    sts |= SD_NOISE_ERROR;
 800123c:	bf48      	it	mi
 800123e:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 8001242:	4640      	mov	r0, r8
 8001244:	f7ff fe64 	bl	8000f10 <chEvtBroadcastFlagsI>
    if (sr & USART_SR_RXNE)
 8001248:	06a9      	lsls	r1, r5, #26
    b = (uint8_t)u->DR & sdp->rxmask;
 800124a:	6872      	ldr	r2, [r6, #4]
 800124c:	f894 307c 	ldrb.w	r3, [r4, #124]	; 0x7c
    if (sr & USART_SR_RXNE)
 8001250:	d5c5      	bpl.n	80011de <sd_lld_serve_interrupt+0x5e>
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8001252:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8001256:	2900      	cmp	r1, #0
 8001258:	db32      	blt.n	80012c0 <sd_lld_serve_interrupt+0x140>
 800125a:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800125e:	2900      	cmp	r1, #0
 8001260:	dd2e      	ble.n	80012c0 <sd_lld_serve_interrupt+0x140>
  if (iqIsEmptyI(&sdp->iqueue))
 8001262:	6961      	ldr	r1, [r4, #20]
 8001264:	b1e1      	cbz	r1, 80012a0 <sd_lld_serve_interrupt+0x120>
  if (!iqIsFullI(iqp)) {
 8001266:	e9d4 1008 	ldrd	r1, r0, [r4, #32]
 800126a:	4281      	cmp	r1, r0
 800126c:	d051      	beq.n	8001312 <sd_lld_serve_interrupt+0x192>
    b = (uint8_t)u->DR & sdp->rxmask;
 800126e:	4013      	ands	r3, r2
    iqp->q_counter++;
 8001270:	6962      	ldr	r2, [r4, #20]
 8001272:	3201      	adds	r2, #1
 8001274:	6162      	str	r2, [r4, #20]
    *iqp->q_wrptr++ = b;
 8001276:	1c4a      	adds	r2, r1, #1
 8001278:	6222      	str	r2, [r4, #32]
 800127a:	700b      	strb	r3, [r1, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 800127c:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8001280:	429a      	cmp	r2, r3
 8001282:	d301      	bcc.n	8001288 <sd_lld_serve_interrupt+0x108>
      iqp->q_wrptr = iqp->q_buffer;
 8001284:	69a3      	ldr	r3, [r4, #24]
 8001286:	6223      	str	r3, [r4, #32]
  return (bool)(qp->next != qp);
 8001288:	68e0      	ldr	r0, [r4, #12]
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (ch_queue_notempty(&tqp->queue)) {
 800128a:	4583      	cmp	fp, r0
 800128c:	d0a7      	beq.n	80011de <sd_lld_serve_interrupt+0x5e>
  qp->next       = p->next;
 800128e:	6803      	ldr	r3, [r0, #0]
 8001290:	60e3      	str	r3, [r4, #12]
  qp->next->prev = qp;
 8001292:	f8c3 b004 	str.w	fp, [r3, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8001296:	f8c0 9028 	str.w	r9, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 800129a:	f7ff ff49 	bl	8001130 <chSchReadyI.isra.0>
 800129e:	e79e      	b.n	80011de <sd_lld_serve_interrupt+0x5e>
 80012a0:	2104      	movs	r1, #4
 80012a2:	4640      	mov	r0, r8
 80012a4:	e9cd 2300 	strd	r2, r3, [sp]
 80012a8:	f7ff fe32 	bl	8000f10 <chEvtBroadcastFlagsI>
 80012ac:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80012b0:	2900      	cmp	r1, #0
 80012b2:	db05      	blt.n	80012c0 <sd_lld_serve_interrupt+0x140>
 80012b4:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80012b8:	2900      	cmp	r1, #0
 80012ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80012be:	dcd2      	bgt.n	8001266 <sd_lld_serve_interrupt+0xe6>
    chSysHalt("SV#10");
 80012c0:	4856      	ldr	r0, [pc, #344]	; (800141c <sd_lld_serve_interrupt+0x29c>)
 80012c2:	f7ff fc85 	bl	8000bd0 <chSysHalt>
 80012c6:	2330      	movs	r3, #48	; 0x30
 80012c8:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80012cc:	4f52      	ldr	r7, [pc, #328]	; (8001418 <sd_lld_serve_interrupt+0x298>)
 80012ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	dd1a      	ble.n	800130c <sd_lld_serve_interrupt+0x18c>
 80012d6:	f8d7 508c 	ldr.w	r5, [r7, #140]	; 0x8c
 80012da:	b9bd      	cbnz	r5, 800130c <sd_lld_serve_interrupt+0x18c>
  oip->dbg.lock_cnt = (cnt_t)1;
 80012dc:	2301      	movs	r3, #1
 80012de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012e2:	3004      	adds	r0, #4
 80012e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80012e8:	f7ff fe12 	bl	8000f10 <chEvtBroadcastFlagsI>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80012ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    u->SR = ~USART_SR_LBD;
 80012f0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	6032      	str	r2, [r6, #0]
 80012f8:	dd28      	ble.n	800134c <sd_lld_serve_interrupt+0x1cc>
 80012fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80012fe:	2b00      	cmp	r3, #0
 8001300:	dd24      	ble.n	800134c <sd_lld_serve_interrupt+0x1cc>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001302:	f8c7 508c 	str.w	r5, [r7, #140]	; 0x8c
 8001306:	f385 8811 	msr	BASEPRI, r5
}
 800130a:	e747      	b.n	800119c <sd_lld_serve_interrupt+0x1c>
    chSysHalt("SV#6");
 800130c:	4844      	ldr	r0, [pc, #272]	; (8001420 <sd_lld_serve_interrupt+0x2a0>)
 800130e:	f7ff fc5f 	bl	8000bd0 <chSysHalt>
  if (!iqIsFullI(iqp)) {
 8001312:	6960      	ldr	r0, [r4, #20]
 8001314:	2800      	cmp	r0, #0
 8001316:	d0aa      	beq.n	800126e <sd_lld_serve_interrupt+0xee>
  chEvtBroadcastFlagsI(esp, flags);
 8001318:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800131c:	4640      	mov	r0, r8
 800131e:	f7ff fdf7 	bl	8000f10 <chEvtBroadcastFlagsI>
}
 8001322:	e75c      	b.n	80011de <sd_lld_serve_interrupt+0x5e>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8001324:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001326:	2b00      	cmp	r3, #0
 8001328:	d060      	beq.n	80013ec <sd_lld_serve_interrupt+0x26c>
  chEvtBroadcastFlagsI(esp, flags);
 800132a:	2110      	movs	r1, #16
 800132c:	1d20      	adds	r0, r4, #4
 800132e:	f7ff fdef 	bl	8000f10 <chEvtBroadcastFlagsI>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8001332:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
      u->CR1 = cr1 & ~USART_CR1_TCIE;
 8001336:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 800133a:	ea0a 0303 	and.w	r3, sl, r3
 800133e:	2a00      	cmp	r2, #0
 8001340:	60f3      	str	r3, [r6, #12]
 8001342:	dd03      	ble.n	800134c <sd_lld_serve_interrupt+0x1cc>
 8001344:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001348:	2b00      	cmp	r3, #0
 800134a:	dc4f      	bgt.n	80013ec <sd_lld_serve_interrupt+0x26c>
    chSysHalt("SV#7");
 800134c:	4835      	ldr	r0, [pc, #212]	; (8001424 <sd_lld_serve_interrupt+0x2a4>)
 800134e:	f7ff fc3f 	bl	8000bd0 <chSysHalt>
 8001352:	2330      	movs	r3, #48	; 0x30
 8001354:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8001358:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800135c:	2b00      	cmp	r3, #0
 800135e:	ddd5      	ble.n	800130c <sd_lld_serve_interrupt+0x18c>
 8001360:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001364:	2a00      	cmp	r2, #0
 8001366:	d1d1      	bne.n	800130c <sd_lld_serve_interrupt+0x18c>
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8001368:	e9d4 1211 	ldrd	r1, r2, [r4, #68]	; 0x44
  oip->dbg.lock_cnt = (cnt_t)1;
 800136c:	2001      	movs	r0, #1
 800136e:	4291      	cmp	r1, r2
 8001370:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    b = oqGetI(&sdp->oqueue);
 8001374:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 8001378:	d03e      	beq.n	80013f8 <sd_lld_serve_interrupt+0x278>
    uint8_t b;

    oqp->q_counter++;
 800137a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800137c:	3101      	adds	r1, #1
 800137e:	63a1      	str	r1, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
 8001380:	1c51      	adds	r1, r2, #1
 8001382:	64a1      	str	r1, [r4, #72]	; 0x48
 8001384:	f892 8000 	ldrb.w	r8, [r2]
    if (oqp->q_rdptr >= oqp->q_top) {
 8001388:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800138a:	4291      	cmp	r1, r2
 800138c:	d301      	bcc.n	8001392 <sd_lld_serve_interrupt+0x212>
      oqp->q_rdptr = oqp->q_buffer;
 800138e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001390:	64a2      	str	r2, [r4, #72]	; 0x48
  return (bool)(qp->next != qp);
 8001392:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001394:	4584      	cmp	ip, r0
 8001396:	d009      	beq.n	80013ac <sd_lld_serve_interrupt+0x22c>
  qp->next       = p->next;
 8001398:	6803      	ldr	r3, [r0, #0]
 800139a:	6323      	str	r3, [r4, #48]	; 0x30
  qp->next->prev = qp;
 800139c:	f8c3 c004 	str.w	ip, [r3, #4]
  tp->u.rdymsg = msg;
 80013a0:	2300      	movs	r3, #0
 80013a2:	6283      	str	r3, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 80013a4:	f7ff fec4 	bl	8001130 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80013a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
      u->DR = b;
 80013ac:	f8c6 8004 	str.w	r8, [r6, #4]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	ddcb      	ble.n	800134c <sd_lld_serve_interrupt+0x1cc>
 80013b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	ddc7      	ble.n	800134c <sd_lld_serve_interrupt+0x1cc>
  oip->dbg.lock_cnt = (cnt_t)0;
 80013bc:	2300      	movs	r3, #0
 80013be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80013c2:	f383 8811 	msr	BASEPRI, r3
}
 80013c6:	e724      	b.n	8001212 <sd_lld_serve_interrupt+0x92>
 80013c8:	2330      	movs	r3, #48	; 0x30
 80013ca:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80013ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	dd9a      	ble.n	800130c <sd_lld_serve_interrupt+0x18c>
 80013d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d196      	bne.n	800130c <sd_lld_serve_interrupt+0x18c>
  oip->dbg.lock_cnt = (cnt_t)1;
 80013de:	2301      	movs	r3, #1
 80013e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (oqIsEmptyI(&sdp->oqueue)) {
 80013e4:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d09b      	beq.n	8001324 <sd_lld_serve_interrupt+0x1a4>
  oip->dbg.lock_cnt = (cnt_t)0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80013f2:	f383 8811 	msr	BASEPRI, r3
}
 80013f6:	e712      	b.n	800121e <sd_lld_serve_interrupt+0x9e>
  if (!oqIsEmptyI(oqp)) {
 80013f8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80013fa:	2900      	cmp	r1, #0
 80013fc:	d0bd      	beq.n	800137a <sd_lld_serve_interrupt+0x1fa>
  chEvtBroadcastFlagsI(esp, flags);
 80013fe:	2108      	movs	r1, #8
 8001400:	1d20      	adds	r0, r4, #4
 8001402:	f7ff fd85 	bl	8000f10 <chEvtBroadcastFlagsI>
      u->CR1 = cr1 & ~USART_CR1_TXEIE;
 8001406:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800140a:	ea0a 0303 	and.w	r3, sl, r3
 800140e:	60f3      	str	r3, [r6, #12]
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8001410:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001414:	e7cc      	b.n	80013b0 <sd_lld_serve_interrupt+0x230>
 8001416:	bf00      	nop
 8001418:	200009f0 	.word	0x200009f0
 800141c:	08004cd0 	.word	0x08004cd0
 8001420:	08004cc8 	.word	0x08004cc8
 8001424:	08004ce0 	.word	0x08004ce0
	...

08001430 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8001430:	b508      	push	{r3, lr}
 * @api
 */
void chDbgCheckClassS(void) {
  os_instance_t *oip = currcore;

  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <chSchGoSleepS+0x4c>)
 8001434:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001438:	b9ea      	cbnz	r2, 8001476 <chSchGoSleepS+0x46>
 800143a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800143e:	2a00      	cmp	r2, #0
 8001440:	dd19      	ble.n	8001476 <chSchGoSleepS+0x46>
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8001442:	68d9      	ldr	r1, [r3, #12]
  ch_priority_queue_t *p = pqp->next;
 8001444:	681a      	ldr	r2, [r3, #0]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 8001446:	f881 0024 	strb.w	r0, [r1, #36]	; 0x24
  pqp->next       = p->next;
 800144a:	6810      	ldr	r0, [r2, #0]
 800144c:	6018      	str	r0, [r3, #0]
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 800144e:	f04f 0c01 	mov.w	ip, #1
  pqp->next->prev = pqp;
 8001452:	6043      	str	r3, [r0, #4]
 8001454:	f882 c024 	strb.w	ip, [r2, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 8001458:	60da      	str	r2, [r3, #12]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800145a:	f3ef 8309 	mrs	r3, PSP
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 800145e:	6a08      	ldr	r0, [r1, #32]
 8001460:	3b64      	subs	r3, #100	; 0x64
 8001462:	4298      	cmp	r0, r3
 8001464:	d804      	bhi.n	8001470 <chSchGoSleepS+0x40>
}
 8001466:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  chSysSwitch(ntp, otp);
 800146a:	4610      	mov	r0, r2
 800146c:	f7fe bf4a 	b.w	8000304 <__port_switch>
 8001470:	4803      	ldr	r0, [pc, #12]	; (8001480 <chSchGoSleepS+0x50>)
 8001472:	f7ff fbad 	bl	8000bd0 <chSysHalt>
               (oip->dbg.lock_cnt <= (cnt_t)0))) {
    chSysHalt("SV#11");
 8001476:	4803      	ldr	r0, [pc, #12]	; (8001484 <chSchGoSleepS+0x54>)
 8001478:	f7ff fbaa 	bl	8000bd0 <chSysHalt>
 800147c:	200009f0 	.word	0x200009f0
 8001480:	08004cf0 	.word	0x08004cf0
 8001484:	08004ce8 	.word	0x08004ce8
	...

08001490 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8001490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001494:	4d45      	ldr	r5, [pc, #276]	; (80015ac <chSchGoSleepTimeoutS+0x11c>)
 8001496:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 800149a:	b088      	sub	sp, #32
 800149c:	2b00      	cmp	r3, #0
 800149e:	d15e      	bne.n	800155e <chSchGoSleepTimeoutS+0xce>
 80014a0:	f8d5 408c 	ldr.w	r4, [r5, #140]	; 0x8c
 80014a4:	2c00      	cmp	r4, #0
 80014a6:	dd5a      	ble.n	800155e <chSchGoSleepTimeoutS+0xce>
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 80014a8:	1c4c      	adds	r4, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 80014aa:	68ef      	ldr	r7, [r5, #12]
  if (TIME_INFINITE != timeout) {
 80014ac:	460a      	mov	r2, r1
 80014ae:	d04d      	beq.n	800154c <chSchGoSleepTimeoutS+0xbc>
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
  virtual_timers_list_t *vtlp = &currcore->vtlist;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));
 80014b0:	2900      	cmp	r1, #0
 80014b2:	d051      	beq.n	8001558 <chSchGoSleepTimeoutS+0xc8>

  /* Timer initialization.*/
  vtp->par     = par;
 80014b4:	e9cd 7306 	strd	r7, r3, [sp, #24]
 80014b8:	4b3d      	ldr	r3, [pc, #244]	; (80015b0 <chSchGoSleepTimeoutS+0x120>)
  return (bool)(dlhp == dlhp->next);
 80014ba:	46a8      	mov	r8, r5
 80014bc:	4606      	mov	r6, r0
 80014be:	6a58      	ldr	r0, [r3, #36]	; 0x24
  vtp->func    = vtfunc;
 80014c0:	4b3c      	ldr	r3, [pc, #240]	; (80015b4 <chSchGoSleepTimeoutS+0x124>)
 80014c2:	9305      	str	r3, [sp, #20]
 80014c4:	f858 3f10 	ldr.w	r3, [r8, #16]!
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80014c8:	4543      	cmp	r3, r8
 80014ca:	b280      	uxth	r0, r0
 80014cc:	d064      	beq.n	8001598 <chSchGoSleepTimeoutS+0x108>
  return (sysinterval_t)((systime_t)(end - start));
 80014ce:	8bac      	ldrh	r4, [r5, #28]
    if (delta < vtlp->dlist.next->delta) {
 80014d0:	689a      	ldr	r2, [r3, #8]
 80014d2:	1b04      	subs	r4, r0, r4
 80014d4:	b2a4      	uxth	r4, r4
    if (delta < nowdelta) {
 80014d6:	190c      	adds	r4, r1, r4
 80014d8:	bf28      	it	cs
 80014da:	460c      	movcs	r4, r1
    if (delta < vtlp->dlist.next->delta) {
 80014dc:	42a2      	cmp	r2, r4
 80014de:	d908      	bls.n	80014f2 <chSchGoSleepTimeoutS+0x62>
 80014e0:	9301      	str	r3, [sp, #4]
      vt_set_alarm(now, delay);
 80014e2:	f7ff fc85 	bl	8000df0 <vt_set_alarm>
 80014e6:	9b01      	ldr	r3, [sp, #4]
 80014e8:	689a      	ldr	r2, [r3, #8]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 80014ea:	e002      	b.n	80014f2 <chSchGoSleepTimeoutS+0x62>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 80014ec:	681b      	ldr	r3, [r3, #0]
    delta -= dlp->delta;
 80014ee:	1aa4      	subs	r4, r4, r2
  while (likely(dlp->delta < delta)) {
 80014f0:	689a      	ldr	r2, [r3, #8]
 80014f2:	42a2      	cmp	r2, r4
 80014f4:	d3fa      	bcc.n	80014ec <chSchGoSleepTimeoutS+0x5c>
  dlp->delta      = delta;
 80014f6:	9404      	str	r4, [sp, #16]

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 80014f8:	689a      	ldr	r2, [r3, #8]
  dlp->prev       = dlp->next->prev;
 80014fa:	6859      	ldr	r1, [r3, #4]
  dlp->next       = dlhp;
 80014fc:	9302      	str	r3, [sp, #8]
  dlp->delta -= delta;
 80014fe:	1b12      	subs	r2, r2, r4
  dlp->prev->next = dlp;
 8001500:	ac02      	add	r4, sp, #8
  dlp->prev       = dlp->next->prev;
 8001502:	9103      	str	r1, [sp, #12]
  dlp->prev->next = dlp;
 8001504:	600c      	str	r4, [r1, #0]
  dlhp->prev      = dlp;
 8001506:	e9c3 4201 	strd	r4, r2, [r3, #4]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 800150a:	f04f 33ff 	mov.w	r3, #4294967295
 800150e:	61ab      	str	r3, [r5, #24]
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
    chSchGoSleepS(newstate);
 8001510:	4630      	mov	r0, r6
 8001512:	f7ff ff8d 	bl	8001430 <chSchGoSleepS>
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8001516:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 800151a:	2b00      	cmp	r3, #0
 800151c:	db22      	blt.n	8001564 <chSchGoSleepTimeoutS+0xd4>
 800151e:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8001522:	2b00      	cmp	r3, #0
 8001524:	dd1e      	ble.n	8001564 <chSchGoSleepTimeoutS+0xd4>
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 8001526:	9b02      	ldr	r3, [sp, #8]
    if (chVTIsArmedI(&vt)) {
 8001528:	b163      	cbz	r3, 8001544 <chSchGoSleepTimeoutS+0xb4>
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 800152a:	692a      	ldr	r2, [r5, #16]
 800152c:	42a2      	cmp	r2, r4
 800152e:	d01c      	beq.n	800156a <chSchGoSleepTimeoutS+0xda>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 8001530:	e9dd 1003 	ldrd	r1, r0, [sp, #12]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8001534:	689a      	ldr	r2, [r3, #8]
 8001536:	600b      	str	r3, [r1, #0]
 8001538:	4402      	add	r2, r0
 800153a:	e9c3 1201 	strd	r1, r2, [r3, #4]
    vtp->dlist.next = NULL;

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 800153e:	f04f 33ff 	mov.w	r3, #4294967295
 8001542:	61ab      	str	r3, [r5, #24]
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 8001544:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001546:	b008      	add	sp, #32
 8001548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    chSchGoSleepS(newstate);
 800154c:	f7ff ff70 	bl	8001430 <chSchGoSleepS>
}
 8001550:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001552:	b008      	add	sp, #32
 8001554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));
 8001558:	4817      	ldr	r0, [pc, #92]	; (80015b8 <chSchGoSleepTimeoutS+0x128>)
 800155a:	f7ff fb39 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#11");
 800155e:	4817      	ldr	r0, [pc, #92]	; (80015bc <chSchGoSleepTimeoutS+0x12c>)
 8001560:	f7ff fb36 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#10");
 8001564:	4816      	ldr	r0, [pc, #88]	; (80015c0 <chSchGoSleepTimeoutS+0x130>)
 8001566:	f7ff fb33 	bl	8000bd0 <chSysHalt>
    return;
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
  vtp->dlist.next = NULL;
 800156a:	2200      	movs	r2, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 800156c:	4543      	cmp	r3, r8
  dlhp->next       = dlp->next;
 800156e:	612b      	str	r3, [r5, #16]
  vtp->dlist.next = NULL;
 8001570:	9202      	str	r2, [sp, #8]
  dlhp->next->prev = dlhp;
 8001572:	f8c3 8004 	str.w	r8, [r3, #4]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8001576:	d015      	beq.n	80015a4 <chSchGoSleepTimeoutS+0x114>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8001578:	6899      	ldr	r1, [r3, #8]
 800157a:	9804      	ldr	r0, [sp, #16]
 800157c:	8baa      	ldrh	r2, [r5, #28]
 800157e:	4401      	add	r1, r0
 8001580:	480b      	ldr	r0, [pc, #44]	; (80015b0 <chSchGoSleepTimeoutS+0x120>)
 8001582:	6099      	str	r1, [r3, #8]
 8001584:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001586:	b280      	uxth	r0, r0
 8001588:	1a83      	subs	r3, r0, r2
 800158a:	b29b      	uxth	r3, r3
  now = chVTGetSystemTimeX();
  nowdelta = chTimeDiffX(vtlp->lasttime, now);

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 800158c:	4299      	cmp	r1, r3
 800158e:	d9d9      	bls.n	8001544 <chSchGoSleepTimeoutS+0xb4>

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 8001590:	1ac9      	subs	r1, r1, r3
 8001592:	f7ff fc2d 	bl	8000df0 <vt_set_alarm>
 8001596:	e7d5      	b.n	8001544 <chSchGoSleepTimeoutS+0xb4>
      vt_insert_first(vtlp, vtp, now, delay);
 8001598:	ac02      	add	r4, sp, #8
 800159a:	4601      	mov	r1, r0
 800159c:	4620      	mov	r0, r4
 800159e:	f7ff fd7f 	bl	80010a0 <vt_insert_first.constprop.0>
      return;
 80015a2:	e7b5      	b.n	8001510 <chSchGoSleepTimeoutS+0x80>
  STM32_ST_TIM->DIER = 0U;
 80015a4:	4b02      	ldr	r3, [pc, #8]	; (80015b0 <chSchGoSleepTimeoutS+0x120>)
 80015a6:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 80015a8:	e7cc      	b.n	8001544 <chSchGoSleepTimeoutS+0xb4>
 80015aa:	bf00      	nop
 80015ac:	200009f0 	.word	0x200009f0
 80015b0:	40014800 	.word	0x40014800
 80015b4:	08000e61 	.word	0x08000e61
 80015b8:	08004e98 	.word	0x08004e98
 80015bc:	08004ce8 	.word	0x08004ce8
 80015c0:	08004cd0 	.word	0x08004cd0
	...

080015d0 <iqReadTimeout>:
                     size_t n, sysinterval_t timeout) {
 80015d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  qnotify_t nfy = iqp->q_notify;
 80015d4:	f8d0 a01c 	ldr.w	sl, [r0, #28]
                     size_t n, sysinterval_t timeout) {
 80015d8:	b085      	sub	sp, #20
  osalDbgCheck(n > 0U);
 80015da:	2a00      	cmp	r2, #0
 80015dc:	f000 8089 	beq.w	80016f2 <iqReadTimeout+0x122>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80015e0:	4690      	mov	r8, r2
 80015e2:	460f      	mov	r7, r1
 80015e4:	4699      	mov	r9, r3
 80015e6:	2230      	movs	r2, #48	; 0x30
 80015e8:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80015ec:	4e42      	ldr	r6, [pc, #264]	; (80016f8 <iqReadTimeout+0x128>)
 80015ee:	e9d6 3122 	ldrd	r3, r1, [r6, #136]	; 0x88
 80015f2:	430b      	orrs	r3, r1
 80015f4:	d177      	bne.n	80016e6 <iqReadTimeout+0x116>
  oip->dbg.lock_cnt = (cnt_t)1;
 80015f6:	2301      	movs	r3, #1
 80015f8:	46c3      	mov	fp, r8
 80015fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80015fe:	4604      	mov	r4, r0
 8001600:	9201      	str	r2, [sp, #4]
 8001602:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 8001606:	46b8      	mov	r8, r7
  if (n > iqGetFullI(iqp)) {
 8001608:	68a2      	ldr	r2, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 800160a:	69a1      	ldr	r1, [r4, #24]
  if (n > iqGetFullI(iqp)) {
 800160c:	455a      	cmp	r2, fp
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 800160e:	6922      	ldr	r2, [r4, #16]
    n = iqGetFullI(iqp);
 8001610:	bf34      	ite	cc
 8001612:	68a5      	ldrcc	r5, [r4, #8]
 8001614:	465d      	movcs	r5, fp
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8001616:	1a52      	subs	r2, r2, r1
  if (n < s1) {
 8001618:	42aa      	cmp	r2, r5
 800161a:	d85d      	bhi.n	80016d8 <iqReadTimeout+0x108>
  else if (n > s1) {
 800161c:	d246      	bcs.n	80016ac <iqReadTimeout+0xdc>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 800161e:	4640      	mov	r0, r8
    s2 = n - s1;
 8001620:	1aaf      	subs	r7, r5, r2
 8001622:	9202      	str	r2, [sp, #8]
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8001624:	f7fe fe8e 	bl	8000344 <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8001628:	9a02      	ldr	r2, [sp, #8]
 800162a:	68e1      	ldr	r1, [r4, #12]
 800162c:	eb08 0002 	add.w	r0, r8, r2
 8001630:	463a      	mov	r2, r7
 8001632:	f7fe fe87 	bl	8000344 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8001636:	68e2      	ldr	r2, [r4, #12]
 8001638:	443a      	add	r2, r7
    iqp->q_rdptr += n;
 800163a:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 800163c:	68a2      	ldr	r2, [r4, #8]
 800163e:	1b52      	subs	r2, r2, r5
 8001640:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
 8001642:	2d00      	cmp	r5, #0
 8001644:	d038      	beq.n	80016b8 <iqReadTimeout+0xe8>
      if (nfy != NULL) {
 8001646:	f1ba 0f00 	cmp.w	sl, #0
 800164a:	d001      	beq.n	8001650 <iqReadTimeout+0x80>
        nfy(iqp);
 800164c:	4620      	mov	r0, r4
 800164e:	47d0      	blx	sl
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001650:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
 8001654:	2a00      	cmp	r2, #0
 8001656:	d149      	bne.n	80016ec <iqReadTimeout+0x11c>
 8001658:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 800165c:	2900      	cmp	r1, #0
 800165e:	dd45      	ble.n	80016ec <iqReadTimeout+0x11c>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001660:	f8c6 208c 	str.w	r2, [r6, #140]	; 0x8c
 8001664:	f382 8811 	msr	BASEPRI, r2
 8001668:	9b01      	ldr	r3, [sp, #4]
      n  -= done;
 800166a:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
 800166e:	44a8      	add	r8, r5
 8001670:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001674:	e9d6 2122 	ldrd	r2, r1, [r6, #136]	; 0x88
 8001678:	430a      	orrs	r2, r1
 800167a:	d134      	bne.n	80016e6 <iqReadTimeout+0x116>
  oip->dbg.lock_cnt = (cnt_t)1;
 800167c:	2301      	movs	r3, #1
 800167e:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
  while (n > 0U) {
 8001682:	f1bb 0f00 	cmp.w	fp, #0
 8001686:	d1bf      	bne.n	8001608 <iqReadTimeout+0x38>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001688:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
 800168c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8001690:	bb62      	cbnz	r2, 80016ec <iqReadTimeout+0x11c>
 8001692:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8001696:	2900      	cmp	r1, #0
 8001698:	dd28      	ble.n	80016ec <iqReadTimeout+0x11c>
  oip->dbg.lock_cnt = (cnt_t)0;
 800169a:	f8c6 208c 	str.w	r2, [r6, #140]	; 0x8c
 800169e:	f382 8811 	msr	BASEPRI, r2
}
 80016a2:	eba8 000b 	sub.w	r0, r8, fp
 80016a6:	b005      	add	sp, #20
 80016a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 80016ac:	462a      	mov	r2, r5
 80016ae:	4640      	mov	r0, r8
 80016b0:	f7fe fe48 	bl	8000344 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 80016b4:	68e2      	ldr	r2, [r4, #12]
 80016b6:	e7c0      	b.n	800163a <iqReadTimeout+0x6a>
  return __sch_get_currthread();
 80016b8:	68f2      	ldr	r2, [r6, #12]
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 80016ba:	f1b9 0f00 	cmp.w	r9, #0
 80016be:	d0e3      	beq.n	8001688 <iqReadTimeout+0xb8>
  p->prev       = qp->prev;
 80016c0:	6861      	ldr	r1, [r4, #4]
 80016c2:	6051      	str	r1, [r2, #4]
  p->next       = qp;
 80016c4:	6014      	str	r4, [r2, #0]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80016c6:	2004      	movs	r0, #4
  p->prev->next = p;
 80016c8:	600a      	str	r2, [r1, #0]
  qp->prev      = p;
 80016ca:	6062      	str	r2, [r4, #4]
 80016cc:	4649      	mov	r1, r9
 80016ce:	f7ff fedf 	bl	8001490 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
 80016d2:	2800      	cmp	r0, #0
 80016d4:	d098      	beq.n	8001608 <iqReadTimeout+0x38>
 80016d6:	e7d7      	b.n	8001688 <iqReadTimeout+0xb8>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 80016d8:	462a      	mov	r2, r5
 80016da:	4640      	mov	r0, r8
 80016dc:	f7fe fe32 	bl	8000344 <memcpy>
    iqp->q_rdptr += n;
 80016e0:	69a2      	ldr	r2, [r4, #24]
 80016e2:	442a      	add	r2, r5
 80016e4:	e7a9      	b.n	800163a <iqReadTimeout+0x6a>
    chSysHalt("SV#4");
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <iqReadTimeout+0x12c>)
 80016e8:	f7ff fa72 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 80016ec:	4804      	ldr	r0, [pc, #16]	; (8001700 <iqReadTimeout+0x130>)
 80016ee:	f7ff fa6f 	bl	8000bd0 <chSysHalt>
  osalDbgCheck(n > 0U);
 80016f2:	4804      	ldr	r0, [pc, #16]	; (8001704 <iqReadTimeout+0x134>)
 80016f4:	f7ff fa6c 	bl	8000bd0 <chSysHalt>
 80016f8:	200009f0 	.word	0x200009f0
 80016fc:	08004cd8 	.word	0x08004cd8
 8001700:	08004d00 	.word	0x08004d00
 8001704:	08004e7c 	.word	0x08004e7c
	...

08001710 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001710:	f04f 33ff 	mov.w	r3, #4294967295
 8001714:	300c      	adds	r0, #12
 8001716:	f7ff bf5b 	b.w	80015d0 <iqReadTimeout>
 800171a:	bf00      	nop
 800171c:	0000      	movs	r0, r0
	...

08001720 <_readt>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001720:	300c      	adds	r0, #12
 8001722:	f7ff bf55 	b.w	80015d0 <iqReadTimeout>
 8001726:	bf00      	nop
	...

08001730 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8001730:	b570      	push	{r4, r5, r6, lr}
 8001732:	2330      	movs	r3, #48	; 0x30
 8001734:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001738:	4e26      	ldr	r6, [pc, #152]	; (80017d4 <iqGetTimeout+0xa4>)
 800173a:	e9d6 3222 	ldrd	r3, r2, [r6, #136]	; 0x88
 800173e:	4313      	orrs	r3, r2
 8001740:	d144      	bne.n	80017cc <iqGetTimeout+0x9c>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001742:	2301      	movs	r3, #1
 8001744:	4604      	mov	r4, r0
 8001746:	460d      	mov	r5, r1
 8001748:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
}
 800174c:	e00a      	b.n	8001764 <iqGetTimeout+0x34>
  p->prev       = qp->prev;
 800174e:	6862      	ldr	r2, [r4, #4]
 8001750:	4629      	mov	r1, r5
 8001752:	e9c3 4200 	strd	r4, r2, [r3]
 8001756:	2004      	movs	r0, #4
  p->prev->next = p;
 8001758:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
 800175a:	6063      	str	r3, [r4, #4]
 800175c:	f7ff fe98 	bl	8001490 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
 8001760:	2800      	cmp	r0, #0
 8001762:	db06      	blt.n	8001772 <iqGetTimeout+0x42>
  while (iqIsEmptyI(iqp)) {
 8001764:	68a3      	ldr	r3, [r4, #8]
 8001766:	b983      	cbnz	r3, 800178a <iqGetTimeout+0x5a>
 8001768:	68f3      	ldr	r3, [r6, #12]
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 800176a:	2d00      	cmp	r5, #0
 800176c:	d1ef      	bne.n	800174e <iqGetTimeout+0x1e>
    return MSG_TIMEOUT;
 800176e:	f04f 30ff 	mov.w	r0, #4294967295
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001772:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
 8001776:	bb33      	cbnz	r3, 80017c6 <iqGetTimeout+0x96>
 8001778:	f8d6 208c 	ldr.w	r2, [r6, #140]	; 0x8c
 800177c:	2a00      	cmp	r2, #0
 800177e:	dd22      	ble.n	80017c6 <iqGetTimeout+0x96>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001780:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 8001784:	f383 8811 	msr	BASEPRI, r3
}
 8001788:	bd70      	pop	{r4, r5, r6, pc}
  iqp->q_counter--;
 800178a:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
 800178c:	69a1      	ldr	r1, [r4, #24]
  iqp->q_counter--;
 800178e:	3b01      	subs	r3, #1
 8001790:	60a3      	str	r3, [r4, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 8001792:	6923      	ldr	r3, [r4, #16]
  b = *iqp->q_rdptr++;
 8001794:	1c4a      	adds	r2, r1, #1
  if (iqp->q_rdptr >= iqp->q_top) {
 8001796:	429a      	cmp	r2, r3
    iqp->q_rdptr = iqp->q_buffer;
 8001798:	bf28      	it	cs
 800179a:	68e3      	ldrcs	r3, [r4, #12]
  b = *iqp->q_rdptr++;
 800179c:	61a2      	str	r2, [r4, #24]
 800179e:	780d      	ldrb	r5, [r1, #0]
    iqp->q_rdptr = iqp->q_buffer;
 80017a0:	bf28      	it	cs
 80017a2:	61a3      	strcs	r3, [r4, #24]
  if (iqp->q_notify != NULL) {
 80017a4:	69e3      	ldr	r3, [r4, #28]
 80017a6:	b10b      	cbz	r3, 80017ac <iqGetTimeout+0x7c>
    iqp->q_notify(iqp);
 80017a8:	4620      	mov	r0, r4
 80017aa:	4798      	blx	r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80017ac:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
 80017b0:	b94b      	cbnz	r3, 80017c6 <iqGetTimeout+0x96>
 80017b2:	f8d6 208c 	ldr.w	r2, [r6, #140]	; 0x8c
 80017b6:	2a00      	cmp	r2, #0
 80017b8:	dd05      	ble.n	80017c6 <iqGetTimeout+0x96>
  oip->dbg.lock_cnt = (cnt_t)0;
 80017ba:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 80017be:	f383 8811 	msr	BASEPRI, r3
  return (msg_t)b;
 80017c2:	4628      	mov	r0, r5
}
 80017c4:	bd70      	pop	{r4, r5, r6, pc}
    chSysHalt("SV#5");
 80017c6:	4804      	ldr	r0, [pc, #16]	; (80017d8 <iqGetTimeout+0xa8>)
 80017c8:	f7ff fa02 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#4");
 80017cc:	4803      	ldr	r0, [pc, #12]	; (80017dc <iqGetTimeout+0xac>)
 80017ce:	f7ff f9ff 	bl	8000bd0 <chSysHalt>
 80017d2:	bf00      	nop
 80017d4:	200009f0 	.word	0x200009f0
 80017d8:	08004d00 	.word	0x08004d00
 80017dc:	08004cd8 	.word	0x08004cd8

080017e0 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 80017e0:	f04f 31ff 	mov.w	r1, #4294967295
 80017e4:	300c      	adds	r0, #12
 80017e6:	f7ff bfa3 	b.w	8001730 <iqGetTimeout>
 80017ea:	bf00      	nop
 80017ec:	0000      	movs	r0, r0
	...

080017f0 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 80017f0:	300c      	adds	r0, #12
 80017f2:	f7ff bf9d 	b.w	8001730 <iqGetTimeout>
 80017f6:	bf00      	nop
	...

08001800 <oqPutTimeout>:
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8001800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001802:	4615      	mov	r5, r2
 8001804:	2330      	movs	r3, #48	; 0x30
 8001806:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800180a:	4f26      	ldr	r7, [pc, #152]	; (80018a4 <oqPutTimeout+0xa4>)
 800180c:	e9d7 3222 	ldrd	r3, r2, [r7, #136]	; 0x88
 8001810:	4313      	orrs	r3, r2
 8001812:	d143      	bne.n	800189c <oqPutTimeout+0x9c>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001814:	2301      	movs	r3, #1
 8001816:	4604      	mov	r4, r0
 8001818:	460e      	mov	r6, r1
 800181a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
}
 800181e:	e00a      	b.n	8001836 <oqPutTimeout+0x36>
  p->prev       = qp->prev;
 8001820:	6860      	ldr	r0, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8001822:	4629      	mov	r1, r5
 8001824:	e9c3 4000 	strd	r4, r0, [r3]
  p->prev->next = p;
 8001828:	6003      	str	r3, [r0, #0]
 800182a:	2004      	movs	r0, #4
  qp->prev      = p;
 800182c:	6063      	str	r3, [r4, #4]
 800182e:	f7ff fe2f 	bl	8001490 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
 8001832:	2800      	cmp	r0, #0
 8001834:	db06      	blt.n	8001844 <oqPutTimeout+0x44>
  while (oqIsFullI(oqp)) {
 8001836:	68a3      	ldr	r3, [r4, #8]
 8001838:	b983      	cbnz	r3, 800185c <oqPutTimeout+0x5c>
 800183a:	68fb      	ldr	r3, [r7, #12]
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 800183c:	2d00      	cmp	r5, #0
 800183e:	d1ef      	bne.n	8001820 <oqPutTimeout+0x20>
    return MSG_TIMEOUT;
 8001840:	f04f 30ff 	mov.w	r0, #4294967295
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001844:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001848:	bb2b      	cbnz	r3, 8001896 <oqPutTimeout+0x96>
 800184a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800184e:	2a00      	cmp	r2, #0
 8001850:	dd21      	ble.n	8001896 <oqPutTimeout+0x96>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001852:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001856:	f383 8811 	msr	BASEPRI, r3
}
 800185a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  oqp->q_counter--;
 800185c:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800185e:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8001860:	3b01      	subs	r3, #1
 8001862:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8001864:	1c53      	adds	r3, r2, #1
 8001866:	6163      	str	r3, [r4, #20]
 8001868:	7016      	strb	r6, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 800186a:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800186e:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 8001870:	bf24      	itt	cs
 8001872:	68e3      	ldrcs	r3, [r4, #12]
 8001874:	6163      	strcs	r3, [r4, #20]
  if (oqp->q_notify != NULL) {
 8001876:	69e3      	ldr	r3, [r4, #28]
 8001878:	b10b      	cbz	r3, 800187e <oqPutTimeout+0x7e>
    oqp->q_notify(oqp);
 800187a:	4620      	mov	r0, r4
 800187c:	4798      	blx	r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800187e:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001882:	b940      	cbnz	r0, 8001896 <oqPutTimeout+0x96>
 8001884:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001888:	2b00      	cmp	r3, #0
 800188a:	dd04      	ble.n	8001896 <oqPutTimeout+0x96>
  oip->dbg.lock_cnt = (cnt_t)0;
 800188c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
 8001890:	f380 8811 	msr	BASEPRI, r0
}
 8001894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chSysHalt("SV#5");
 8001896:	4804      	ldr	r0, [pc, #16]	; (80018a8 <oqPutTimeout+0xa8>)
 8001898:	f7ff f99a 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#4");
 800189c:	4803      	ldr	r0, [pc, #12]	; (80018ac <oqPutTimeout+0xac>)
 800189e:	f7ff f997 	bl	8000bd0 <chSysHalt>
 80018a2:	bf00      	nop
 80018a4:	200009f0 	.word	0x200009f0
 80018a8:	08004d00 	.word	0x08004d00
 80018ac:	08004cd8 	.word	0x08004cd8

080018b0 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295
 80018b4:	3030      	adds	r0, #48	; 0x30
 80018b6:	f7ff bfa3 	b.w	8001800 <oqPutTimeout>
 80018ba:	bf00      	nop
 80018bc:	0000      	movs	r0, r0
	...

080018c0 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 80018c0:	3030      	adds	r0, #48	; 0x30
 80018c2:	f7ff bf9d 	b.w	8001800 <oqPutTimeout>
 80018c6:	bf00      	nop
	...

080018d0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 80018d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018d4:	b085      	sub	sp, #20
  qnotify_t nfy = oqp->q_notify;
 80018d6:	f8d0 b01c 	ldr.w	fp, [r0, #28]
                      size_t n, sysinterval_t timeout) {
 80018da:	9302      	str	r3, [sp, #8]
  size_t max = n;

  osalDbgCheck(n > 0U);
 80018dc:	2a00      	cmp	r2, #0
 80018de:	f000 8081 	beq.w	80019e4 <oqWriteTimeout+0x114>
 80018e2:	4691      	mov	r9, r2
 80018e4:	4688      	mov	r8, r1
 80018e6:	2230      	movs	r2, #48	; 0x30
 80018e8:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80018ec:	4e3f      	ldr	r6, [pc, #252]	; (80019ec <oqWriteTimeout+0x11c>)
 80018ee:	e9d6 3122 	ldrd	r3, r1, [r6, #136]	; 0x88
 80018f2:	430b      	orrs	r3, r1
 80018f4:	d170      	bne.n	80019d8 <oqWriteTimeout+0x108>
  oip->dbg.lock_cnt = (cnt_t)1;
 80018f6:	2301      	movs	r3, #1
 80018f8:	4604      	mov	r4, r0
 80018fa:	9201      	str	r2, [sp, #4]
 80018fc:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 8001900:	46ca      	mov	sl, r9
  if (n > oqGetEmptyI(oqp)) {
 8001902:	68a3      	ldr	r3, [r4, #8]
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8001904:	e9d4 7004 	ldrd	r7, r0, [r4, #16]
  if (n > oqGetEmptyI(oqp)) {
 8001908:	4553      	cmp	r3, sl
    n = oqGetEmptyI(oqp);
 800190a:	bf34      	ite	cc
 800190c:	68a5      	ldrcc	r5, [r4, #8]
 800190e:	4655      	movcs	r5, sl
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8001910:	1a3f      	subs	r7, r7, r0
  if (n < s1) {
 8001912:	42af      	cmp	r7, r5
 8001914:	d859      	bhi.n	80019ca <oqWriteTimeout+0xfa>
  else if (n > s1) {
 8001916:	d243      	bcs.n	80019a0 <oqWriteTimeout+0xd0>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8001918:	463a      	mov	r2, r7
 800191a:	4641      	mov	r1, r8
 800191c:	f7fe fd12 	bl	8000344 <memcpy>
    s2 = n - s1;
 8001920:	1bea      	subs	r2, r5, r7
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8001922:	68e0      	ldr	r0, [r4, #12]
 8001924:	9203      	str	r2, [sp, #12]
 8001926:	eb08 0107 	add.w	r1, r8, r7
 800192a:	f7fe fd0b 	bl	8000344 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 800192e:	68e3      	ldr	r3, [r4, #12]
 8001930:	9a03      	ldr	r2, [sp, #12]
 8001932:	441a      	add	r2, r3
  oqp->q_counter -= n;
 8001934:	68a3      	ldr	r3, [r4, #8]
    oqp->q_wrptr += n;
 8001936:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 8001938:	1b5b      	subs	r3, r3, r5
 800193a:	60a3      	str	r3, [r4, #8]

  while (n > 0U) {
    size_t done;

    done = oq_write(oqp, bp, n);
    if (done == (size_t)0) {
 800193c:	b3b5      	cbz	r5, 80019ac <oqWriteTimeout+0xdc>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 800193e:	f1bb 0f00 	cmp.w	fp, #0
 8001942:	d001      	beq.n	8001948 <oqWriteTimeout+0x78>
        nfy(oqp);
 8001944:	4620      	mov	r0, r4
 8001946:	47d8      	blx	fp
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001948:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
 800194c:	2b00      	cmp	r3, #0
 800194e:	d146      	bne.n	80019de <oqWriteTimeout+0x10e>
 8001950:	f8d6 208c 	ldr.w	r2, [r6, #140]	; 0x8c
 8001954:	2a00      	cmp	r2, #0
 8001956:	dd42      	ble.n	80019de <oqWriteTimeout+0x10e>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001958:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 800195c:	f383 8811 	msr	BASEPRI, r3
 8001960:	9b01      	ldr	r3, [sp, #4]
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8001962:	ebaa 0a05 	sub.w	sl, sl, r5
      bp += done;
 8001966:	44a8      	add	r8, r5
 8001968:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800196c:	e9d6 3222 	ldrd	r3, r2, [r6, #136]	; 0x88
 8001970:	4313      	orrs	r3, r2
 8001972:	d131      	bne.n	80019d8 <oqWriteTimeout+0x108>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001974:	2301      	movs	r3, #1
 8001976:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
  while (n > 0U) {
 800197a:	f1ba 0f00 	cmp.w	sl, #0
 800197e:	d1c0      	bne.n	8001902 <oqWriteTimeout+0x32>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001980:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
 8001984:	bb5a      	cbnz	r2, 80019de <oqWriteTimeout+0x10e>
 8001986:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 800198a:	2900      	cmp	r1, #0
 800198c:	dd27      	ble.n	80019de <oqWriteTimeout+0x10e>
  oip->dbg.lock_cnt = (cnt_t)0;
 800198e:	f8c6 208c 	str.w	r2, [r6, #140]	; 0x8c
 8001992:	f382 8811 	msr	BASEPRI, r2
    }
  }

  osalSysUnlock();
  return max - n;
}
 8001996:	eba9 000a 	sub.w	r0, r9, sl
 800199a:	b005      	add	sp, #20
 800199c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80019a0:	462a      	mov	r2, r5
 80019a2:	4641      	mov	r1, r8
 80019a4:	f7fe fcce 	bl	8000344 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 80019a8:	68e2      	ldr	r2, [r4, #12]
 80019aa:	e7c3      	b.n	8001934 <oqWriteTimeout+0x64>
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 80019ac:	9902      	ldr	r1, [sp, #8]
 80019ae:	68f3      	ldr	r3, [r6, #12]
 80019b0:	2900      	cmp	r1, #0
 80019b2:	d0e5      	beq.n	8001980 <oqWriteTimeout+0xb0>
  p->prev       = qp->prev;
 80019b4:	6862      	ldr	r2, [r4, #4]
  p->next       = qp;
 80019b6:	601c      	str	r4, [r3, #0]
  p->prev       = qp->prev;
 80019b8:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80019ba:	2004      	movs	r0, #4
  p->prev->next = p;
 80019bc:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
 80019be:	6063      	str	r3, [r4, #4]
 80019c0:	f7ff fd66 	bl	8001490 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
 80019c4:	2800      	cmp	r0, #0
 80019c6:	d09c      	beq.n	8001902 <oqWriteTimeout+0x32>
 80019c8:	e7da      	b.n	8001980 <oqWriteTimeout+0xb0>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80019ca:	462a      	mov	r2, r5
 80019cc:	4641      	mov	r1, r8
 80019ce:	f7fe fcb9 	bl	8000344 <memcpy>
    oqp->q_wrptr += n;
 80019d2:	6962      	ldr	r2, [r4, #20]
 80019d4:	442a      	add	r2, r5
 80019d6:	e7ad      	b.n	8001934 <oqWriteTimeout+0x64>
    chSysHalt("SV#4");
 80019d8:	4805      	ldr	r0, [pc, #20]	; (80019f0 <oqWriteTimeout+0x120>)
 80019da:	f7ff f8f9 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 80019de:	4805      	ldr	r0, [pc, #20]	; (80019f4 <oqWriteTimeout+0x124>)
 80019e0:	f7ff f8f6 	bl	8000bd0 <chSysHalt>
  osalDbgCheck(n > 0U);
 80019e4:	4804      	ldr	r0, [pc, #16]	; (80019f8 <oqWriteTimeout+0x128>)
 80019e6:	f7ff f8f3 	bl	8000bd0 <chSysHalt>
 80019ea:	bf00      	nop
 80019ec:	200009f0 	.word	0x200009f0
 80019f0:	08004cd8 	.word	0x08004cd8
 80019f4:	08004d00 	.word	0x08004d00
 80019f8:	08004e34 	.word	0x08004e34
 80019fc:	00000000 	.word	0x00000000

08001a00 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
 8001a04:	3030      	adds	r0, #48	; 0x30
 8001a06:	f7ff bf63 	b.w	80018d0 <oqWriteTimeout>
 8001a0a:	bf00      	nop
 8001a0c:	0000      	movs	r0, r0
	...

08001a10 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001a10:	3030      	adds	r0, #48	; 0x30
 8001a12:	f7ff bf5d 	b.w	80018d0 <oqWriteTimeout>
 8001a16:	bf00      	nop
	...

08001a20 <chThdSleep>:
void chThdSleep(sysinterval_t time) {
 8001a20:	b510      	push	{r4, lr}
 8001a22:	2330      	movs	r3, #48	; 0x30
 8001a24:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001a28:	4c10      	ldr	r4, [pc, #64]	; (8001a6c <chThdSleep+0x4c>)
 8001a2a:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	d113      	bne.n	8001a5a <chThdSleep+0x3a>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001a32:	2301      	movs	r3, #1
 8001a34:	4601      	mov	r1, r0
 8001a36:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8001a3a:	b1a0      	cbz	r0, 8001a66 <chThdSleep+0x46>
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8001a3c:	2008      	movs	r0, #8
 8001a3e:	f7ff fd27 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001a42:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8001a46:	b95b      	cbnz	r3, 8001a60 <chThdSleep+0x40>
 8001a48:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8001a4c:	2a00      	cmp	r2, #0
 8001a4e:	dd07      	ble.n	8001a60 <chThdSleep+0x40>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001a50:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8001a54:	f383 8811 	msr	BASEPRI, r3
}
 8001a58:	bd10      	pop	{r4, pc}
    chSysHalt("SV#4");
 8001a5a:	4805      	ldr	r0, [pc, #20]	; (8001a70 <chThdSleep+0x50>)
 8001a5c:	f7ff f8b8 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 8001a60:	4804      	ldr	r0, [pc, #16]	; (8001a74 <chThdSleep+0x54>)
 8001a62:	f7ff f8b5 	bl	8000bd0 <chSysHalt>
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8001a66:	4804      	ldr	r0, [pc, #16]	; (8001a78 <chThdSleep+0x58>)
 8001a68:	f7ff f8b2 	bl	8000bd0 <chSysHalt>
 8001a6c:	200009f0 	.word	0x200009f0
 8001a70:	08004cd8 	.word	0x08004cd8
 8001a74:	08004d00 	.word	0x08004d00
 8001a78:	08004e50 	.word	0x08004e50
 8001a7c:	00000000 	.word	0x00000000

08001a80 <adf_write_reg>:
 *
 * @api
 */
//void spiSend(SPIDriver *spip, size_t n, const void *txbuf) {

void adf_write_reg(uint32_t data){
 8001a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    spiSend(&SPID2, 1, &temp);
  }
  spiUnselect(&SPID2);            // Slave Select deassertion.
  */

  palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001a84:	4c6b      	ldr	r4, [pc, #428]	; (8001c34 <adf_write_reg+0x1b4>)
 8001a86:	4d6c      	ldr	r5, [pc, #432]	; (8001c38 <adf_write_reg+0x1b8>)
 8001a88:	f44f 4600 	mov.w	r6, #32768	; 0x8000
  palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001a8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  //myprintf("Bitbang adf_write_reg: 0x%08X\n", data);
  palClearPad(GPIOB, GPIOB_ADF_LE);           // Slave Select assertion.
 8001a90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001a94:	8366      	strh	r6, [r4, #26]
void adf_write_reg(uint32_t data){
 8001a96:	4680      	mov	r8, r0
  palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001a98:	8362      	strh	r2, [r4, #26]
  palClearPad(GPIOB, GPIOB_ADF_LE);           // Slave Select assertion.
 8001a9a:	f04f 0a18 	mov.w	sl, #24
 8001a9e:	8363      	strh	r3, [r4, #26]
   for(int i=3; i>=0; --i){
     uint8_t temp = data >> (i * 8);
 8001aa0:	fa28 f90a 	lsr.w	r9, r8, sl
     //myprintf("adf_write_ byte: 0x%X\n",temp);

     //MSB first
     if(temp&0x80)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001aa4:	f019 0f80 	tst.w	r9, #128	; 0x80
 8001aa8:	bf14      	ite	ne
 8001aaa:	8326      	strhne	r6, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001aac:	8366      	strheq	r6, [r4, #26]
     chThdSleepMilliseconds(1);
 8001aae:	200a      	movs	r0, #10
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001ab0:	f44f 5700 	mov.w	r7, #8192	; 0x2000
     chThdSleepMilliseconds(1);
 8001ab4:	f7ff ffb4 	bl	8001a20 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001ab8:	8327      	strh	r7, [r4, #24]
 8001aba:	2330      	movs	r3, #48	; 0x30
 8001abc:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001ac0:	e9d5 3222 	ldrd	r3, r2, [r5, #136]	; 0x88
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	f040 80b2 	bne.w	8001c2e <adf_write_reg+0x1ae>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001aca:	2301      	movs	r3, #1
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8001acc:	210a      	movs	r1, #10
 8001ace:	2008      	movs	r0, #8
 8001ad0:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001ad4:	f7ff fcdc 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001ad8:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f040 80a3 	bne.w	8001c28 <adf_write_reg+0x1a8>
 8001ae2:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
 8001ae6:	2a00      	cmp	r2, #0
 8001ae8:	f340 809e 	ble.w	8001c28 <adf_write_reg+0x1a8>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001aec:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001af0:	f383 8811 	msr	BASEPRI, r3
     chThdSleepMilliseconds(1);
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x40)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001af4:	f019 0f40 	tst.w	r9, #64	; 0x40
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001af8:	8367      	strh	r7, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001afa:	f04f 000a 	mov.w	r0, #10
     if(temp&0x40)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001afe:	fa5f f789 	uxtb.w	r7, r9
 8001b02:	bf14      	ite	ne
 8001b04:	8326      	strhne	r6, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001b06:	8366      	strheq	r6, [r4, #26]
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b08:	f44f 5900 	mov.w	r9, #8192	; 0x2000
     chThdSleepMilliseconds(1);
 8001b0c:	f7ff ff88 	bl	8001a20 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b10:	f8a4 9018 	strh.w	r9, [r4, #24]
     chThdSleepMilliseconds(1);
 8001b14:	200a      	movs	r0, #10
 8001b16:	f7ff ff83 	bl	8001a20 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x20)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b1a:	06ba      	lsls	r2, r7, #26
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001b1c:	f8a4 901a 	strh.w	r9, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001b20:	f04f 000a 	mov.w	r0, #10
     if(temp&0x20)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b24:	bf4c      	ite	mi
 8001b26:	8326      	strhmi	r6, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001b28:	8366      	strhpl	r6, [r4, #26]
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b2a:	f44f 5900 	mov.w	r9, #8192	; 0x2000
     chThdSleepMilliseconds(1);
 8001b2e:	f7ff ff77 	bl	8001a20 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b32:	f8a4 9018 	strh.w	r9, [r4, #24]
     chThdSleepMilliseconds(1);
 8001b36:	200a      	movs	r0, #10
 8001b38:	f7ff ff72 	bl	8001a20 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x10)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b3c:	06fb      	lsls	r3, r7, #27
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001b3e:	f8a4 901a 	strh.w	r9, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001b42:	f04f 000a 	mov.w	r0, #10
     if(temp&0x10)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b46:	bf4c      	ite	mi
 8001b48:	8326      	strhmi	r6, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001b4a:	8366      	strhpl	r6, [r4, #26]
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b4c:	f44f 5900 	mov.w	r9, #8192	; 0x2000
     chThdSleepMilliseconds(1);
 8001b50:	f7ff ff66 	bl	8001a20 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b54:	f8a4 9018 	strh.w	r9, [r4, #24]
     chThdSleepMilliseconds(1);
 8001b58:	200a      	movs	r0, #10
 8001b5a:	f7ff ff61 	bl	8001a20 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x08)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b5e:	0738      	lsls	r0, r7, #28
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001b60:	f8a4 901a 	strh.w	r9, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001b64:	f04f 000a 	mov.w	r0, #10
     if(temp&0x08)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b68:	bf4c      	ite	mi
 8001b6a:	8326      	strhmi	r6, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001b6c:	8366      	strhpl	r6, [r4, #26]
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b6e:	f44f 5900 	mov.w	r9, #8192	; 0x2000
     chThdSleepMilliseconds(1);
 8001b72:	f7ff ff55 	bl	8001a20 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b76:	f8a4 9018 	strh.w	r9, [r4, #24]
     chThdSleepMilliseconds(1);
 8001b7a:	200a      	movs	r0, #10
 8001b7c:	f7ff ff50 	bl	8001a20 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x04)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b80:	0779      	lsls	r1, r7, #29
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001b82:	f8a4 901a 	strh.w	r9, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001b86:	f04f 000a 	mov.w	r0, #10
     if(temp&0x04)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b8a:	bf4c      	ite	mi
 8001b8c:	8326      	strhmi	r6, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001b8e:	8366      	strhpl	r6, [r4, #26]
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b90:	f44f 5900 	mov.w	r9, #8192	; 0x2000
     chThdSleepMilliseconds(1);
 8001b94:	f7ff ff44 	bl	8001a20 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b98:	f8a4 9018 	strh.w	r9, [r4, #24]
     chThdSleepMilliseconds(1);
 8001b9c:	200a      	movs	r0, #10
 8001b9e:	f7ff ff3f 	bl	8001a20 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x02)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001ba2:	07ba      	lsls	r2, r7, #30
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001ba4:	f8a4 901a 	strh.w	r9, [r4, #26]
 8001ba8:	f04f 0330 	mov.w	r3, #48	; 0x30
     if(temp&0x02)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001bac:	bf4c      	ite	mi
 8001bae:	8326      	strhmi	r6, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001bb0:	8366      	strhpl	r6, [r4, #26]
 8001bb2:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001bb6:	e9d5 3222 	ldrd	r3, r2, [r5, #136]	; 0x88
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	d137      	bne.n	8001c2e <adf_write_reg+0x1ae>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	210a      	movs	r1, #10
 8001bc2:	2008      	movs	r0, #8
 8001bc4:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001bc8:	f7ff fc62 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001bcc:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8001bd0:	bb53      	cbnz	r3, 8001c28 <adf_write_reg+0x1a8>
 8001bd2:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
 8001bd6:	2a00      	cmp	r2, #0
 8001bd8:	dd26      	ble.n	8001c28 <adf_write_reg+0x1a8>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001bda:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001bde:	f383 8811 	msr	BASEPRI, r3
     chThdSleepMilliseconds(1);
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001be2:	f44f 5900 	mov.w	r9, #8192	; 0x2000
     chThdSleepMilliseconds(1);
 8001be6:	200a      	movs	r0, #10
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001be8:	f8a4 9018 	strh.w	r9, [r4, #24]
     chThdSleepMilliseconds(1);
 8001bec:	f7ff ff18 	bl	8001a20 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x01)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001bf0:	07fb      	lsls	r3, r7, #31
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001bf2:	f8a4 901a 	strh.w	r9, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001bf6:	f04f 000a 	mov.w	r0, #10
     if(temp&0x01)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001bfa:	bf4c      	ite	mi
 8001bfc:	8326      	strhmi	r6, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001bfe:	8366      	strhpl	r6, [r4, #26]
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001c00:	f44f 5700 	mov.w	r7, #8192	; 0x2000
     chThdSleepMilliseconds(1);
 8001c04:	f7ff ff0c 	bl	8001a20 <chThdSleep>
   for(int i=3; i>=0; --i){
 8001c08:	f1aa 0a08 	sub.w	sl, sl, #8
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001c0c:	8327      	strh	r7, [r4, #24]
     chThdSleepMilliseconds(1);
 8001c0e:	200a      	movs	r0, #10
 8001c10:	f7ff ff06 	bl	8001a20 <chThdSleep>
   for(int i=3; i>=0; --i){
 8001c14:	f11a 0f08 	cmn.w	sl, #8
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001c18:	8367      	strh	r7, [r4, #26]
   for(int i=3; i>=0; --i){
 8001c1a:	f47f af41 	bne.w	8001aa0 <adf_write_reg+0x20>
   }
   palSetPad(GPIOB, GPIOB_ADF_LE);             // Slave Select deassertion.
 8001c1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c22:	8323      	strh	r3, [r4, #24]
}
 8001c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    chSysHalt("SV#5");
 8001c28:	4804      	ldr	r0, [pc, #16]	; (8001c3c <adf_write_reg+0x1bc>)
 8001c2a:	f7fe ffd1 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#4");
 8001c2e:	4804      	ldr	r0, [pc, #16]	; (8001c40 <adf_write_reg+0x1c0>)
 8001c30:	f7fe ffce 	bl	8000bd0 <chSysHalt>
 8001c34:	40020400 	.word	0x40020400
 8001c38:	200009f0 	.word	0x200009f0
 8001c3c:	08004d00 	.word	0x08004d00
 8001c40:	08004cd8 	.word	0x08004cd8
	...

08001c50 <__port_irq_epilogue.part.0>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 8001c50:	b410      	push	{r4}
     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
#if __has_builtin(__builtin_arm_get_fpscr) 
// Re-enable using built-in when GCC has been fixed
// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
  return __builtin_arm_get_fpscr();
 8001c52:	eef1 3a10 	vmrs	r3, fpscr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8001c56:	f3ef 8309 	mrs	r3, PSP
    s_psp = __get_PSP();
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 8001c5a:	3b68      	subs	r3, #104	; 0x68

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 8001c5c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
#if CORTEX_USE_FPU == TRUE
    ectxp->fpscr = FPU->FPDSCR;
 8001c60:	4a09      	ldr	r2, [pc, #36]	; (8001c88 <__port_irq_epilogue.part.0+0x38>)
    ectxp->xpsr = 0x01000000U;
 8001c62:	61d9      	str	r1, [r3, #28]
    ectxp->fpscr = FPU->FPDSCR;
 8001c64:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001c66:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8001c68:	f383 8809 	msr	PSP, r3
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8001c6c:	4907      	ldr	r1, [pc, #28]	; (8001c8c <__port_irq_epilogue.part.0+0x3c>)

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8001c6e:	4a08      	ldr	r2, [pc, #32]	; (8001c90 <__port_irq_epilogue.part.0+0x40>)
 8001c70:	6808      	ldr	r0, [r1, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8001c72:	68c9      	ldr	r1, [r1, #12]
    if (chSchIsPreemptionRequired()) {
 8001c74:	6884      	ldr	r4, [r0, #8]
 8001c76:	6888      	ldr	r0, [r1, #8]
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8001c78:	4906      	ldr	r1, [pc, #24]	; (8001c94 <__port_irq_epilogue.part.0+0x44>)
 8001c7a:	4284      	cmp	r4, r0
 8001c7c:	bf88      	it	hi
 8001c7e:	460a      	movhi	r2, r1
 8001c80:	619a      	str	r2, [r3, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8001c82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	e000ef00 	.word	0xe000ef00
 8001c8c:	200009f0 	.word	0x200009f0
 8001c90:	0800033e 	.word	0x0800033e
 8001c94:	08000333 	.word	0x08000333
	...

08001ca0 <__cpu_init>:

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
	...

08001cb0 <__late_init>:
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
	...

08001cc0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 8001cc0:	e7fe      	b.n	8001cc0 <__default_exit>
 8001cc2:	bf00      	nop
	...

08001cd0 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8001cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cd2:	4d15      	ldr	r5, [pc, #84]	; (8001d28 <__init_ram_areas+0x58>)
 8001cd4:	4f15      	ldr	r7, [pc, #84]	; (8001d2c <__init_ram_areas+0x5c>)
 8001cd6:	4916      	ldr	r1, [pc, #88]	; (8001d30 <__init_ram_areas+0x60>)
 8001cd8:	4816      	ldr	r0, [pc, #88]	; (8001d34 <__init_ram_areas+0x64>)
 8001cda:	4a17      	ldr	r2, [pc, #92]	; (8001d38 <__init_ram_areas+0x68>)
 8001cdc:	f105 0470 	add.w	r4, r5, #112	; 0x70
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 8001ce0:	4281      	cmp	r1, r0
 8001ce2:	d90d      	bls.n	8001d00 <__init_ram_areas+0x30>
 8001ce4:	3a04      	subs	r2, #4
 8001ce6:	4603      	mov	r3, r0
      *p = *tp;
 8001ce8:	f852 6f04 	ldr.w	r6, [r2, #4]!
 8001cec:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 8001cf0:	4299      	cmp	r1, r3
 8001cf2:	d8f9      	bhi.n	8001ce8 <__init_ram_areas+0x18>
      p++;
 8001cf4:	1e4b      	subs	r3, r1, #1
 8001cf6:	1a1b      	subs	r3, r3, r0
 8001cf8:	f023 0303 	bic.w	r3, r3, #3
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 8001d00:	4287      	cmp	r7, r0
 8001d02:	d907      	bls.n	8001d14 <__init_ram_areas+0x44>
      *p = 0;
 8001d04:	1e7a      	subs	r2, r7, #1
 8001d06:	1a12      	subs	r2, r2, r0
 8001d08:	f022 0203 	bic.w	r2, r2, #3
 8001d0c:	3204      	adds	r2, #4
 8001d0e:	2100      	movs	r1, #0
 8001d10:	f002 fe04 	bl	800491c <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8001d14:	42a5      	cmp	r5, r4
 8001d16:	d005      	beq.n	8001d24 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 8001d18:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 8001d1c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8001d20:	3510      	adds	r5, #16
 8001d22:	e7dd      	b.n	8001ce0 <__init_ram_areas+0x10>
#endif
}
 8001d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d26:	bf00      	nop
 8001d28:	0800501c 	.word	0x0800501c
 8001d2c:	20002020 	.word	0x20002020
 8001d30:	20002020 	.word	0x20002020
 8001d34:	20002020 	.word	0x20002020
 8001d38:	080050d0 	.word	0x080050d0
 8001d3c:	00000000 	.word	0x00000000

08001d40 <__dbg_check_unlock>:
void __dbg_check_unlock(void) {
 8001d40:	b508      	push	{r3, lr}
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001d42:	4b07      	ldr	r3, [pc, #28]	; (8001d60 <__dbg_check_unlock+0x20>)
 8001d44:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001d48:	b932      	cbnz	r2, 8001d58 <__dbg_check_unlock+0x18>
 8001d4a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8001d4e:	2900      	cmp	r1, #0
 8001d50:	dd02      	ble.n	8001d58 <__dbg_check_unlock+0x18>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001d52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 8001d56:	bd08      	pop	{r3, pc}
    chSysHalt("SV#5");
 8001d58:	4802      	ldr	r0, [pc, #8]	; (8001d64 <__dbg_check_unlock+0x24>)
 8001d5a:	f7fe ff39 	bl	8000bd0 <chSysHalt>
 8001d5e:	bf00      	nop
 8001d60:	200009f0 	.word	0x200009f0
 8001d64:	08004d00 	.word	0x08004d00
	...

08001d70 <__dbg_check_lock>:
void __dbg_check_lock(void) {
 8001d70:	b508      	push	{r3, lr}
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001d72:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <__dbg_check_lock+0x1c>)
 8001d74:	e9d3 2122 	ldrd	r2, r1, [r3, #136]	; 0x88
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	d103      	bne.n	8001d84 <__dbg_check_lock+0x14>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 8001d82:	bd08      	pop	{r3, pc}
    chSysHalt("SV#4");
 8001d84:	4802      	ldr	r0, [pc, #8]	; (8001d90 <__dbg_check_lock+0x20>)
 8001d86:	f7fe ff23 	bl	8000bd0 <chSysHalt>
 8001d8a:	bf00      	nop
 8001d8c:	200009f0 	.word	0x200009f0
 8001d90:	08004cd8 	.word	0x08004cd8
	...

08001da0 <chThdCreateStatic.constprop.0.isra.0>:
thread_t *chThdCreateStatic(void *wsp, size_t size,
 8001da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001da2:	4606      	mov	r6, r0
 8001da4:	460d      	mov	r5, r1
 8001da6:	4614      	mov	r4, r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001da8:	2330      	movs	r3, #48	; 0x30
 8001daa:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chSysLock(void) {

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
 8001dae:	f7ff ffdf 	bl	8001d70 <__dbg_check_lock>
  tp = threadref(((uint8_t *)wsp + size -
 8001db2:	f1a5 0c48 	sub.w	ip, r5, #72	; 0x48
 8001db6:	eb06 030c 	add.w	r3, r6, ip
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8001dba:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001dbe:	60da      	str	r2, [r3, #12]
 8001dc0:	2100      	movs	r1, #0
  tp->refs              = (trefs_t)1;
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8001dc8:	e943 4109 	strd	r4, r1, [r3, #-36]	; 0x24
  tp->epending          = (eventmask_t)0;
 8001dcc:	e9c3 110e 	strd	r1, r1, [r3, #56]	; 0x38
  tp->name              = name;
 8001dd0:	4a2d      	ldr	r2, [pc, #180]	; (8001e88 <chThdCreateStatic.constprop.0.isra.0+0xe8>)
 8001dd2:	61da      	str	r2, [r3, #28]
  tp->state             = CH_STATE_WTSTART;
 8001dd4:	2102      	movs	r1, #2
  tp->owner             = oip;
 8001dd6:	4a2d      	ldr	r2, [pc, #180]	; (8001e8c <chThdCreateStatic.constprop.0.isra.0+0xec>)
  tp->state             = CH_STATE_WTSTART;
 8001dd8:	8499      	strh	r1, [r3, #36]	; 0x24
  tp->hdr.pqueue.prio   = prio;
 8001dda:	2180      	movs	r1, #128	; 0x80
 8001ddc:	6099      	str	r1, [r3, #8]
  p->prev       = qp->prev;
 8001dde:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8001de0:	4f2b      	ldr	r7, [pc, #172]	; (8001e90 <chThdCreateStatic.constprop.0.isra.0+0xf0>)
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001de2:	f8d2 5088 	ldr.w	r5, [r2, #136]	; 0x88
  tp->realprio          = prio;
 8001de6:	6419      	str	r1, [r3, #64]	; 0x40
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8001de8:	f843 7c04 	str.w	r7, [r3, #-4]
  REG_INSERT(oip, tp);
 8001dec:	f103 0010 	add.w	r0, r3, #16
  ch_queue_init(&tp->msgqueue);
 8001df0:	f103 0130 	add.w	r1, r3, #48	; 0x30
  p->next       = qp;
 8001df4:	f102 0728 	add.w	r7, r2, #40	; 0x28
  tp->wabase = (stkalign_t *)wsp;
 8001df8:	621e      	str	r6, [r3, #32]
  tp->owner             = oip;
 8001dfa:	619a      	str	r2, [r3, #24]
  p->prev       = qp->prev;
 8001dfc:	615c      	str	r4, [r3, #20]
  p->next       = qp;
 8001dfe:	611f      	str	r7, [r3, #16]
  p->prev->next = p;
 8001e00:	6020      	str	r0, [r4, #0]
  qp->prev = qp;
 8001e02:	e9c3 110c 	strd	r1, r1, [r3, #48]	; 0x30
  ch_list_init(&tp->waiting);
 8001e06:	f103 012c 	add.w	r1, r3, #44	; 0x2c
  qp->prev      = p;
 8001e0a:	62d0      	str	r0, [r2, #44]	; 0x2c
  lp->next = lp;
 8001e0c:	62d9      	str	r1, [r3, #44]	; 0x2c
 8001e0e:	bb45      	cbnz	r5, 8001e62 <chThdCreateStatic.constprop.0.isra.0+0xc2>
 8001e10:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001e14:	2900      	cmp	r1, #0
 8001e16:	dd24      	ble.n	8001e62 <chThdCreateStatic.constprop.0.isra.0+0xc2>
  thread_t *otp = __instance_get_currthread(oip);
 8001e18:	68d1      	ldr	r1, [r2, #12]
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8001e1a:	6898      	ldr	r0, [r3, #8]
 8001e1c:	688c      	ldr	r4, [r1, #8]
  ntp->u.rdymsg = msg;
 8001e1e:	629d      	str	r5, [r3, #40]	; 0x28
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8001e20:	42a0      	cmp	r0, r4
 8001e22:	d924      	bls.n	8001e6e <chThdCreateStatic.constprop.0.isra.0+0xce>
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8001e24:	6988      	ldr	r0, [r1, #24]
  tp->state = CH_STATE_READY;
 8001e26:	f881 5024 	strb.w	r5, [r1, #36]	; 0x24
    pqp = pqp->next;
 8001e2a:	6800      	ldr	r0, [r0, #0]
  } while (unlikely(pqp->prio > p->prio));
 8001e2c:	6885      	ldr	r5, [r0, #8]
 8001e2e:	42ac      	cmp	r4, r5
 8001e30:	d3fb      	bcc.n	8001e2a <chThdCreateStatic.constprop.0.isra.0+0x8a>
  p->prev       = pqp->prev;
 8001e32:	6844      	ldr	r4, [r0, #4]
 8001e34:	e9c1 0400 	strd	r0, r4, [r1]
  p->prev->next = p;
 8001e38:	6021      	str	r1, [r4, #0]
    ntp->state = CH_STATE_CURRENT;
 8001e3a:	2401      	movs	r4, #1
  pqp->prev     = p;
 8001e3c:	6041      	str	r1, [r0, #4]
 8001e3e:	f883 4024 	strb.w	r4, [r3, #36]	; 0x24
    __instance_set_currthread(oip, ntp);
 8001e42:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8001e44:	f3ef 8209 	mrs	r2, PSP
    chSysSwitch(ntp, otp);
 8001e48:	6a08      	ldr	r0, [r1, #32]
 8001e4a:	3a64      	subs	r2, #100	; 0x64
 8001e4c:	4290      	cmp	r0, r2
 8001e4e:	d80b      	bhi.n	8001e68 <chThdCreateStatic.constprop.0.isra.0+0xc8>
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7fe fa57 	bl	8000304 <__port_switch>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  __dbg_check_unlock();
 8001e56:	f7ff ff73 	bl	8001d40 <__dbg_check_unlock>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	f383 8811 	msr	BASEPRI, r3
}
 8001e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chSysHalt("SV#11");
 8001e62:	480c      	ldr	r0, [pc, #48]	; (8001e94 <chThdCreateStatic.constprop.0.isra.0+0xf4>)
 8001e64:	f7fe feb4 	bl	8000bd0 <chSysHalt>
 8001e68:	480b      	ldr	r0, [pc, #44]	; (8001e98 <chThdCreateStatic.constprop.0.isra.0+0xf8>)
 8001e6a:	f7fe feb1 	bl	8000bd0 <chSysHalt>
  tp->state = CH_STATE_READY;
 8001e6e:	f883 5024 	strb.w	r5, [r3, #36]	; 0x24
    pqp = pqp->next;
 8001e72:	6812      	ldr	r2, [r2, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8001e74:	6891      	ldr	r1, [r2, #8]
 8001e76:	4288      	cmp	r0, r1
 8001e78:	d9fb      	bls.n	8001e72 <chThdCreateStatic.constprop.0.isra.0+0xd2>
  p->prev       = pqp->prev;
 8001e7a:	6851      	ldr	r1, [r2, #4]
  p->next       = pqp;
 8001e7c:	f846 200c 	str.w	r2, [r6, ip]
  p->prev       = pqp->prev;
 8001e80:	6059      	str	r1, [r3, #4]
  p->prev->next = p;
 8001e82:	600b      	str	r3, [r1, #0]
  pqp->prev     = p;
 8001e84:	6053      	str	r3, [r2, #4]
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8001e86:	e7e6      	b.n	8001e56 <chThdCreateStatic.constprop.0.isra.0+0xb6>
 8001e88:	08004d08 	.word	0x08004d08
 8001e8c:	200009f0 	.word	0x200009f0
 8001e90:	0800031d 	.word	0x0800031d
 8001e94:	08004ce8 	.word	0x08004ce8
 8001e98:	08004cf0 	.word	0x08004cf0
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <sdStart.isra.0>:
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8001ea0:	b538      	push	{r3, r4, r5, lr}
 8001ea2:	4604      	mov	r4, r0
 8001ea4:	460d      	mov	r5, r1
 8001ea6:	2330      	movs	r3, #48	; 0x30
 8001ea8:	f383 8811 	msr	BASEPRI, r3
  __dbg_check_lock();
 8001eac:	f7ff ff60 	bl	8001d70 <__dbg_check_lock>
  if (sdp->state == SD_STOP) {
 8001eb0:	7a23      	ldrb	r3, [r4, #8]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d035      	beq.n	8001f22 <sdStart.isra.0+0x82>
  USART_TypeDef *u = sdp->usart;
 8001eb6:	e9d4 321d 	ldrd	r3, r2, [r4, #116]	; 0x74
  if (config->cr1 & USART_CR1_OVER8)
 8001eba:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
  brr = (uint32_t)((sdp->clock + config->speed/2) / config->speed);
 8001ebe:	6829      	ldr	r1, [r5, #0]
  if (config->cr1 & USART_CR1_OVER8)
 8001ec0:	2800      	cmp	r0, #0
  brr = (uint32_t)((sdp->clock + config->speed/2) / config->speed);
 8001ec2:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 8001ec6:	fbb2 f2f1 	udiv	r2, r2, r1
  if (config->cr1 & USART_CR1_OVER8)
 8001eca:	88a9      	ldrh	r1, [r5, #4]
 8001ecc:	da05      	bge.n	8001eda <sdStart.isra.0+0x3a>
    brr = ((brr & ~7) * 2) | (brr & 7);
 8001ece:	f022 0007 	bic.w	r0, r2, #7
 8001ed2:	f002 0207 	and.w	r2, r2, #7
 8001ed6:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
  u->BRR = brr;
 8001eda:	609a      	str	r2, [r3, #8]
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8001edc:	88e8      	ldrh	r0, [r5, #6]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8001ede:	892a      	ldrh	r2, [r5, #8]
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8001ee0:	f040 0040 	orr.w	r0, r0, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8001ee4:	f042 0201 	orr.w	r2, r2, #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8001ee8:	6118      	str	r0, [r3, #16]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8001eea:	615a      	str	r2, [r3, #20]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8001eec:	f441 5204 	orr.w	r2, r1, #8448	; 0x2100
  if ((config->cr1 & (USART_CR1_M | USART_CR1_PCE)) == USART_CR1_PCE) {
 8001ef0:	f401 51a0 	and.w	r1, r1, #5120	; 0x1400
    sdp->rxmask = 0xFF;
 8001ef4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8001ef8:	f042 022c 	orr.w	r2, r2, #44	; 0x2c
  u->SR = 0;
 8001efc:	f04f 0500 	mov.w	r5, #0
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8001f00:	60da      	str	r2, [r3, #12]
    sdp->rxmask = 0xFF;
 8001f02:	bf08      	it	eq
 8001f04:	217f      	moveq	r1, #127	; 0x7f
  u->SR = 0;
 8001f06:	601d      	str	r5, [r3, #0]
    sdp->rxmask = 0xFF;
 8001f08:	bf18      	it	ne
 8001f0a:	21ff      	movne	r1, #255	; 0xff
    sdp->state = SD_READY;
 8001f0c:	2202      	movs	r2, #2
  (void)u->SR;  /* SR reset step 1.*/
 8001f0e:	6818      	ldr	r0, [r3, #0]
  (void)u->DR;  /* SR reset step 2.*/
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f884 107c 	strb.w	r1, [r4, #124]	; 0x7c
 8001f16:	7222      	strb	r2, [r4, #8]
  __dbg_check_unlock();
 8001f18:	f7ff ff12 	bl	8001d40 <__dbg_check_unlock>
 8001f1c:	f385 8811 	msr	BASEPRI, r5
}
 8001f20:	bd38      	pop	{r3, r4, r5, pc}
    if (&SD1 == sdp) {
 8001f22:	4b0e      	ldr	r3, [pc, #56]	; (8001f5c <sdStart.isra.0+0xbc>)
 8001f24:	429c      	cmp	r4, r3
 8001f26:	d00d      	beq.n	8001f44 <sdStart.isra.0+0xa4>
    if (&SD2 == sdp) {
 8001f28:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <sdStart.isra.0+0xc0>)
 8001f2a:	429c      	cmp	r4, r3
 8001f2c:	d1c3      	bne.n	8001eb6 <sdStart.isra.0+0x16>
      rccEnableUSART2(true);
 8001f2e:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <sdStart.isra.0+0xc4>)
 8001f30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f32:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001f36:	641a      	str	r2, [r3, #64]	; 0x40
 8001f38:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f3a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001f3e:	661a      	str	r2, [r3, #96]	; 0x60
 8001f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f42:	e7b8      	b.n	8001eb6 <sdStart.isra.0+0x16>
      rccEnableUSART1(true);
 8001f44:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <sdStart.isra.0+0xc4>)
 8001f46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f48:	f042 0210 	orr.w	r2, r2, #16
 8001f4c:	645a      	str	r2, [r3, #68]	; 0x44
 8001f4e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001f50:	f042 0210 	orr.w	r2, r2, #16
 8001f54:	665a      	str	r2, [r3, #100]	; 0x64
 8001f56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f58:	e7ad      	b.n	8001eb6 <sdStart.isra.0+0x16>
 8001f5a:	bf00      	nop
 8001f5c:	200008b4 	.word	0x200008b4
 8001f60:	20000934 	.word	0x20000934
 8001f64:	40023800 	.word	0x40023800
	...

08001f70 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8001f70:	b538      	push	{r3, r4, r5, lr}
 8001f72:	2530      	movs	r5, #48	; 0x30
 8001f74:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8001f78:	4c18      	ldr	r4, [pc, #96]	; (8001fdc <VectorD4+0x6c>)
 8001f7a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	db22      	blt.n	8001fc8 <VectorD4+0x58>
 8001f82:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8001f86:	b9fa      	cbnz	r2, 8001fc8 <VectorD4+0x58>
  oip->dbg.isr_cnt++;
 8001f88:	3301      	adds	r3, #1
 8001f8a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8001f8e:	f382 8811 	msr	BASEPRI, r2

  OSAL_IRQ_PROLOGUE();

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 8001f92:	4813      	ldr	r0, [pc, #76]	; (8001fe0 <VectorD4+0x70>)
 8001f94:	f7ff f8f4 	bl	8001180 <sd_lld_serve_interrupt>
 8001f98:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8001f9c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	dd14      	ble.n	8001fce <VectorD4+0x5e>
 8001fa4:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8001fa8:	b98a      	cbnz	r2, 8001fce <VectorD4+0x5e>
  oip->dbg.isr_cnt--;
 8001faa:	3b01      	subs	r3, #1
 8001fac:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8001fb0:	f382 8811 	msr	BASEPRI, r2
 8001fb4:	f385 8811 	msr	BASEPRI, r5
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8001fb8:	4b0a      	ldr	r3, [pc, #40]	; (8001fe4 <VectorD4+0x74>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8001fc0:	d108      	bne.n	8001fd4 <VectorD4+0x64>
 8001fc2:	f383 8811 	msr	BASEPRI, r3
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 8001fc6:	bd38      	pop	{r3, r4, r5, pc}
    chSysHalt("SV#8");
 8001fc8:	4807      	ldr	r0, [pc, #28]	; (8001fe8 <VectorD4+0x78>)
 8001fca:	f7fe fe01 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8001fce:	4807      	ldr	r0, [pc, #28]	; (8001fec <VectorD4+0x7c>)
 8001fd0:	f7fe fdfe 	bl	8000bd0 <chSysHalt>
 8001fd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001fd8:	f7ff be3a 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8001fdc:	200009f0 	.word	0x200009f0
 8001fe0:	200008b4 	.word	0x200008b4
 8001fe4:	e000ed00 	.word	0xe000ed00
 8001fe8:	08004d10 	.word	0x08004d10
 8001fec:	08004d18 	.word	0x08004d18

08001ff0 <VectorD8>:
/**
 * @brief   USART2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART2_HANDLER) {
 8001ff0:	b538      	push	{r3, r4, r5, lr}
 8001ff2:	2530      	movs	r5, #48	; 0x30
 8001ff4:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8001ff8:	4c18      	ldr	r4, [pc, #96]	; (800205c <VectorD8+0x6c>)
 8001ffa:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	db22      	blt.n	8002048 <VectorD8+0x58>
 8002002:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002006:	b9fa      	cbnz	r2, 8002048 <VectorD8+0x58>
  oip->dbg.isr_cnt++;
 8002008:	3301      	adds	r3, #1
 800200a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800200e:	f382 8811 	msr	BASEPRI, r2

  OSAL_IRQ_PROLOGUE();

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART2
  sd_lld_serve_interrupt(&SD2);
 8002012:	4813      	ldr	r0, [pc, #76]	; (8002060 <VectorD8+0x70>)
 8002014:	f7ff f8b4 	bl	8001180 <sd_lld_serve_interrupt>
 8002018:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800201c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002020:	2b00      	cmp	r3, #0
 8002022:	dd14      	ble.n	800204e <VectorD8+0x5e>
 8002024:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002028:	b98a      	cbnz	r2, 800204e <VectorD8+0x5e>
  oip->dbg.isr_cnt--;
 800202a:	3b01      	subs	r3, #1
 800202c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002030:	f382 8811 	msr	BASEPRI, r2
 8002034:	f385 8811 	msr	BASEPRI, r5
 8002038:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <VectorD8+0x74>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002040:	d108      	bne.n	8002054 <VectorD8+0x64>
 8002042:	f383 8811 	msr	BASEPRI, r3
  uart_lld_serve_interrupt(&UARTD2);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 8002046:	bd38      	pop	{r3, r4, r5, pc}
    chSysHalt("SV#8");
 8002048:	4807      	ldr	r0, [pc, #28]	; (8002068 <VectorD8+0x78>)
 800204a:	f7fe fdc1 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 800204e:	4807      	ldr	r0, [pc, #28]	; (800206c <VectorD8+0x7c>)
 8002050:	f7fe fdbe 	bl	8000bd0 <chSysHalt>
 8002054:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002058:	f7ff bdfa 	b.w	8001c50 <__port_irq_epilogue.part.0>
 800205c:	200009f0 	.word	0x200009f0
 8002060:	20000934 	.word	0x20000934
 8002064:	e000ed00 	.word	0xe000ed00
 8002068:	08004d10 	.word	0x08004d10
 800206c:	08004d18 	.word	0x08004d18

08002070 <VectorA8>:
/**
 * @brief   TIM1-TRG-COM, TIM11 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM1_TRGCO_TIM11_HANDLER) {
 8002070:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002074:	2130      	movs	r1, #48	; 0x30
 8002076:	f381 8811 	msr	BASEPRI, r1
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 800207a:	4c6c      	ldr	r4, [pc, #432]	; (800222c <VectorA8+0x1bc>)
 800207c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002080:	2b00      	cmp	r3, #0
 8002082:	f2c0 80a0 	blt.w	80021c6 <VectorA8+0x156>
 8002086:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800208a:	2a00      	cmp	r2, #0
 800208c:	f040 809b 	bne.w	80021c6 <VectorA8+0x156>
  oip->dbg.isr_cnt++;
 8002090:	3301      	adds	r3, #1
 8002092:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002096:	f382 8811 	msr	BASEPRI, r2
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 800209a:	4d65      	ldr	r5, [pc, #404]	; (8002230 <VectorA8+0x1c0>)
 800209c:	692b      	ldr	r3, [r5, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 800209e:	68ea      	ldr	r2, [r5, #12]
 80020a0:	4013      	ands	r3, r2
 80020a2:	b2da      	uxtb	r2, r3
  timp->SR = ~sr;
 80020a4:	43d2      	mvns	r2, r2

  if ((sr & TIM_SR_CC1IF) != 0U)
 80020a6:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 80020a8:	612a      	str	r2, [r5, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 80020aa:	d41b      	bmi.n	80020e4 <VectorA8+0x74>
 80020ac:	2230      	movs	r2, #48	; 0x30
 80020ae:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80020b2:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f340 8082 	ble.w	80021c0 <VectorA8+0x150>
 80020bc:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80020c0:	2900      	cmp	r1, #0
 80020c2:	d17d      	bne.n	80021c0 <VectorA8+0x150>
  oip->dbg.isr_cnt--;
 80020c4:	3b01      	subs	r3, #1
 80020c6:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80020ca:	f381 8811 	msr	BASEPRI, r1
 80020ce:	f382 8811 	msr	BASEPRI, r2
 80020d2:	4b58      	ldr	r3, [pc, #352]	; (8002234 <VectorA8+0x1c4>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80020da:	d17a      	bne.n	80021d2 <VectorA8+0x162>
 80020dc:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 80020e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020e4:	f381 8811 	msr	BASEPRI, r1
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80020e8:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	dd6d      	ble.n	80021cc <VectorA8+0x15c>
 80020f0:	f8d4 a08c 	ldr.w	sl, [r4, #140]	; 0x8c
 80020f4:	f1ba 0f00 	cmp.w	sl, #0
 80020f8:	d168      	bne.n	80021cc <VectorA8+0x15c>
  oip->dbg.lock_cnt = (cnt_t)1;
 80020fa:	2301      	movs	r3, #1
 80020fc:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002100:	f104 0b10 	add.w	fp, r4, #16
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 8002104:	46d0      	mov	r8, sl
 8002106:	f04f 0930 	mov.w	r9, #48	; 0x30
  return (systime_t)STM32_ST_TIM->CNT;
 800210a:	6a68      	ldr	r0, [r5, #36]	; 0x24
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 800210c:	6926      	ldr	r6, [r4, #16]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 800210e:	8ba3      	ldrh	r3, [r4, #28]
    if (nowdelta < vtp->dlist.delta) {
 8002110:	68b1      	ldr	r1, [r6, #8]
 8002112:	b280      	uxth	r0, r0
 8002114:	1ac2      	subs	r2, r0, r3
 8002116:	b292      	uxth	r2, r2
 8002118:	428a      	cmp	r2, r1
 800211a:	d361      	bcc.n	80021e0 <VectorA8+0x170>
  return systime + (systime_t)interval;
 800211c:	440b      	add	r3, r1
 800211e:	b29f      	uxth	r7, r3
  dlp->prev->next = dlp->next;
 8002120:	e9d6 3200 	ldrd	r3, r2, [r6]
    vtlp->lasttime = lasttime;
 8002124:	83a7      	strh	r7, [r4, #28]
 8002126:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8002128:	605a      	str	r2, [r3, #4]
    vtp->dlist.next = NULL;
 800212a:	f8c6 a000 	str.w	sl, [r6]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 800212e:	6923      	ldr	r3, [r4, #16]
 8002130:	455b      	cmp	r3, fp
  STM32_ST_TIM->DIER = 0U;
 8002132:	bf08      	it	eq
 8002134:	f8c5 a00c 	streq.w	sl, [r5, #12]
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002138:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800213c:	2b00      	cmp	r3, #0
 800213e:	dd4c      	ble.n	80021da <VectorA8+0x16a>
 8002140:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8002144:	2b00      	cmp	r3, #0
 8002146:	dd48      	ble.n	80021da <VectorA8+0x16a>
  oip->dbg.lock_cnt = (cnt_t)0;
 8002148:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 800214c:	f388 8811 	msr	BASEPRI, r8
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 8002150:	e9d6 3103 	ldrd	r3, r1, [r6, #12]
 8002154:	4630      	mov	r0, r6
 8002156:	4798      	blx	r3
 8002158:	f389 8811 	msr	BASEPRI, r9
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800215c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002160:	2b00      	cmp	r3, #0
 8002162:	dd33      	ble.n	80021cc <VectorA8+0x15c>
 8002164:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8002168:	bb80      	cbnz	r0, 80021cc <VectorA8+0x15c>

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 800216a:	6972      	ldr	r2, [r6, #20]
  oip->dbg.lock_cnt = (cnt_t)1;
 800216c:	2301      	movs	r3, #1
 800216e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8002172:	2a00      	cmp	r2, #0
 8002174:	d0c9      	beq.n	800210a <VectorA8+0x9a>
  return (systime_t)STM32_ST_TIM->CNT;
 8002176:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002178:	b289      	uxth	r1, r1
  return (sysinterval_t)((systime_t)(end - start));
 800217a:	1bcf      	subs	r7, r1, r7
 800217c:	b2bf      	uxth	r7, r7
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 800217e:	42ba      	cmp	r2, r7
 8002180:	d343      	bcc.n	800220a <VectorA8+0x19a>
  return (bool)(dlhp == dlhp->next);
 8002182:	f8d4 c010 	ldr.w	ip, [r4, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8002186:	45dc      	cmp	ip, fp
 8002188:	d049      	beq.n	800221e <VectorA8+0x1ae>
  while (likely(dlp->delta < delta)) {
 800218a:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800218e:	429a      	cmp	r2, r3
 8002190:	d906      	bls.n	80021a0 <VectorA8+0x130>
    dlp = dlp->next;
 8002192:	f8dc c000 	ldr.w	ip, [ip]
    delta -= dlp->delta;
 8002196:	1ad2      	subs	r2, r2, r3
  while (likely(dlp->delta < delta)) {
 8002198:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800219c:	4293      	cmp	r3, r2
 800219e:	d3f8      	bcc.n	8002192 <VectorA8+0x122>
  dlp->delta      = delta;
 80021a0:	60b2      	str	r2, [r6, #8]
  dlp->delta -= delta;
 80021a2:	f8dc 3008 	ldr.w	r3, [ip, #8]
  dlp->next       = dlhp;
 80021a6:	f8c6 c000 	str.w	ip, [r6]
  dlp->delta -= delta;
 80021aa:	1a9b      	subs	r3, r3, r2
  dlp->prev       = dlp->next->prev;
 80021ac:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80021b0:	6072      	str	r2, [r6, #4]
  dlp->prev->next = dlp;
 80021b2:	6016      	str	r6, [r2, #0]
  dlp->delta -= delta;
 80021b4:	e9cc 6301 	strd	r6, r3, [ip, #4]
  dlhp->delta = (sysinterval_t)-1;
 80021b8:	f04f 33ff 	mov.w	r3, #4294967295
 80021bc:	61a3      	str	r3, [r4, #24]
}
 80021be:	e7a2      	b.n	8002106 <VectorA8+0x96>
    chSysHalt("SV#9");
 80021c0:	481d      	ldr	r0, [pc, #116]	; (8002238 <VectorA8+0x1c8>)
 80021c2:	f7fe fd05 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#8");
 80021c6:	481d      	ldr	r0, [pc, #116]	; (800223c <VectorA8+0x1cc>)
 80021c8:	f7fe fd02 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#6");
 80021cc:	481c      	ldr	r0, [pc, #112]	; (8002240 <VectorA8+0x1d0>)
 80021ce:	f7fe fcff 	bl	8000bd0 <chSysHalt>
 80021d2:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021d6:	f7ff bd3b 	b.w	8001c50 <__port_irq_epilogue.part.0>
    chSysHalt("SV#7");
 80021da:	481a      	ldr	r0, [pc, #104]	; (8002244 <VectorA8+0x1d4>)
 80021dc:	f7fe fcf8 	bl	8000bd0 <chSysHalt>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 80021e0:	455e      	cmp	r6, fp
 80021e2:	d004      	beq.n	80021ee <VectorA8+0x17e>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 80021e4:	1a89      	subs	r1, r1, r2
  vtlp->lasttime += nowdelta;
 80021e6:	83a0      	strh	r0, [r4, #28]
  vtp->dlist.delta -= nowdelta;
 80021e8:	60b1      	str	r1, [r6, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 80021ea:	f7fe fe01 	bl	8000df0 <vt_set_alarm>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80021ee:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	ddf1      	ble.n	80021da <VectorA8+0x16a>
 80021f6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	dded      	ble.n	80021da <VectorA8+0x16a>
  oip->dbg.lock_cnt = (cnt_t)0;
 80021fe:	2300      	movs	r3, #0
 8002200:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8002204:	f383 8811 	msr	BASEPRI, r3
}
 8002208:	e750      	b.n	80020ac <VectorA8+0x3c>
 800220a:	6b63      	ldr	r3, [r4, #52]	; 0x34
  return (bool)(dlhp == dlhp->next);
 800220c:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8002210:	f043 0302 	orr.w	r3, r3, #2
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8002214:	45dc      	cmp	ip, fp
 8002216:	6363      	str	r3, [r4, #52]	; 0x34
 8002218:	d006      	beq.n	8002228 <VectorA8+0x1b8>
 800221a:	463a      	mov	r2, r7
 800221c:	e7b5      	b.n	800218a <VectorA8+0x11a>
        delay = vtp->reload - nowdelta;
 800221e:	1bd2      	subs	r2, r2, r7
        vt_insert_first(vtlp, vtp, now, delay);
 8002220:	4630      	mov	r0, r6
 8002222:	f7fe ff3d 	bl	80010a0 <vt_insert_first.constprop.0>
        return;
 8002226:	e7e2      	b.n	80021ee <VectorA8+0x17e>
        delay = (sysinterval_t)0;
 8002228:	4602      	mov	r2, r0
 800222a:	e7f9      	b.n	8002220 <VectorA8+0x1b0>
 800222c:	200009f0 	.word	0x200009f0
 8002230:	40014800 	.word	0x40014800
 8002234:	e000ed00 	.word	0xe000ed00
 8002238:	08004d18 	.word	0x08004d18
 800223c:	08004d10 	.word	0x08004d10
 8002240:	08004cc8 	.word	0x08004cc8
 8002244:	08004ce0 	.word	0x08004ce0
	...

08002250 <Vector118>:
/**
 * @brief   TIM6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM6_HANDLER) {
 8002250:	b538      	push	{r3, r4, r5, lr}
 8002252:	2330      	movs	r3, #48	; 0x30
 8002254:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002258:	4c26      	ldr	r4, [pc, #152]	; (80022f4 <Vector118+0xa4>)
 800225a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800225e:	2b00      	cmp	r3, #0
 8002260:	db3d      	blt.n	80022de <Vector118+0x8e>
 8002262:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8002266:	2800      	cmp	r0, #0
 8002268:	d139      	bne.n	80022de <Vector118+0x8e>
  oip->dbg.isr_cnt++;
 800226a:	3301      	adds	r3, #1
 800226c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002270:	f380 8811 	msr	BASEPRI, r0
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {
  uint32_t sr;

  sr  = gptp->tim->SR;
 8002274:	4d20      	ldr	r5, [pc, #128]	; (80022f8 <Vector118+0xa8>)
 8002276:	68ea      	ldr	r2, [r5, #12]
 8002278:	6913      	ldr	r3, [r2, #16]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 800227a:	68d1      	ldr	r1, [r2, #12]
 800227c:	400b      	ands	r3, r1
 800227e:	b2d9      	uxtb	r1, r3
  gptp->tim->SR = ~sr;
 8002280:	43c9      	mvns	r1, r1
  if ((sr & STM32_TIM_SR_UIF) != 0) {
 8002282:	07db      	lsls	r3, r3, #31
  gptp->tim->SR = ~sr;
 8002284:	6111      	str	r1, [r2, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
 8002286:	d418      	bmi.n	80022ba <Vector118+0x6a>
 8002288:	2230      	movs	r2, #48	; 0x30
 800228a:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800228e:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002292:	2b00      	cmp	r3, #0
 8002294:	dd26      	ble.n	80022e4 <Vector118+0x94>
 8002296:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800229a:	bb19      	cbnz	r1, 80022e4 <Vector118+0x94>
  oip->dbg.isr_cnt--;
 800229c:	3b01      	subs	r3, #1
 800229e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80022a2:	f381 8811 	msr	BASEPRI, r1
 80022a6:	f382 8811 	msr	BASEPRI, r2
 80022aa:	4b14      	ldr	r3, [pc, #80]	; (80022fc <Vector118+0xac>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80022b2:	d11a      	bne.n	80022ea <Vector118+0x9a>
 80022b4:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 80022b8:	bd38      	pop	{r3, r4, r5, pc}
    _gpt_isr_invoke_cb(gptp);
 80022ba:	782b      	ldrb	r3, [r5, #0]
 80022bc:	2b04      	cmp	r3, #4
 80022be:	d107      	bne.n	80022d0 <Vector118+0x80>
 80022c0:	2302      	movs	r3, #2
 80022c2:	702b      	strb	r3, [r5, #0]
  gptp->tim->CR1 = 0U;                          /* Initially stopped.       */
 80022c4:	6010      	str	r0, [r2, #0]
  gptp->tim->SR  = 0U;                          /* Clear pending IRQs.      */
 80022c6:	6110      	str	r0, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
 80022c8:	68d3      	ldr	r3, [r2, #12]
 80022ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80022ce:	60d3      	str	r3, [r2, #12]
    _gpt_isr_invoke_cb(gptp);
 80022d0:	686b      	ldr	r3, [r5, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d0d7      	beq.n	8002288 <Vector118+0x38>
 80022d8:	4807      	ldr	r0, [pc, #28]	; (80022f8 <Vector118+0xa8>)
 80022da:	4798      	blx	r3
 80022dc:	e7d4      	b.n	8002288 <Vector118+0x38>
    chSysHalt("SV#8");
 80022de:	4808      	ldr	r0, [pc, #32]	; (8002300 <Vector118+0xb0>)
 80022e0:	f7fe fc76 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80022e4:	4807      	ldr	r0, [pc, #28]	; (8002304 <Vector118+0xb4>)
 80022e6:	f7fe fc73 	bl	8000bd0 <chSysHalt>
 80022ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022ee:	f7ff bcaf 	b.w	8001c50 <__port_irq_epilogue.part.0>
 80022f2:	bf00      	nop
 80022f4:	200009f0 	.word	0x200009f0
 80022f8:	2000086c 	.word	0x2000086c
 80022fc:	e000ed00 	.word	0xe000ed00
 8002300:	08004d10 	.word	0x08004d10
 8002304:	08004d18 	.word	0x08004d18
	...

08002310 <Vector88>:
/**
 * @brief   ADC interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC_HANDLER) {
 8002310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002312:	2330      	movs	r3, #48	; 0x30
 8002314:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002318:	4c4b      	ldr	r4, [pc, #300]	; (8002448 <Vector88+0x138>)
 800231a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800231e:	2b00      	cmp	r3, #0
 8002320:	f2c0 8081 	blt.w	8002426 <Vector88+0x116>
 8002324:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002328:	2a00      	cmp	r2, #0
 800232a:	d17c      	bne.n	8002426 <Vector88+0x116>
  oip->dbg.isr_cnt++;
 800232c:	3301      	adds	r3, #1
 800232e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002332:	f382 8811 	msr	BASEPRI, r2
  if (adcp->grpp != NULL) {
 8002336:	4d45      	ldr	r5, [pc, #276]	; (800244c <Vector88+0x13c>)
  uint32_t sr;

  OSAL_IRQ_PROLOGUE();

#if STM32_ADC_USE_ADC1
  sr = ADC1->SR;
 8002338:	4b45      	ldr	r3, [pc, #276]	; (8002450 <Vector88+0x140>)
  if (adcp->grpp != NULL) {
 800233a:	6928      	ldr	r0, [r5, #16]
  sr = ADC1->SR;
 800233c:	6819      	ldr	r1, [r3, #0]
  ADC1->SR = 0;
 800233e:	601a      	str	r2, [r3, #0]
  if (adcp->grpp != NULL) {
 8002340:	2800      	cmp	r0, #0
 8002342:	d04a      	beq.n	80023da <Vector88+0xca>
    if ((sr & ADC_SR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8002344:	068a      	lsls	r2, r1, #26
 8002346:	d461      	bmi.n	800240c <Vector88+0xfc>
    if (sr & ADC_SR_AWD) {
 8002348:	07cb      	lsls	r3, r1, #31
 800234a:	d546      	bpl.n	80023da <Vector88+0xca>
 800234c:	2104      	movs	r1, #4
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 800234e:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	6813      	ldr	r3, [r2, #0]
 8002354:	f023 031f 	bic.w	r3, r3, #31
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	6813      	ldr	r3, [r2, #0]
 800235c:	f013 0301 	ands.w	r3, r3, #1
 8002360:	d1fb      	bne.n	800235a <Vector88+0x4a>
 8002362:	f897 c009 	ldrb.w	ip, [r7, #9]
      _adc_isr_error_code(adcp, emask);
 8002366:	6886      	ldr	r6, [r0, #8]
  adcp->adc->CR1 = 0;
 8002368:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  dmaStreamDisable(adcp->dmastp);
 800236a:	687f      	ldr	r7, [r7, #4]
 800236c:	203d      	movs	r0, #61	; 0x3d
 800236e:	fa00 f00c 	lsl.w	r0, r0, ip
 8002372:	6038      	str	r0, [r7, #0]
  adcp->adc->CR1 = 0;
 8002374:	6053      	str	r3, [r2, #4]
  /* Because ticket #822, preserving injected conversions.*/
  adcp->adc->CR2 &= ~(ADC_CR2_SWSTART);
 8002376:	6893      	ldr	r3, [r2, #8]
 8002378:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800237c:	6093      	str	r3, [r2, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 800237e:	2301      	movs	r3, #1
 8002380:	6093      	str	r3, [r2, #8]
      _adc_isr_error_code(adcp, emask);
 8002382:	2e00      	cmp	r6, #0
 8002384:	d055      	beq.n	8002432 <Vector88+0x122>
 8002386:	2305      	movs	r3, #5
 8002388:	702b      	strb	r3, [r5, #0]
 800238a:	4830      	ldr	r0, [pc, #192]	; (800244c <Vector88+0x13c>)
 800238c:	47b0      	blx	r6
 800238e:	782b      	ldrb	r3, [r5, #0]
 8002390:	2b05      	cmp	r3, #5
 8002392:	d04e      	beq.n	8002432 <Vector88+0x122>
 8002394:	2330      	movs	r3, #48	; 0x30
 8002396:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800239a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800239e:	2b00      	cmp	r3, #0
 80023a0:	dd4f      	ble.n	8002442 <Vector88+0x132>
 80023a2:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d14b      	bne.n	8002442 <Vector88+0x132>
  if (*trp != NULL) {
 80023aa:	6968      	ldr	r0, [r5, #20]
  oip->dbg.lock_cnt = (cnt_t)1;
 80023ac:	2201      	movs	r2, #1
 80023ae:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
 80023b2:	b168      	cbz	r0, 80023d0 <Vector88+0xc0>
    tp->u.rdymsg = msg;
 80023b4:	f04f 32ff 	mov.w	r2, #4294967295
 80023b8:	6282      	str	r2, [r0, #40]	; 0x28
    *trp = NULL;
 80023ba:	616b      	str	r3, [r5, #20]
    (void) chSchReadyI(tp);
 80023bc:	f7fe feb8 	bl	8001130 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80023c0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	dd39      	ble.n	800243c <Vector88+0x12c>
 80023c8:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	dd35      	ble.n	800243c <Vector88+0x12c>
  oip->dbg.lock_cnt = (cnt_t)0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 80023d6:	f383 8811 	msr	BASEPRI, r3
 80023da:	2230      	movs	r2, #48	; 0x30
 80023dc:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80023e0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	dd21      	ble.n	800242c <Vector88+0x11c>
 80023e8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80023ec:	b9f1      	cbnz	r1, 800242c <Vector88+0x11c>
  oip->dbg.isr_cnt--;
 80023ee:	3b01      	subs	r3, #1
 80023f0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80023f4:	f381 8811 	msr	BASEPRI, r1
 80023f8:	f382 8811 	msr	BASEPRI, r2
 80023fc:	4b15      	ldr	r3, [pc, #84]	; (8002454 <Vector88+0x144>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002404:	d10b      	bne.n	800241e <Vector88+0x10e>
 8002406:	f383 8811 	msr	BASEPRI, r3
}
 800240a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((sr & ADC_SR_OVR) && (adcp->state == ADC_ACTIVE)) {
 800240c:	782b      	ldrb	r3, [r5, #0]
 800240e:	2b03      	cmp	r3, #3
 8002410:	d19a      	bne.n	8002348 <Vector88+0x38>
      emask |= ADC_ERR_OVERFLOW;
 8002412:	f011 0f01 	tst.w	r1, #1
 8002416:	bf14      	ite	ne
 8002418:	2106      	movne	r1, #6
 800241a:	2102      	moveq	r1, #2
 800241c:	e797      	b.n	800234e <Vector88+0x3e>
}
 800241e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002422:	f7ff bc15 	b.w	8001c50 <__port_irq_epilogue.part.0>
    chSysHalt("SV#8");
 8002426:	480c      	ldr	r0, [pc, #48]	; (8002458 <Vector88+0x148>)
 8002428:	f7fe fbd2 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 800242c:	480b      	ldr	r0, [pc, #44]	; (800245c <Vector88+0x14c>)
 800242e:	f7fe fbcf 	bl	8000bd0 <chSysHalt>
      _adc_isr_error_code(adcp, emask);
 8002432:	2202      	movs	r2, #2
 8002434:	2300      	movs	r3, #0
 8002436:	702a      	strb	r2, [r5, #0]
 8002438:	612b      	str	r3, [r5, #16]
 800243a:	e7ab      	b.n	8002394 <Vector88+0x84>
    chSysHalt("SV#7");
 800243c:	4808      	ldr	r0, [pc, #32]	; (8002460 <Vector88+0x150>)
 800243e:	f7fe fbc7 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#6");
 8002442:	4808      	ldr	r0, [pc, #32]	; (8002464 <Vector88+0x154>)
 8002444:	f7fe fbc4 	bl	8000bd0 <chSysHalt>
 8002448:	200009f0 	.word	0x200009f0
 800244c:	20000808 	.word	0x20000808
 8002450:	40012000 	.word	0x40012000
 8002454:	e000ed00 	.word	0xe000ed00
 8002458:	08004d10 	.word	0x08004d10
 800245c:	08004d18 	.word	0x08004d18
 8002460:	08004ce0 	.word	0x08004ce0
 8002464:	08004cc8 	.word	0x08004cc8
	...

08002470 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8002470:	b510      	push	{r4, lr}
 8002472:	2330      	movs	r3, #48	; 0x30
 8002474:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002478:	4c1c      	ldr	r4, [pc, #112]	; (80024ec <Vector6C+0x7c>)
 800247a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800247e:	2b00      	cmp	r3, #0
 8002480:	db2a      	blt.n	80024d8 <Vector6C+0x68>
 8002482:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002486:	bb3a      	cbnz	r2, 80024d8 <Vector6C+0x68>
  oip->dbg.isr_cnt++;
 8002488:	3301      	adds	r3, #1
 800248a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800248e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002492:	4b17      	ldr	r3, [pc, #92]	; (80024f0 <Vector6C+0x80>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 8002494:	4817      	ldr	r0, [pc, #92]	; (80024f4 <Vector6C+0x84>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002496:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 8002498:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800249a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 800249e:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 80024a0:	b10a      	cbz	r2, 80024a6 <Vector6C+0x36>
    dma.streams[0].func(dma.streams[0].param, flags);
 80024a2:	6880      	ldr	r0, [r0, #8]
 80024a4:	4790      	blx	r2
 80024a6:	2230      	movs	r2, #48	; 0x30
 80024a8:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80024ac:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	dd14      	ble.n	80024de <Vector6C+0x6e>
 80024b4:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80024b8:	b989      	cbnz	r1, 80024de <Vector6C+0x6e>
  oip->dbg.isr_cnt--;
 80024ba:	3b01      	subs	r3, #1
 80024bc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80024c0:	f381 8811 	msr	BASEPRI, r1
 80024c4:	f382 8811 	msr	BASEPRI, r2
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <Vector6C+0x88>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80024d0:	d108      	bne.n	80024e4 <Vector6C+0x74>
 80024d2:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80024d6:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 80024d8:	4808      	ldr	r0, [pc, #32]	; (80024fc <Vector6C+0x8c>)
 80024da:	f7fe fb79 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80024de:	4808      	ldr	r0, [pc, #32]	; (8002500 <Vector6C+0x90>)
 80024e0:	f7fe fb76 	bl	8000bd0 <chSysHalt>
 80024e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024e8:	f7ff bbb2 	b.w	8001c50 <__port_irq_epilogue.part.0>
 80024ec:	200009f0 	.word	0x200009f0
 80024f0:	40026000 	.word	0x40026000
 80024f4:	20000cf8 	.word	0x20000cf8
 80024f8:	e000ed00 	.word	0xe000ed00
 80024fc:	08004d10 	.word	0x08004d10
 8002500:	08004d18 	.word	0x08004d18
	...

08002510 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8002510:	b510      	push	{r4, lr}
 8002512:	2330      	movs	r3, #48	; 0x30
 8002514:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002518:	4c1d      	ldr	r4, [pc, #116]	; (8002590 <Vector70+0x80>)
 800251a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800251e:	2b00      	cmp	r3, #0
 8002520:	db2c      	blt.n	800257c <Vector70+0x6c>
 8002522:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002526:	bb4a      	cbnz	r2, 800257c <Vector70+0x6c>
  oip->dbg.isr_cnt++;
 8002528:	3301      	adds	r3, #1
 800252a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800252e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002532:	4b18      	ldr	r3, [pc, #96]	; (8002594 <Vector70+0x84>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 8002534:	4a18      	ldr	r2, [pc, #96]	; (8002598 <Vector70+0x88>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002536:	6819      	ldr	r1, [r3, #0]
 8002538:	0989      	lsrs	r1, r1, #6
 800253a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 800253e:	0188      	lsls	r0, r1, #6
 8002540:	6098      	str	r0, [r3, #8]
  if (dma.streams[1].func)
 8002542:	68d3      	ldr	r3, [r2, #12]
 8002544:	b10b      	cbz	r3, 800254a <Vector70+0x3a>
    dma.streams[1].func(dma.streams[1].param, flags);
 8002546:	6910      	ldr	r0, [r2, #16]
 8002548:	4798      	blx	r3
 800254a:	2230      	movs	r2, #48	; 0x30
 800254c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002550:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002554:	2b00      	cmp	r3, #0
 8002556:	dd14      	ble.n	8002582 <Vector70+0x72>
 8002558:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800255c:	b989      	cbnz	r1, 8002582 <Vector70+0x72>
  oip->dbg.isr_cnt--;
 800255e:	3b01      	subs	r3, #1
 8002560:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002564:	f381 8811 	msr	BASEPRI, r1
 8002568:	f382 8811 	msr	BASEPRI, r2
 800256c:	4b0b      	ldr	r3, [pc, #44]	; (800259c <Vector70+0x8c>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002574:	d108      	bne.n	8002588 <Vector70+0x78>
 8002576:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 800257a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 800257c:	4808      	ldr	r0, [pc, #32]	; (80025a0 <Vector70+0x90>)
 800257e:	f7fe fb27 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002582:	4808      	ldr	r0, [pc, #32]	; (80025a4 <Vector70+0x94>)
 8002584:	f7fe fb24 	bl	8000bd0 <chSysHalt>
 8002588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800258c:	f7ff bb60 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002590:	200009f0 	.word	0x200009f0
 8002594:	40026000 	.word	0x40026000
 8002598:	20000cf8 	.word	0x20000cf8
 800259c:	e000ed00 	.word	0xe000ed00
 80025a0:	08004d10 	.word	0x08004d10
 80025a4:	08004d18 	.word	0x08004d18
	...

080025b0 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 80025b0:	b510      	push	{r4, lr}
 80025b2:	2330      	movs	r3, #48	; 0x30
 80025b4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80025b8:	4c1d      	ldr	r4, [pc, #116]	; (8002630 <Vector74+0x80>)
 80025ba:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80025be:	2b00      	cmp	r3, #0
 80025c0:	db2c      	blt.n	800261c <Vector74+0x6c>
 80025c2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80025c6:	bb4a      	cbnz	r2, 800261c <Vector74+0x6c>
  oip->dbg.isr_cnt++;
 80025c8:	3301      	adds	r3, #1
 80025ca:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80025ce:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80025d2:	4b18      	ldr	r3, [pc, #96]	; (8002634 <Vector74+0x84>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 80025d4:	4a18      	ldr	r2, [pc, #96]	; (8002638 <Vector74+0x88>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80025d6:	6819      	ldr	r1, [r3, #0]
 80025d8:	0c09      	lsrs	r1, r1, #16
 80025da:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 80025de:	0408      	lsls	r0, r1, #16
 80025e0:	6098      	str	r0, [r3, #8]
  if (dma.streams[2].func)
 80025e2:	6953      	ldr	r3, [r2, #20]
 80025e4:	b10b      	cbz	r3, 80025ea <Vector74+0x3a>
    dma.streams[2].func(dma.streams[2].param, flags);
 80025e6:	6990      	ldr	r0, [r2, #24]
 80025e8:	4798      	blx	r3
 80025ea:	2230      	movs	r2, #48	; 0x30
 80025ec:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80025f0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	dd14      	ble.n	8002622 <Vector74+0x72>
 80025f8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80025fc:	b989      	cbnz	r1, 8002622 <Vector74+0x72>
  oip->dbg.isr_cnt--;
 80025fe:	3b01      	subs	r3, #1
 8002600:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002604:	f381 8811 	msr	BASEPRI, r1
 8002608:	f382 8811 	msr	BASEPRI, r2
 800260c:	4b0b      	ldr	r3, [pc, #44]	; (800263c <Vector74+0x8c>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002614:	d108      	bne.n	8002628 <Vector74+0x78>
 8002616:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 800261a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 800261c:	4808      	ldr	r0, [pc, #32]	; (8002640 <Vector74+0x90>)
 800261e:	f7fe fad7 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002622:	4808      	ldr	r0, [pc, #32]	; (8002644 <Vector74+0x94>)
 8002624:	f7fe fad4 	bl	8000bd0 <chSysHalt>
 8002628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800262c:	f7ff bb10 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002630:	200009f0 	.word	0x200009f0
 8002634:	40026000 	.word	0x40026000
 8002638:	20000cf8 	.word	0x20000cf8
 800263c:	e000ed00 	.word	0xe000ed00
 8002640:	08004d10 	.word	0x08004d10
 8002644:	08004d18 	.word	0x08004d18
	...

08002650 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8002650:	b510      	push	{r4, lr}
 8002652:	2330      	movs	r3, #48	; 0x30
 8002654:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002658:	4c1d      	ldr	r4, [pc, #116]	; (80026d0 <Vector78+0x80>)
 800265a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800265e:	2b00      	cmp	r3, #0
 8002660:	db2c      	blt.n	80026bc <Vector78+0x6c>
 8002662:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002666:	bb4a      	cbnz	r2, 80026bc <Vector78+0x6c>
  oip->dbg.isr_cnt++;
 8002668:	3301      	adds	r3, #1
 800266a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800266e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002672:	4b18      	ldr	r3, [pc, #96]	; (80026d4 <Vector78+0x84>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 8002674:	4a18      	ldr	r2, [pc, #96]	; (80026d8 <Vector78+0x88>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002676:	6819      	ldr	r1, [r3, #0]
 8002678:	0d89      	lsrs	r1, r1, #22
 800267a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 800267e:	0588      	lsls	r0, r1, #22
 8002680:	6098      	str	r0, [r3, #8]
  if (dma.streams[3].func)
 8002682:	69d3      	ldr	r3, [r2, #28]
 8002684:	b10b      	cbz	r3, 800268a <Vector78+0x3a>
    dma.streams[3].func(dma.streams[3].param, flags);
 8002686:	6a10      	ldr	r0, [r2, #32]
 8002688:	4798      	blx	r3
 800268a:	2230      	movs	r2, #48	; 0x30
 800268c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002690:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002694:	2b00      	cmp	r3, #0
 8002696:	dd14      	ble.n	80026c2 <Vector78+0x72>
 8002698:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800269c:	b989      	cbnz	r1, 80026c2 <Vector78+0x72>
  oip->dbg.isr_cnt--;
 800269e:	3b01      	subs	r3, #1
 80026a0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80026a4:	f381 8811 	msr	BASEPRI, r1
 80026a8:	f382 8811 	msr	BASEPRI, r2
 80026ac:	4b0b      	ldr	r3, [pc, #44]	; (80026dc <Vector78+0x8c>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80026b4:	d108      	bne.n	80026c8 <Vector78+0x78>
 80026b6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80026ba:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 80026bc:	4808      	ldr	r0, [pc, #32]	; (80026e0 <Vector78+0x90>)
 80026be:	f7fe fa87 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80026c2:	4808      	ldr	r0, [pc, #32]	; (80026e4 <Vector78+0x94>)
 80026c4:	f7fe fa84 	bl	8000bd0 <chSysHalt>
 80026c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026cc:	f7ff bac0 	b.w	8001c50 <__port_irq_epilogue.part.0>
 80026d0:	200009f0 	.word	0x200009f0
 80026d4:	40026000 	.word	0x40026000
 80026d8:	20000cf8 	.word	0x20000cf8
 80026dc:	e000ed00 	.word	0xe000ed00
 80026e0:	08004d10 	.word	0x08004d10
 80026e4:	08004d18 	.word	0x08004d18
	...

080026f0 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 80026f0:	b510      	push	{r4, lr}
 80026f2:	2330      	movs	r3, #48	; 0x30
 80026f4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80026f8:	4c1c      	ldr	r4, [pc, #112]	; (800276c <Vector7C+0x7c>)
 80026fa:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80026fe:	2b00      	cmp	r3, #0
 8002700:	db2a      	blt.n	8002758 <Vector7C+0x68>
 8002702:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002706:	bb3a      	cbnz	r2, 8002758 <Vector7C+0x68>
  oip->dbg.isr_cnt++;
 8002708:	3301      	adds	r3, #1
 800270a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800270e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002712:	4b17      	ldr	r3, [pc, #92]	; (8002770 <Vector7C+0x80>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 8002714:	4817      	ldr	r0, [pc, #92]	; (8002774 <Vector7C+0x84>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002716:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 8002718:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800271a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 800271e:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8002720:	b10a      	cbz	r2, 8002726 <Vector7C+0x36>
    dma.streams[4].func(dma.streams[4].param, flags);
 8002722:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002724:	4790      	blx	r2
 8002726:	2230      	movs	r2, #48	; 0x30
 8002728:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800272c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002730:	2b00      	cmp	r3, #0
 8002732:	dd14      	ble.n	800275e <Vector7C+0x6e>
 8002734:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002738:	b989      	cbnz	r1, 800275e <Vector7C+0x6e>
  oip->dbg.isr_cnt--;
 800273a:	3b01      	subs	r3, #1
 800273c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002740:	f381 8811 	msr	BASEPRI, r1
 8002744:	f382 8811 	msr	BASEPRI, r2
 8002748:	4b0b      	ldr	r3, [pc, #44]	; (8002778 <Vector7C+0x88>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002750:	d108      	bne.n	8002764 <Vector7C+0x74>
 8002752:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002756:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002758:	4808      	ldr	r0, [pc, #32]	; (800277c <Vector7C+0x8c>)
 800275a:	f7fe fa39 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 800275e:	4808      	ldr	r0, [pc, #32]	; (8002780 <Vector7C+0x90>)
 8002760:	f7fe fa36 	bl	8000bd0 <chSysHalt>
 8002764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002768:	f7ff ba72 	b.w	8001c50 <__port_irq_epilogue.part.0>
 800276c:	200009f0 	.word	0x200009f0
 8002770:	40026000 	.word	0x40026000
 8002774:	20000cf8 	.word	0x20000cf8
 8002778:	e000ed00 	.word	0xe000ed00
 800277c:	08004d10 	.word	0x08004d10
 8002780:	08004d18 	.word	0x08004d18
	...

08002790 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8002790:	b510      	push	{r4, lr}
 8002792:	2330      	movs	r3, #48	; 0x30
 8002794:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002798:	4c1d      	ldr	r4, [pc, #116]	; (8002810 <Vector80+0x80>)
 800279a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800279e:	2b00      	cmp	r3, #0
 80027a0:	db2c      	blt.n	80027fc <Vector80+0x6c>
 80027a2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80027a6:	bb4a      	cbnz	r2, 80027fc <Vector80+0x6c>
  oip->dbg.isr_cnt++;
 80027a8:	3301      	adds	r3, #1
 80027aa:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80027ae:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80027b2:	4b18      	ldr	r3, [pc, #96]	; (8002814 <Vector80+0x84>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 80027b4:	4a18      	ldr	r2, [pc, #96]	; (8002818 <Vector80+0x88>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80027b6:	6859      	ldr	r1, [r3, #4]
 80027b8:	0989      	lsrs	r1, r1, #6
 80027ba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 80027be:	0188      	lsls	r0, r1, #6
 80027c0:	60d8      	str	r0, [r3, #12]
  if (dma.streams[5].func)
 80027c2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80027c4:	b10b      	cbz	r3, 80027ca <Vector80+0x3a>
    dma.streams[5].func(dma.streams[5].param, flags);
 80027c6:	6b10      	ldr	r0, [r2, #48]	; 0x30
 80027c8:	4798      	blx	r3
 80027ca:	2230      	movs	r2, #48	; 0x30
 80027cc:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80027d0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	dd14      	ble.n	8002802 <Vector80+0x72>
 80027d8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80027dc:	b989      	cbnz	r1, 8002802 <Vector80+0x72>
  oip->dbg.isr_cnt--;
 80027de:	3b01      	subs	r3, #1
 80027e0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80027e4:	f381 8811 	msr	BASEPRI, r1
 80027e8:	f382 8811 	msr	BASEPRI, r2
 80027ec:	4b0b      	ldr	r3, [pc, #44]	; (800281c <Vector80+0x8c>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80027f4:	d108      	bne.n	8002808 <Vector80+0x78>
 80027f6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80027fa:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 80027fc:	4808      	ldr	r0, [pc, #32]	; (8002820 <Vector80+0x90>)
 80027fe:	f7fe f9e7 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002802:	4808      	ldr	r0, [pc, #32]	; (8002824 <Vector80+0x94>)
 8002804:	f7fe f9e4 	bl	8000bd0 <chSysHalt>
 8002808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800280c:	f7ff ba20 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002810:	200009f0 	.word	0x200009f0
 8002814:	40026000 	.word	0x40026000
 8002818:	20000cf8 	.word	0x20000cf8
 800281c:	e000ed00 	.word	0xe000ed00
 8002820:	08004d10 	.word	0x08004d10
 8002824:	08004d18 	.word	0x08004d18
	...

08002830 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8002830:	b510      	push	{r4, lr}
 8002832:	2330      	movs	r3, #48	; 0x30
 8002834:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002838:	4c1d      	ldr	r4, [pc, #116]	; (80028b0 <Vector84+0x80>)
 800283a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800283e:	2b00      	cmp	r3, #0
 8002840:	db2c      	blt.n	800289c <Vector84+0x6c>
 8002842:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002846:	bb4a      	cbnz	r2, 800289c <Vector84+0x6c>
  oip->dbg.isr_cnt++;
 8002848:	3301      	adds	r3, #1
 800284a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800284e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002852:	4b18      	ldr	r3, [pc, #96]	; (80028b4 <Vector84+0x84>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 8002854:	4a18      	ldr	r2, [pc, #96]	; (80028b8 <Vector84+0x88>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002856:	6859      	ldr	r1, [r3, #4]
 8002858:	0c09      	lsrs	r1, r1, #16
 800285a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 800285e:	0408      	lsls	r0, r1, #16
 8002860:	60d8      	str	r0, [r3, #12]
  if (dma.streams[6].func)
 8002862:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002864:	b10b      	cbz	r3, 800286a <Vector84+0x3a>
    dma.streams[6].func(dma.streams[6].param, flags);
 8002866:	6b90      	ldr	r0, [r2, #56]	; 0x38
 8002868:	4798      	blx	r3
 800286a:	2230      	movs	r2, #48	; 0x30
 800286c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002870:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002874:	2b00      	cmp	r3, #0
 8002876:	dd14      	ble.n	80028a2 <Vector84+0x72>
 8002878:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800287c:	b989      	cbnz	r1, 80028a2 <Vector84+0x72>
  oip->dbg.isr_cnt--;
 800287e:	3b01      	subs	r3, #1
 8002880:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002884:	f381 8811 	msr	BASEPRI, r1
 8002888:	f382 8811 	msr	BASEPRI, r2
 800288c:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <Vector84+0x8c>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002894:	d108      	bne.n	80028a8 <Vector84+0x78>
 8002896:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 800289a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 800289c:	4808      	ldr	r0, [pc, #32]	; (80028c0 <Vector84+0x90>)
 800289e:	f7fe f997 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80028a2:	4808      	ldr	r0, [pc, #32]	; (80028c4 <Vector84+0x94>)
 80028a4:	f7fe f994 	bl	8000bd0 <chSysHalt>
 80028a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028ac:	f7ff b9d0 	b.w	8001c50 <__port_irq_epilogue.part.0>
 80028b0:	200009f0 	.word	0x200009f0
 80028b4:	40026000 	.word	0x40026000
 80028b8:	20000cf8 	.word	0x20000cf8
 80028bc:	e000ed00 	.word	0xe000ed00
 80028c0:	08004d10 	.word	0x08004d10
 80028c4:	08004d18 	.word	0x08004d18
	...

080028d0 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 80028d0:	b510      	push	{r4, lr}
 80028d2:	2330      	movs	r3, #48	; 0x30
 80028d4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80028d8:	4c1d      	ldr	r4, [pc, #116]	; (8002950 <VectorFC+0x80>)
 80028da:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80028de:	2b00      	cmp	r3, #0
 80028e0:	db2c      	blt.n	800293c <VectorFC+0x6c>
 80028e2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80028e6:	bb4a      	cbnz	r2, 800293c <VectorFC+0x6c>
  oip->dbg.isr_cnt++;
 80028e8:	3301      	adds	r3, #1
 80028ea:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80028ee:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80028f2:	4b18      	ldr	r3, [pc, #96]	; (8002954 <VectorFC+0x84>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 80028f4:	4a18      	ldr	r2, [pc, #96]	; (8002958 <VectorFC+0x88>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80028f6:	6859      	ldr	r1, [r3, #4]
 80028f8:	0d89      	lsrs	r1, r1, #22
 80028fa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 80028fe:	0588      	lsls	r0, r1, #22
 8002900:	60d8      	str	r0, [r3, #12]
  if (dma.streams[7].func)
 8002902:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8002904:	b10b      	cbz	r3, 800290a <VectorFC+0x3a>
    dma.streams[7].func(dma.streams[7].param, flags);
 8002906:	6c10      	ldr	r0, [r2, #64]	; 0x40
 8002908:	4798      	blx	r3
 800290a:	2230      	movs	r2, #48	; 0x30
 800290c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002910:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002914:	2b00      	cmp	r3, #0
 8002916:	dd14      	ble.n	8002942 <VectorFC+0x72>
 8002918:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800291c:	b989      	cbnz	r1, 8002942 <VectorFC+0x72>
  oip->dbg.isr_cnt--;
 800291e:	3b01      	subs	r3, #1
 8002920:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002924:	f381 8811 	msr	BASEPRI, r1
 8002928:	f382 8811 	msr	BASEPRI, r2
 800292c:	4b0b      	ldr	r3, [pc, #44]	; (800295c <VectorFC+0x8c>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002934:	d108      	bne.n	8002948 <VectorFC+0x78>
 8002936:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 800293a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 800293c:	4808      	ldr	r0, [pc, #32]	; (8002960 <VectorFC+0x90>)
 800293e:	f7fe f947 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002942:	4808      	ldr	r0, [pc, #32]	; (8002964 <VectorFC+0x94>)
 8002944:	f7fe f944 	bl	8000bd0 <chSysHalt>
 8002948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800294c:	f7ff b980 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002950:	200009f0 	.word	0x200009f0
 8002954:	40026000 	.word	0x40026000
 8002958:	20000cf8 	.word	0x20000cf8
 800295c:	e000ed00 	.word	0xe000ed00
 8002960:	08004d10 	.word	0x08004d10
 8002964:	08004d18 	.word	0x08004d18
	...

08002970 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8002970:	b510      	push	{r4, lr}
 8002972:	2330      	movs	r3, #48	; 0x30
 8002974:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002978:	4c1c      	ldr	r4, [pc, #112]	; (80029ec <Vector120+0x7c>)
 800297a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800297e:	2b00      	cmp	r3, #0
 8002980:	db2a      	blt.n	80029d8 <Vector120+0x68>
 8002982:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002986:	bb3a      	cbnz	r2, 80029d8 <Vector120+0x68>
  oip->dbg.isr_cnt++;
 8002988:	3301      	adds	r3, #1
 800298a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800298e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002992:	4b17      	ldr	r3, [pc, #92]	; (80029f0 <Vector120+0x80>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 8002994:	4817      	ldr	r0, [pc, #92]	; (80029f4 <Vector120+0x84>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002996:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 8002998:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800299a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 800299e:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 80029a0:	b10a      	cbz	r2, 80029a6 <Vector120+0x36>
    dma.streams[8].func(dma.streams[8].param, flags);
 80029a2:	6c80      	ldr	r0, [r0, #72]	; 0x48
 80029a4:	4790      	blx	r2
 80029a6:	2230      	movs	r2, #48	; 0x30
 80029a8:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80029ac:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	dd14      	ble.n	80029de <Vector120+0x6e>
 80029b4:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80029b8:	b989      	cbnz	r1, 80029de <Vector120+0x6e>
  oip->dbg.isr_cnt--;
 80029ba:	3b01      	subs	r3, #1
 80029bc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80029c0:	f381 8811 	msr	BASEPRI, r1
 80029c4:	f382 8811 	msr	BASEPRI, r2
 80029c8:	4b0b      	ldr	r3, [pc, #44]	; (80029f8 <Vector120+0x88>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80029d0:	d108      	bne.n	80029e4 <Vector120+0x74>
 80029d2:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80029d6:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 80029d8:	4808      	ldr	r0, [pc, #32]	; (80029fc <Vector120+0x8c>)
 80029da:	f7fe f8f9 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80029de:	4808      	ldr	r0, [pc, #32]	; (8002a00 <Vector120+0x90>)
 80029e0:	f7fe f8f6 	bl	8000bd0 <chSysHalt>
 80029e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029e8:	f7ff b932 	b.w	8001c50 <__port_irq_epilogue.part.0>
 80029ec:	200009f0 	.word	0x200009f0
 80029f0:	40026400 	.word	0x40026400
 80029f4:	20000cf8 	.word	0x20000cf8
 80029f8:	e000ed00 	.word	0xe000ed00
 80029fc:	08004d10 	.word	0x08004d10
 8002a00:	08004d18 	.word	0x08004d18
	...

08002a10 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8002a10:	b510      	push	{r4, lr}
 8002a12:	2330      	movs	r3, #48	; 0x30
 8002a14:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002a18:	4c1d      	ldr	r4, [pc, #116]	; (8002a90 <Vector124+0x80>)
 8002a1a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	db2c      	blt.n	8002a7c <Vector124+0x6c>
 8002a22:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002a26:	bb4a      	cbnz	r2, 8002a7c <Vector124+0x6c>
  oip->dbg.isr_cnt++;
 8002a28:	3301      	adds	r3, #1
 8002a2a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002a2e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002a32:	4b18      	ldr	r3, [pc, #96]	; (8002a94 <Vector124+0x84>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 8002a34:	4a18      	ldr	r2, [pc, #96]	; (8002a98 <Vector124+0x88>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002a36:	6819      	ldr	r1, [r3, #0]
 8002a38:	0989      	lsrs	r1, r1, #6
 8002a3a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 8002a3e:	0188      	lsls	r0, r1, #6
 8002a40:	6098      	str	r0, [r3, #8]
  if (dma.streams[9].func)
 8002a42:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002a44:	b10b      	cbz	r3, 8002a4a <Vector124+0x3a>
    dma.streams[9].func(dma.streams[9].param, flags);
 8002a46:	6d10      	ldr	r0, [r2, #80]	; 0x50
 8002a48:	4798      	blx	r3
 8002a4a:	2230      	movs	r2, #48	; 0x30
 8002a4c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002a50:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	dd14      	ble.n	8002a82 <Vector124+0x72>
 8002a58:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002a5c:	b989      	cbnz	r1, 8002a82 <Vector124+0x72>
  oip->dbg.isr_cnt--;
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002a64:	f381 8811 	msr	BASEPRI, r1
 8002a68:	f382 8811 	msr	BASEPRI, r2
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <Vector124+0x8c>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002a74:	d108      	bne.n	8002a88 <Vector124+0x78>
 8002a76:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002a7a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002a7c:	4808      	ldr	r0, [pc, #32]	; (8002aa0 <Vector124+0x90>)
 8002a7e:	f7fe f8a7 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002a82:	4808      	ldr	r0, [pc, #32]	; (8002aa4 <Vector124+0x94>)
 8002a84:	f7fe f8a4 	bl	8000bd0 <chSysHalt>
 8002a88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a8c:	f7ff b8e0 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002a90:	200009f0 	.word	0x200009f0
 8002a94:	40026400 	.word	0x40026400
 8002a98:	20000cf8 	.word	0x20000cf8
 8002a9c:	e000ed00 	.word	0xe000ed00
 8002aa0:	08004d10 	.word	0x08004d10
 8002aa4:	08004d18 	.word	0x08004d18
	...

08002ab0 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8002ab0:	b510      	push	{r4, lr}
 8002ab2:	2330      	movs	r3, #48	; 0x30
 8002ab4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002ab8:	4c1d      	ldr	r4, [pc, #116]	; (8002b30 <Vector128+0x80>)
 8002aba:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	db2c      	blt.n	8002b1c <Vector128+0x6c>
 8002ac2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002ac6:	bb4a      	cbnz	r2, 8002b1c <Vector128+0x6c>
  oip->dbg.isr_cnt++;
 8002ac8:	3301      	adds	r3, #1
 8002aca:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002ace:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002ad2:	4b18      	ldr	r3, [pc, #96]	; (8002b34 <Vector128+0x84>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 8002ad4:	4a18      	ldr	r2, [pc, #96]	; (8002b38 <Vector128+0x88>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002ad6:	6819      	ldr	r1, [r3, #0]
 8002ad8:	0c09      	lsrs	r1, r1, #16
 8002ada:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 8002ade:	0408      	lsls	r0, r1, #16
 8002ae0:	6098      	str	r0, [r3, #8]
  if (dma.streams[10].func)
 8002ae2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002ae4:	b10b      	cbz	r3, 8002aea <Vector128+0x3a>
    dma.streams[10].func(dma.streams[10].param, flags);
 8002ae6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8002ae8:	4798      	blx	r3
 8002aea:	2230      	movs	r2, #48	; 0x30
 8002aec:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002af0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	dd14      	ble.n	8002b22 <Vector128+0x72>
 8002af8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002afc:	b989      	cbnz	r1, 8002b22 <Vector128+0x72>
  oip->dbg.isr_cnt--;
 8002afe:	3b01      	subs	r3, #1
 8002b00:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002b04:	f381 8811 	msr	BASEPRI, r1
 8002b08:	f382 8811 	msr	BASEPRI, r2
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <Vector128+0x8c>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002b14:	d108      	bne.n	8002b28 <Vector128+0x78>
 8002b16:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002b1a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002b1c:	4808      	ldr	r0, [pc, #32]	; (8002b40 <Vector128+0x90>)
 8002b1e:	f7fe f857 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002b22:	4808      	ldr	r0, [pc, #32]	; (8002b44 <Vector128+0x94>)
 8002b24:	f7fe f854 	bl	8000bd0 <chSysHalt>
 8002b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b2c:	f7ff b890 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002b30:	200009f0 	.word	0x200009f0
 8002b34:	40026400 	.word	0x40026400
 8002b38:	20000cf8 	.word	0x20000cf8
 8002b3c:	e000ed00 	.word	0xe000ed00
 8002b40:	08004d10 	.word	0x08004d10
 8002b44:	08004d18 	.word	0x08004d18
	...

08002b50 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8002b50:	b510      	push	{r4, lr}
 8002b52:	2330      	movs	r3, #48	; 0x30
 8002b54:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002b58:	4c1d      	ldr	r4, [pc, #116]	; (8002bd0 <Vector12C+0x80>)
 8002b5a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	db2c      	blt.n	8002bbc <Vector12C+0x6c>
 8002b62:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002b66:	bb4a      	cbnz	r2, 8002bbc <Vector12C+0x6c>
  oip->dbg.isr_cnt++;
 8002b68:	3301      	adds	r3, #1
 8002b6a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002b6e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002b72:	4b18      	ldr	r3, [pc, #96]	; (8002bd4 <Vector12C+0x84>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 8002b74:	4a18      	ldr	r2, [pc, #96]	; (8002bd8 <Vector12C+0x88>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002b76:	6819      	ldr	r1, [r3, #0]
 8002b78:	0d89      	lsrs	r1, r1, #22
 8002b7a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8002b7e:	0588      	lsls	r0, r1, #22
 8002b80:	6098      	str	r0, [r3, #8]
  if (dma.streams[11].func)
 8002b82:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8002b84:	b10b      	cbz	r3, 8002b8a <Vector12C+0x3a>
    dma.streams[11].func(dma.streams[11].param, flags);
 8002b86:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8002b88:	4798      	blx	r3
 8002b8a:	2230      	movs	r2, #48	; 0x30
 8002b8c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002b90:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	dd14      	ble.n	8002bc2 <Vector12C+0x72>
 8002b98:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002b9c:	b989      	cbnz	r1, 8002bc2 <Vector12C+0x72>
  oip->dbg.isr_cnt--;
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002ba4:	f381 8811 	msr	BASEPRI, r1
 8002ba8:	f382 8811 	msr	BASEPRI, r2
 8002bac:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <Vector12C+0x8c>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002bb4:	d108      	bne.n	8002bc8 <Vector12C+0x78>
 8002bb6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002bba:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002bbc:	4808      	ldr	r0, [pc, #32]	; (8002be0 <Vector12C+0x90>)
 8002bbe:	f7fe f807 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002bc2:	4808      	ldr	r0, [pc, #32]	; (8002be4 <Vector12C+0x94>)
 8002bc4:	f7fe f804 	bl	8000bd0 <chSysHalt>
 8002bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bcc:	f7ff b840 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002bd0:	200009f0 	.word	0x200009f0
 8002bd4:	40026400 	.word	0x40026400
 8002bd8:	20000cf8 	.word	0x20000cf8
 8002bdc:	e000ed00 	.word	0xe000ed00
 8002be0:	08004d10 	.word	0x08004d10
 8002be4:	08004d18 	.word	0x08004d18
	...

08002bf0 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8002bf0:	b510      	push	{r4, lr}
 8002bf2:	2330      	movs	r3, #48	; 0x30
 8002bf4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002bf8:	4c1c      	ldr	r4, [pc, #112]	; (8002c6c <Vector130+0x7c>)
 8002bfa:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	db2a      	blt.n	8002c58 <Vector130+0x68>
 8002c02:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002c06:	bb3a      	cbnz	r2, 8002c58 <Vector130+0x68>
  oip->dbg.isr_cnt++;
 8002c08:	3301      	adds	r3, #1
 8002c0a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002c0e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002c12:	4b17      	ldr	r3, [pc, #92]	; (8002c70 <Vector130+0x80>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 8002c14:	4817      	ldr	r0, [pc, #92]	; (8002c74 <Vector130+0x84>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002c16:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 8002c18:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002c1a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8002c1e:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8002c20:	b10a      	cbz	r2, 8002c26 <Vector130+0x36>
    dma.streams[12].func(dma.streams[12].param, flags);
 8002c22:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8002c24:	4790      	blx	r2
 8002c26:	2230      	movs	r2, #48	; 0x30
 8002c28:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002c2c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	dd14      	ble.n	8002c5e <Vector130+0x6e>
 8002c34:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002c38:	b989      	cbnz	r1, 8002c5e <Vector130+0x6e>
  oip->dbg.isr_cnt--;
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002c40:	f381 8811 	msr	BASEPRI, r1
 8002c44:	f382 8811 	msr	BASEPRI, r2
 8002c48:	4b0b      	ldr	r3, [pc, #44]	; (8002c78 <Vector130+0x88>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002c50:	d108      	bne.n	8002c64 <Vector130+0x74>
 8002c52:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002c56:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002c58:	4808      	ldr	r0, [pc, #32]	; (8002c7c <Vector130+0x8c>)
 8002c5a:	f7fd ffb9 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002c5e:	4808      	ldr	r0, [pc, #32]	; (8002c80 <Vector130+0x90>)
 8002c60:	f7fd ffb6 	bl	8000bd0 <chSysHalt>
 8002c64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c68:	f7fe bff2 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002c6c:	200009f0 	.word	0x200009f0
 8002c70:	40026400 	.word	0x40026400
 8002c74:	20000cf8 	.word	0x20000cf8
 8002c78:	e000ed00 	.word	0xe000ed00
 8002c7c:	08004d10 	.word	0x08004d10
 8002c80:	08004d18 	.word	0x08004d18
	...

08002c90 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8002c90:	b510      	push	{r4, lr}
 8002c92:	2330      	movs	r3, #48	; 0x30
 8002c94:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002c98:	4c1d      	ldr	r4, [pc, #116]	; (8002d10 <Vector150+0x80>)
 8002c9a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	db2c      	blt.n	8002cfc <Vector150+0x6c>
 8002ca2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002ca6:	bb4a      	cbnz	r2, 8002cfc <Vector150+0x6c>
  oip->dbg.isr_cnt++;
 8002ca8:	3301      	adds	r3, #1
 8002caa:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002cae:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002cb2:	4b18      	ldr	r3, [pc, #96]	; (8002d14 <Vector150+0x84>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 8002cb4:	4a18      	ldr	r2, [pc, #96]	; (8002d18 <Vector150+0x88>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002cb6:	6859      	ldr	r1, [r3, #4]
 8002cb8:	0989      	lsrs	r1, r1, #6
 8002cba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 8002cbe:	0188      	lsls	r0, r1, #6
 8002cc0:	60d8      	str	r0, [r3, #12]
  if (dma.streams[13].func)
 8002cc2:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
 8002cc4:	b10b      	cbz	r3, 8002cca <Vector150+0x3a>
    dma.streams[13].func(dma.streams[13].param, flags);
 8002cc6:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8002cc8:	4798      	blx	r3
 8002cca:	2230      	movs	r2, #48	; 0x30
 8002ccc:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002cd0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	dd14      	ble.n	8002d02 <Vector150+0x72>
 8002cd8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002cdc:	b989      	cbnz	r1, 8002d02 <Vector150+0x72>
  oip->dbg.isr_cnt--;
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002ce4:	f381 8811 	msr	BASEPRI, r1
 8002ce8:	f382 8811 	msr	BASEPRI, r2
 8002cec:	4b0b      	ldr	r3, [pc, #44]	; (8002d1c <Vector150+0x8c>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002cf4:	d108      	bne.n	8002d08 <Vector150+0x78>
 8002cf6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002cfa:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002cfc:	4808      	ldr	r0, [pc, #32]	; (8002d20 <Vector150+0x90>)
 8002cfe:	f7fd ff67 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002d02:	4808      	ldr	r0, [pc, #32]	; (8002d24 <Vector150+0x94>)
 8002d04:	f7fd ff64 	bl	8000bd0 <chSysHalt>
 8002d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d0c:	f7fe bfa0 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002d10:	200009f0 	.word	0x200009f0
 8002d14:	40026400 	.word	0x40026400
 8002d18:	20000cf8 	.word	0x20000cf8
 8002d1c:	e000ed00 	.word	0xe000ed00
 8002d20:	08004d10 	.word	0x08004d10
 8002d24:	08004d18 	.word	0x08004d18
	...

08002d30 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8002d30:	b510      	push	{r4, lr}
 8002d32:	2330      	movs	r3, #48	; 0x30
 8002d34:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002d38:	4c1d      	ldr	r4, [pc, #116]	; (8002db0 <Vector154+0x80>)
 8002d3a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	db2c      	blt.n	8002d9c <Vector154+0x6c>
 8002d42:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002d46:	bb4a      	cbnz	r2, 8002d9c <Vector154+0x6c>
  oip->dbg.isr_cnt++;
 8002d48:	3301      	adds	r3, #1
 8002d4a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002d4e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002d52:	4b18      	ldr	r3, [pc, #96]	; (8002db4 <Vector154+0x84>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 8002d54:	4a18      	ldr	r2, [pc, #96]	; (8002db8 <Vector154+0x88>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002d56:	6859      	ldr	r1, [r3, #4]
 8002d58:	0c09      	lsrs	r1, r1, #16
 8002d5a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8002d5e:	0408      	lsls	r0, r1, #16
 8002d60:	60d8      	str	r0, [r3, #12]
  if (dma.streams[14].func)
 8002d62:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8002d64:	b10b      	cbz	r3, 8002d6a <Vector154+0x3a>
    dma.streams[14].func(dma.streams[14].param, flags);
 8002d66:	6f90      	ldr	r0, [r2, #120]	; 0x78
 8002d68:	4798      	blx	r3
 8002d6a:	2230      	movs	r2, #48	; 0x30
 8002d6c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002d70:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	dd14      	ble.n	8002da2 <Vector154+0x72>
 8002d78:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002d7c:	b989      	cbnz	r1, 8002da2 <Vector154+0x72>
  oip->dbg.isr_cnt--;
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002d84:	f381 8811 	msr	BASEPRI, r1
 8002d88:	f382 8811 	msr	BASEPRI, r2
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <Vector154+0x8c>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002d94:	d108      	bne.n	8002da8 <Vector154+0x78>
 8002d96:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002d9a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002d9c:	4808      	ldr	r0, [pc, #32]	; (8002dc0 <Vector154+0x90>)
 8002d9e:	f7fd ff17 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002da2:	4808      	ldr	r0, [pc, #32]	; (8002dc4 <Vector154+0x94>)
 8002da4:	f7fd ff14 	bl	8000bd0 <chSysHalt>
 8002da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dac:	f7fe bf50 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002db0:	200009f0 	.word	0x200009f0
 8002db4:	40026400 	.word	0x40026400
 8002db8:	20000cf8 	.word	0x20000cf8
 8002dbc:	e000ed00 	.word	0xe000ed00
 8002dc0:	08004d10 	.word	0x08004d10
 8002dc4:	08004d18 	.word	0x08004d18
	...

08002dd0 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8002dd0:	b510      	push	{r4, lr}
 8002dd2:	2330      	movs	r3, #48	; 0x30
 8002dd4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002dd8:	4c1e      	ldr	r4, [pc, #120]	; (8002e54 <Vector158+0x84>)
 8002dda:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	db2d      	blt.n	8002e3e <Vector158+0x6e>
 8002de2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002de6:	bb52      	cbnz	r2, 8002e3e <Vector158+0x6e>
  oip->dbg.isr_cnt++;
 8002de8:	3301      	adds	r3, #1
 8002dea:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002dee:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002df2:	4b19      	ldr	r3, [pc, #100]	; (8002e58 <Vector158+0x88>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 8002df4:	4a19      	ldr	r2, [pc, #100]	; (8002e5c <Vector158+0x8c>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002df6:	6859      	ldr	r1, [r3, #4]
 8002df8:	0d89      	lsrs	r1, r1, #22
 8002dfa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8002dfe:	0588      	lsls	r0, r1, #22
 8002e00:	60d8      	str	r0, [r3, #12]
  if (dma.streams[15].func)
 8002e02:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
 8002e04:	b113      	cbz	r3, 8002e0c <Vector158+0x3c>
    dma.streams[15].func(dma.streams[15].param, flags);
 8002e06:	f8d2 0080 	ldr.w	r0, [r2, #128]	; 0x80
 8002e0a:	4798      	blx	r3
 8002e0c:	2230      	movs	r2, #48	; 0x30
 8002e0e:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002e12:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	dd14      	ble.n	8002e44 <Vector158+0x74>
 8002e1a:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002e1e:	b989      	cbnz	r1, 8002e44 <Vector158+0x74>
  oip->dbg.isr_cnt--;
 8002e20:	3b01      	subs	r3, #1
 8002e22:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002e26:	f381 8811 	msr	BASEPRI, r1
 8002e2a:	f382 8811 	msr	BASEPRI, r2
 8002e2e:	4b0c      	ldr	r3, [pc, #48]	; (8002e60 <Vector158+0x90>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002e36:	d108      	bne.n	8002e4a <Vector158+0x7a>
 8002e38:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002e3c:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002e3e:	4809      	ldr	r0, [pc, #36]	; (8002e64 <Vector158+0x94>)
 8002e40:	f7fd fec6 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002e44:	4808      	ldr	r0, [pc, #32]	; (8002e68 <Vector158+0x98>)
 8002e46:	f7fd fec3 	bl	8000bd0 <chSysHalt>
 8002e4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e4e:	f7fe beff 	b.w	8001c50 <__port_irq_epilogue.part.0>
 8002e52:	bf00      	nop
 8002e54:	200009f0 	.word	0x200009f0
 8002e58:	40026400 	.word	0x40026400
 8002e5c:	20000cf8 	.word	0x20000cf8
 8002e60:	e000ed00 	.word	0xe000ed00
 8002e64:	08004d10 	.word	0x08004d10
 8002e68:	08004d18 	.word	0x08004d18
 8002e6c:	00000000 	.word	0x00000000

08002e70 <VectorC4>:
/**
 * @brief   I2C2 event interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8002e70:	b570      	push	{r4, r5, r6, lr}
 8002e72:	2130      	movs	r1, #48	; 0x30
 8002e74:	f381 8811 	msr	BASEPRI, r1
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002e78:	4c7d      	ldr	r4, [pc, #500]	; (8003070 <VectorC4+0x200>)
 8002e7a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f2c0 80e5 	blt.w	800304e <VectorC4+0x1de>
 8002e84:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002e88:	2a00      	cmp	r2, #0
 8002e8a:	f040 80e0 	bne.w	800304e <VectorC4+0x1de>
  oip->dbg.isr_cnt++;
 8002e8e:	3301      	adds	r3, #1
 8002e90:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002e94:	f382 8811 	msr	BASEPRI, r2
  I2C_TypeDef *dp = i2cp->i2c;
 8002e98:	4a76      	ldr	r2, [pc, #472]	; (8003074 <VectorC4+0x204>)
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8002e9a:	4877      	ldr	r0, [pc, #476]	; (8003078 <VectorC4+0x208>)
  I2C_TypeDef *dp = i2cp->i2c;
 8002e9c:	6b55      	ldr	r5, [r2, #52]	; 0x34
  uint32_t regSR2 = dp->SR2;
 8002e9e:	69ab      	ldr	r3, [r5, #24]
  uint32_t event = dp->SR1;
 8002ea0:	696e      	ldr	r6, [r5, #20]
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8002ea2:	ea46 4303 	orr.w	r3, r6, r3, lsl #16
 8002ea6:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8002eaa:	4283      	cmp	r3, r0
 8002eac:	d836      	bhi.n	8002f1c <VectorC4+0xac>
 8002eae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002eb2:	d90f      	bls.n	8002ed4 <VectorC4+0x64>
 8002eb4:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	2b10      	cmp	r3, #16
 8002ebc:	d80d      	bhi.n	8002eda <VectorC4+0x6a>
 8002ebe:	e8df f003 	tbb	[pc, r3]
 8002ec2:	5942      	.short	0x5942
 8002ec4:	0c0c0c0c 	.word	0x0c0c0c0c
 8002ec8:	0c0c6f0c 	.word	0x0c0c6f0c
 8002ecc:	0c0c0c0c 	.word	0x0c0c0c0c
 8002ed0:	0c0c      	.short	0x0c0c
 8002ed2:	74          	.byte	0x74
 8002ed3:	00          	.byte	0x00
 8002ed4:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8002ed8:	d035      	beq.n	8002f46 <VectorC4+0xd6>
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 8002eda:	f016 0f0a 	tst.w	r6, #10
    (void)dp->SR2;
 8002ede:	bf18      	it	ne
 8002ee0:	69ab      	ldrne	r3, [r5, #24]
 8002ee2:	2230      	movs	r2, #48	; 0x30
 8002ee4:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002ee8:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f340 80b1 	ble.w	8003054 <VectorC4+0x1e4>
 8002ef2:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002ef6:	2900      	cmp	r1, #0
 8002ef8:	f040 80ac 	bne.w	8003054 <VectorC4+0x1e4>
  oip->dbg.isr_cnt--;
 8002efc:	3b01      	subs	r3, #1
 8002efe:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002f02:	f381 8811 	msr	BASEPRI, r1
 8002f06:	f382 8811 	msr	BASEPRI, r2
 8002f0a:	4b5c      	ldr	r3, [pc, #368]	; (800307c <VectorC4+0x20c>)
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002f12:	f040 80a2 	bne.w	800305a <VectorC4+0x1ea>
 8002f16:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
}
 8002f1a:	bd70      	pop	{r4, r5, r6, pc}
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8002f1c:	4858      	ldr	r0, [pc, #352]	; (8003080 <VectorC4+0x210>)
 8002f1e:	4283      	cmp	r3, r0
 8002f20:	d01d      	beq.n	8002f5e <VectorC4+0xee>
 8002f22:	3002      	adds	r0, #2
 8002f24:	4283      	cmp	r3, r0
 8002f26:	d1d8      	bne.n	8002eda <VectorC4+0x6a>
    (void)dp->DR; /* Clear BTF.*/
 8002f28:	692b      	ldr	r3, [r5, #16]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 8002f2a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d064      	beq.n	8002ffe <VectorC4+0x18e>
      i2cp->addr |= 0x01;
 8002f34:	8c11      	ldrh	r1, [r2, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 8002f36:	682b      	ldr	r3, [r5, #0]
      i2cp->addr |= 0x01;
 8002f38:	f041 0101 	orr.w	r1, r1, #1
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 8002f3c:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
      i2cp->addr |= 0x01;
 8002f40:	8411      	strh	r1, [r2, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 8002f42:	602b      	str	r3, [r5, #0]
      return;
 8002f44:	e7cd      	b.n	8002ee2 <VectorC4+0x72>
    if ((i2cp->addr >> 8) > 0) {
 8002f46:	8c13      	ldrh	r3, [r2, #32]
 8002f48:	0a1a      	lsrs	r2, r3, #8
 8002f4a:	d02c      	beq.n	8002fa6 <VectorC4+0x136>
      dp->DR = 0xF0 | (0x6 & (i2cp->addr >> 8)) | (0x1 & i2cp->addr);
 8002f4c:	f002 0206 	and.w	r2, r2, #6
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	4313      	orrs	r3, r2
 8002f56:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8002f5a:	612b      	str	r3, [r5, #16]
 8002f5c:	e7bd      	b.n	8002eda <VectorC4+0x6a>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002f5e:	686b      	ldr	r3, [r5, #4]
    dmaStreamEnable(i2cp->dmatx);
 8002f60:	6b12      	ldr	r2, [r2, #48]	; 0x30
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002f62:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmatx);
 8002f66:	6812      	ldr	r2, [r2, #0]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002f68:	606b      	str	r3, [r5, #4]
    dmaStreamEnable(i2cp->dmatx);
 8002f6a:	6813      	ldr	r3, [r2, #0]
 8002f6c:	f043 0301 	orr.w	r3, r3, #1
 8002f70:	6013      	str	r3, [r2, #0]
    break;
 8002f72:	e7b2      	b.n	8002eda <VectorC4+0x6a>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002f74:	686b      	ldr	r3, [r5, #4]
    dmaStreamEnable(i2cp->dmarx);
 8002f76:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002f78:	f423 7200 	bic.w	r2, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmarx);
 8002f7c:	680b      	ldr	r3, [r1, #0]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002f7e:	606a      	str	r2, [r5, #4]
    dmaStreamEnable(i2cp->dmarx);
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	f042 0201 	orr.w	r2, r2, #1
 8002f86:	601a      	str	r2, [r3, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
 8002f88:	686a      	ldr	r2, [r5, #4]
 8002f8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f8e:	606a      	str	r2, [r5, #4]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d8a1      	bhi.n	8002eda <VectorC4+0x6a>
      dp->CR1 &= ~I2C_CR1_ACK;
 8002f96:	682b      	ldr	r3, [r5, #0]
 8002f98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f9c:	602b      	str	r3, [r5, #0]
 8002f9e:	e79c      	b.n	8002eda <VectorC4+0x6a>
    dp->DR = (0xFF & (i2cp->addr >> 1));
 8002fa0:	8c13      	ldrh	r3, [r2, #32]
 8002fa2:	f3c3 0347 	ubfx	r3, r3, #1, #8
 8002fa6:	612b      	str	r3, [r5, #16]
    break;
 8002fa8:	e797      	b.n	8002eda <VectorC4+0x6a>
  dmaStreamDisable(i2cp->dmatx);
 8002faa:	6b10      	ldr	r0, [r2, #48]	; 0x30
  dp->CR1 = I2C_CR1_SWRST;
 8002fac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fb0:	602b      	str	r3, [r5, #0]
  dmaStreamDisable(i2cp->dmatx);
 8002fb2:	6801      	ldr	r1, [r0, #0]
  dp->CR1 = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	602b      	str	r3, [r5, #0]
  dp->CR2 = 0;
 8002fb8:	606b      	str	r3, [r5, #4]
  dp->SR1 = 0;
 8002fba:	616b      	str	r3, [r5, #20]
  dmaStreamDisable(i2cp->dmatx);
 8002fbc:	680b      	ldr	r3, [r1, #0]
 8002fbe:	f023 031f 	bic.w	r3, r3, #31
 8002fc2:	600b      	str	r3, [r1, #0]
 8002fc4:	680b      	ldr	r3, [r1, #0]
 8002fc6:	07db      	lsls	r3, r3, #31
 8002fc8:	d4fc      	bmi.n	8002fc4 <VectorC4+0x154>
 8002fca:	f890 c009 	ldrb.w	ip, [r0, #9]
  dmaStreamDisable(i2cp->dmarx);
 8002fce:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  dmaStreamDisable(i2cp->dmatx);
 8002fd0:	6842      	ldr	r2, [r0, #4]
 8002fd2:	233d      	movs	r3, #61	; 0x3d
 8002fd4:	fa03 f30c 	lsl.w	r3, r3, ip
 8002fd8:	6013      	str	r3, [r2, #0]
  dmaStreamDisable(i2cp->dmarx);
 8002fda:	680a      	ldr	r2, [r1, #0]
 8002fdc:	6813      	ldr	r3, [r2, #0]
 8002fde:	f023 031f 	bic.w	r3, r3, #31
 8002fe2:	6013      	str	r3, [r2, #0]
 8002fe4:	6813      	ldr	r3, [r2, #0]
 8002fe6:	07db      	lsls	r3, r3, #31
 8002fe8:	d4fc      	bmi.n	8002fe4 <VectorC4+0x174>
 8002fea:	684a      	ldr	r2, [r1, #4]
 8002fec:	7a49      	ldrb	r1, [r1, #9]
 8002fee:	233d      	movs	r3, #61	; 0x3d
 8002ff0:	408b      	lsls	r3, r1
 8002ff2:	6013      	str	r3, [r2, #0]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002ff4:	686b      	ldr	r3, [r5, #4]
 8002ff6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ffa:	606b      	str	r3, [r5, #4]
    break;
 8002ffc:	e76d      	b.n	8002eda <VectorC4+0x6a>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002ffe:	686b      	ldr	r3, [r5, #4]
 8003000:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003004:	606b      	str	r3, [r5, #4]
    dp->CR1 |= I2C_CR1_STOP;
 8003006:	682b      	ldr	r3, [r5, #0]
 8003008:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800300c:	602b      	str	r3, [r5, #0]
 800300e:	f381 8811 	msr	BASEPRI, r1
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8003012:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003016:	2b00      	cmp	r3, #0
 8003018:	dd23      	ble.n	8003062 <VectorC4+0x1f2>
 800301a:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800301e:	bb03      	cbnz	r3, 8003062 <VectorC4+0x1f2>
  if (*trp != NULL) {
 8003020:	69d0      	ldr	r0, [r2, #28]
  oip->dbg.lock_cnt = (cnt_t)1;
 8003022:	2101      	movs	r1, #1
 8003024:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
 8003028:	b158      	cbz	r0, 8003042 <VectorC4+0x1d2>
    *trp = NULL;
 800302a:	61d3      	str	r3, [r2, #28]
    tp->u.rdymsg = msg;
 800302c:	6283      	str	r3, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 800302e:	f7fe f87f 	bl	8001130 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8003032:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003036:	2b00      	cmp	r3, #0
 8003038:	dd16      	ble.n	8003068 <VectorC4+0x1f8>
 800303a:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800303e:	2b00      	cmp	r3, #0
 8003040:	dd12      	ble.n	8003068 <VectorC4+0x1f8>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003042:	2300      	movs	r3, #0
 8003044:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003048:	f383 8811 	msr	BASEPRI, r3
 800304c:	e745      	b.n	8002eda <VectorC4+0x6a>
    chSysHalt("SV#8");
 800304e:	480d      	ldr	r0, [pc, #52]	; (8003084 <VectorC4+0x214>)
 8003050:	f7fd fdbe 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8003054:	480c      	ldr	r0, [pc, #48]	; (8003088 <VectorC4+0x218>)
 8003056:	f7fd fdbb 	bl	8000bd0 <chSysHalt>
}
 800305a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800305e:	f7fe bdf7 	b.w	8001c50 <__port_irq_epilogue.part.0>
    chSysHalt("SV#6");
 8003062:	480a      	ldr	r0, [pc, #40]	; (800308c <VectorC4+0x21c>)
 8003064:	f7fd fdb4 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#7");
 8003068:	4809      	ldr	r0, [pc, #36]	; (8003090 <VectorC4+0x220>)
 800306a:	f7fd fdb1 	bl	8000bd0 <chSysHalt>
 800306e:	bf00      	nop
 8003070:	200009f0 	.word	0x200009f0
 8003074:	2000087c 	.word	0x2000087c
 8003078:	00030011 	.word	0x00030011
 800307c:	e000ed00 	.word	0xe000ed00
 8003080:	00070082 	.word	0x00070082
 8003084:	08004d10 	.word	0x08004d10
 8003088:	08004d18 	.word	0x08004d18
 800308c:	08004cc8 	.word	0x08004cc8
 8003090:	08004ce0 	.word	0x08004ce0
	...

080030a0 <VectorC8>:
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 80030a0:	495a      	ldr	r1, [pc, #360]	; (800320c <VectorC8+0x16c>)
 80030a2:	6b4a      	ldr	r2, [r1, #52]	; 0x34
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 80030a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t sr = I2CD2.i2c->SR1;
 80030a6:	6955      	ldr	r5, [r2, #20]
 80030a8:	2330      	movs	r3, #48	; 0x30
 80030aa:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80030ae:	4c58      	ldr	r4, [pc, #352]	; (8003210 <VectorC8+0x170>)
 80030b0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f2c0 8098 	blt.w	80031ea <VectorC8+0x14a>
 80030ba:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80030be:	2a00      	cmp	r2, #0
 80030c0:	f040 8093 	bne.w	80031ea <VectorC8+0x14a>
  oip->dbg.isr_cnt++;
 80030c4:	3301      	adds	r3, #1
 80030c6:	b2a8      	uxth	r0, r5
 80030c8:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80030cc:	f382 8811 	msr	BASEPRI, r2
  dmaStreamDisable(i2cp->dmatx);
 80030d0:	e9d1 760c 	ldrd	r7, r6, [r1, #48]	; 0x30

  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 80030d4:	f405 435f 	and.w	r3, r5, #57088	; 0xdf00
  dmaStreamDisable(i2cp->dmatx);
 80030d8:	683a      	ldr	r2, [r7, #0]
  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 80030da:	43db      	mvns	r3, r3
 80030dc:	6173      	str	r3, [r6, #20]
  dmaStreamDisable(i2cp->dmatx);
 80030de:	6813      	ldr	r3, [r2, #0]
 80030e0:	f023 031f 	bic.w	r3, r3, #31
 80030e4:	6013      	str	r3, [r2, #0]
 80030e6:	6813      	ldr	r3, [r2, #0]
 80030e8:	07db      	lsls	r3, r3, #31
 80030ea:	d4fc      	bmi.n	80030e6 <VectorC8+0x46>
 80030ec:	f897 c009 	ldrb.w	ip, [r7, #9]
 80030f0:	687a      	ldr	r2, [r7, #4]
  dmaStreamDisable(i2cp->dmarx);
 80030f2:	6acf      	ldr	r7, [r1, #44]	; 0x2c
  dmaStreamDisable(i2cp->dmatx);
 80030f4:	233d      	movs	r3, #61	; 0x3d
 80030f6:	fa03 f30c 	lsl.w	r3, r3, ip
 80030fa:	6013      	str	r3, [r2, #0]
  dmaStreamDisable(i2cp->dmarx);
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	6813      	ldr	r3, [r2, #0]
 8003100:	f023 031f 	bic.w	r3, r3, #31
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	6813      	ldr	r3, [r2, #0]
 8003108:	07db      	lsls	r3, r3, #31
 800310a:	d4fc      	bmi.n	8003106 <VectorC8+0x66>
 800310c:	f897 c009 	ldrb.w	ip, [r7, #9]
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	233d      	movs	r3, #61	; 0x3d
 8003114:	fa03 f30c 	lsl.w	r3, r3, ip
 8003118:	6013      	str	r3, [r2, #0]
  if (sr & I2C_SR1_BERR) {                          /* Bus error.           */
 800311a:	f3c0 2300 	ubfx	r3, r0, #8, #1
  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
 800311e:	0582      	lsls	r2, r0, #22
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8003120:	bf48      	it	mi
 8003122:	f043 0302 	orrmi.w	r3, r3, #2
  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 8003126:	0547      	lsls	r7, r0, #21
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8003128:	608b      	str	r3, [r1, #8]
  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 800312a:	d50a      	bpl.n	8003142 <VectorC8+0xa2>
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
 800312c:	6872      	ldr	r2, [r6, #4]
 800312e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003132:	6072      	str	r2, [r6, #4]
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 8003134:	6832      	ldr	r2, [r6, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 8003136:	f043 0304 	orr.w	r3, r3, #4
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 800313a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800313e:	6032      	str	r2, [r6, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 8003140:	608b      	str	r3, [r1, #8]
  if (sr & I2C_SR1_OVR)                             /* Overrun.             */
 8003142:	0502      	lsls	r2, r0, #20
    i2cp->errors |= I2C_OVERRUN;
 8003144:	bf44      	itt	mi
 8003146:	f043 0308 	orrmi.w	r3, r3, #8
 800314a:	608b      	strmi	r3, [r1, #8]
  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
 800314c:	0447      	lsls	r7, r0, #17
    i2cp->errors |= I2C_TIMEOUT;
 800314e:	bf44      	itt	mi
 8003150:	f043 0320 	orrmi.w	r3, r3, #32
 8003154:	608b      	strmi	r3, [r1, #8]
  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
 8003156:	04c6      	lsls	r6, r0, #19
 8003158:	d41c      	bmi.n	8003194 <VectorC8+0xf4>
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800315a:	042a      	lsls	r2, r5, #16
 800315c:	d41f      	bmi.n	800319e <VectorC8+0xfe>
  if (i2cp->errors != I2C_NO_ERROR)
 800315e:	bb0b      	cbnz	r3, 80031a4 <VectorC8+0x104>
 8003160:	2230      	movs	r2, #48	; 0x30
 8003162:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8003166:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800316a:	2b00      	cmp	r3, #0
 800316c:	dd40      	ble.n	80031f0 <VectorC8+0x150>
 800316e:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8003172:	2900      	cmp	r1, #0
 8003174:	d13c      	bne.n	80031f0 <VectorC8+0x150>
  oip->dbg.isr_cnt--;
 8003176:	3b01      	subs	r3, #1
 8003178:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800317c:	f381 8811 	msr	BASEPRI, r1
 8003180:	f382 8811 	msr	BASEPRI, r2
 8003184:	4b23      	ldr	r3, [pc, #140]	; (8003214 <VectorC8+0x174>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800318c:	d133      	bne.n	80031f6 <VectorC8+0x156>
 800318e:	f383 8811 	msr	BASEPRI, r3
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
}
 8003192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    i2cp->errors |= I2C_PEC_ERROR;
 8003194:	f043 0310 	orr.w	r3, r3, #16
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 8003198:	0428      	lsls	r0, r5, #16
    i2cp->errors |= I2C_PEC_ERROR;
 800319a:	608b      	str	r3, [r1, #8]
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800319c:	d502      	bpl.n	80031a4 <VectorC8+0x104>
    i2cp->errors |= I2C_SMB_ALERT;
 800319e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031a2:	608b      	str	r3, [r1, #8]
 80031a4:	2330      	movs	r3, #48	; 0x30
 80031a6:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80031aa:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	dd25      	ble.n	80031fe <VectorC8+0x15e>
 80031b2:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80031b6:	bb13      	cbnz	r3, 80031fe <VectorC8+0x15e>
  if (*trp != NULL) {
 80031b8:	69c8      	ldr	r0, [r1, #28]
  oip->dbg.lock_cnt = (cnt_t)1;
 80031ba:	2201      	movs	r2, #1
 80031bc:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
 80031c0:	b168      	cbz	r0, 80031de <VectorC8+0x13e>
    tp->u.rdymsg = msg;
 80031c2:	f06f 0201 	mvn.w	r2, #1
    *trp = NULL;
 80031c6:	61cb      	str	r3, [r1, #28]
    tp->u.rdymsg = msg;
 80031c8:	6282      	str	r2, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 80031ca:	f7fd ffb1 	bl	8001130 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80031ce:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	dd16      	ble.n	8003204 <VectorC8+0x164>
 80031d6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80031da:	2b00      	cmp	r3, #0
 80031dc:	dd12      	ble.n	8003204 <VectorC8+0x164>
  oip->dbg.lock_cnt = (cnt_t)0;
 80031de:	2300      	movs	r3, #0
 80031e0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 80031e4:	f383 8811 	msr	BASEPRI, r3
 80031e8:	e7ba      	b.n	8003160 <VectorC8+0xc0>
    chSysHalt("SV#8");
 80031ea:	480b      	ldr	r0, [pc, #44]	; (8003218 <VectorC8+0x178>)
 80031ec:	f7fd fcf0 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80031f0:	480a      	ldr	r0, [pc, #40]	; (800321c <VectorC8+0x17c>)
 80031f2:	f7fd fced 	bl	8000bd0 <chSysHalt>
}
 80031f6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80031fa:	f7fe bd29 	b.w	8001c50 <__port_irq_epilogue.part.0>
    chSysHalt("SV#6");
 80031fe:	4808      	ldr	r0, [pc, #32]	; (8003220 <VectorC8+0x180>)
 8003200:	f7fd fce6 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#7");
 8003204:	4807      	ldr	r0, [pc, #28]	; (8003224 <VectorC8+0x184>)
 8003206:	f7fd fce3 	bl	8000bd0 <chSysHalt>
 800320a:	bf00      	nop
 800320c:	2000087c 	.word	0x2000087c
 8003210:	200009f0 	.word	0x200009f0
 8003214:	e000ed00 	.word	0xe000ed00
 8003218:	08004d10 	.word	0x08004d10
 800321c:	08004d18 	.word	0x08004d18
 8003220:	08004cc8 	.word	0x08004cc8
 8003224:	08004ce0 	.word	0x08004ce0
	...

08003230 <chSchDoPreemption>:
  thread_t *otp = __instance_get_currthread(oip);
 8003230:	4a12      	ldr	r2, [pc, #72]	; (800327c <chSchDoPreemption+0x4c>)
  ch_priority_queue_t *p = pqp->next;
 8003232:	6810      	ldr	r0, [r2, #0]
 8003234:	68d1      	ldr	r1, [r2, #12]
  pqp->next       = p->next;
 8003236:	6803      	ldr	r3, [r0, #0]
static void __sch_reschedule_ahead(void) {
 8003238:	b510      	push	{r4, lr}
  ntp->state = CH_STATE_CURRENT;
 800323a:	2401      	movs	r4, #1
  pqp->next->prev = pqp;
 800323c:	605a      	str	r2, [r3, #4]
 800323e:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  tp->state = CH_STATE_READY;
 8003242:	2400      	movs	r4, #0
  pqp->next       = p->next;
 8003244:	6013      	str	r3, [r2, #0]
 8003246:	f881 4024 	strb.w	r4, [r1, #36]	; 0x24
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 800324a:	698b      	ldr	r3, [r1, #24]
  } while (unlikely(pqp->prio > p->prio));
 800324c:	688c      	ldr	r4, [r1, #8]
  __instance_set_currthread(oip, ntp);
 800324e:	60d0      	str	r0, [r2, #12]
    pqp = pqp->next;
 8003250:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	42a2      	cmp	r2, r4
 8003256:	d8fb      	bhi.n	8003250 <chSchDoPreemption+0x20>
  p->prev       = pqp->prev;
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
 800325e:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
 8003260:	6059      	str	r1, [r3, #4]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003262:	f3ef 8309 	mrs	r3, PSP
  chSysSwitch(ntp, otp);
 8003266:	6a0a      	ldr	r2, [r1, #32]
 8003268:	3b64      	subs	r3, #100	; 0x64
 800326a:	429a      	cmp	r2, r3
 800326c:	d803      	bhi.n	8003276 <chSchDoPreemption+0x46>
}
 800326e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chSysSwitch(ntp, otp);
 8003272:	f7fd b847 	b.w	8000304 <__port_switch>
 8003276:	4802      	ldr	r0, [pc, #8]	; (8003280 <chSchDoPreemption+0x50>)
 8003278:	f7fd fcaa 	bl	8000bd0 <chSysHalt>
 800327c:	200009f0 	.word	0x200009f0
 8003280:	08004cf0 	.word	0x08004cf0
	...

08003290 <myprintf>:
static mutex_t mutex_bsp2;


static uint32_t beep_ms = 200;

int myprintf(const char *fmt, ...) {
 8003290:	b40f      	push	{r0, r1, r2, r3}
 8003292:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003296:	ed2d 8b06 	vpush	{d8-d10}
 800329a:	b091      	sub	sp, #68	; 0x44
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800329c:	2330      	movs	r3, #48	; 0x30
 800329e:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
 80032a2:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80032a6:	f8df b258 	ldr.w	fp, [pc, #600]	; 8003500 <myprintf+0x270>
 80032aa:	e9db 3222 	ldrd	r3, r2, [fp, #136]	; 0x88
 80032ae:	4313      	orrs	r3, r2
 80032b0:	f040 8190 	bne.w	80035d4 <myprintf+0x344>

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 80032b4:	4a90      	ldr	r2, [pc, #576]	; (80034f8 <myprintf+0x268>)
  return __sch_get_currthread();
 80032b6:	f8db 400c 	ldr.w	r4, [fp, #12]
 80032ba:	6890      	ldr	r0, [r2, #8]
  oip->dbg.lock_cnt = (cnt_t)1;
 80032bc:	2301      	movs	r3, #1
 80032be:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
 80032c2:	2800      	cmp	r0, #0
 80032c4:	f000 8288 	beq.w	80037d8 <myprintf+0x548>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 80032c8:	68a3      	ldr	r3, [r4, #8]
 80032ca:	6882      	ldr	r2, [r0, #8]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d20b      	bcs.n	80032e8 <myprintf+0x58>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;
 80032d0:	6083      	str	r3, [r0, #8]

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 80032d2:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80032d6:	2b06      	cmp	r3, #6
 80032d8:	f000 81cb 	beq.w	8003672 <myprintf+0x3e2>
 80032dc:	2b07      	cmp	r3, #7
 80032de:	f000 81ad 	beq.w	800363c <myprintf+0x3ac>
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	f000 81be 	beq.w	8003664 <myprintf+0x3d4>
/* If the performance code path has been chosen then all the following
   functions are inlined into the various kernel modules.*/
#if CH_CFG_OPTIMIZE_SPEED == TRUE
static inline void ch_sch_prio_insert(ch_queue_t *qp, ch_queue_t *tp) {

  ch_queue_t *cp = qp;
 80032e8:	4b83      	ldr	r3, [pc, #524]	; (80034f8 <myprintf+0x268>)
 80032ea:	e003      	b.n	80032f4 <myprintf+0x64>
  do {
    cp = cp->next;
  } while ((cp != qp) &&
 80032ec:	6899      	ldr	r1, [r3, #8]
 80032ee:	68a2      	ldr	r2, [r4, #8]
 80032f0:	4291      	cmp	r1, r2
 80032f2:	d303      	bcc.n	80032fc <myprintf+0x6c>
    cp = cp->next;
 80032f4:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 80032f6:	4a80      	ldr	r2, [pc, #512]	; (80034f8 <myprintf+0x268>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d1f7      	bne.n	80032ec <myprintf+0x5c>
           (threadref(cp)->hdr.pqueue.prio >= threadref(tp)->hdr.pqueue.prio));
  tp->next       = cp;
  tp->prev       = cp->prev;
 80032fc:	685a      	ldr	r2, [r3, #4]
  tp->next       = cp;
 80032fe:	6023      	str	r3, [r4, #0]
  tp->prev       = cp->prev;
 8003300:	6062      	str	r2, [r4, #4]
  tp->prev->next = tp;
 8003302:	6014      	str	r4, [r2, #0]
  cp->prev       = tp;
 8003304:	605c      	str	r4, [r3, #4]
        break;
      }

      /* Sleep on the mutex.*/
      ch_sch_prio_insert(&mp->queue, &currtp->hdr.queue);
      currtp->u.wtmtxp = mp;
 8003306:	4b7c      	ldr	r3, [pc, #496]	; (80034f8 <myprintf+0x268>)
 8003308:	62a3      	str	r3, [r4, #40]	; 0x28
      chSchGoSleepS(CH_STATE_WTMTX);
 800330a:	2006      	movs	r0, #6
 800330c:	f7fe f890 	bl	8001430 <chSchGoSleepS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003310:	f8db 3088 	ldr.w	r3, [fp, #136]	; 0x88
 8003314:	2b00      	cmp	r3, #0
 8003316:	f040 825c 	bne.w	80037d2 <myprintf+0x542>
 800331a:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800331e:	2b00      	cmp	r3, #0
 8003320:	f340 8257 	ble.w	80037d2 <myprintf+0x542>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003324:	2300      	movs	r3, #0
 8003326:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
 800332a:	f383 8811 	msr	BASEPRI, r3
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 800332e:	4648      	mov	r0, r9
  va_list ap;
  int formatted_bytes;
  chMtxLock(&mutex_bsp2);
  va_start(ap, fmt);
 8003330:	aa21      	add	r2, sp, #132	; 0x84
 8003332:	f810 1b01 	ldrb.w	r1, [r0], #1
 8003336:	9209      	str	r2, [sp, #36]	; 0x24
  formatted_bytes = chvprintf(bsp2, fmt, ap);
 8003338:	9203      	str	r2, [sp, #12]
    if (c == 0) {
 800333a:	2900      	cmp	r1, #0
 800333c:	f000 836a 	beq.w	8003a14 <myprintf+0x784>
 8003340:	f8df a1b8 	ldr.w	sl, [pc, #440]	; 80034fc <myprintf+0x26c>
 8003344:	461f      	mov	r7, r3
 8003346:	e00c      	b.n	8003362 <myprintf+0xd2>
      return n;
    }
    
    if (c != '%') {
      streamPut(chp, (uint8_t)c);
 8003348:	f8da 3000 	ldr.w	r3, [sl]
      n++;
      continue;
 800334c:	4681      	mov	r9, r0
      streamPut(chp, (uint8_t)c);
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	486a      	ldr	r0, [pc, #424]	; (80034fc <myprintf+0x26c>)
      n++;
 8003352:	3701      	adds	r7, #1
      streamPut(chp, (uint8_t)c);
 8003354:	4798      	blx	r3
    c = *fmt++;
 8003356:	4648      	mov	r0, r9
 8003358:	f810 1b01 	ldrb.w	r1, [r0], #1
    if (c == 0) {
 800335c:	2900      	cmp	r1, #0
 800335e:	f000 80e3 	beq.w	8003528 <myprintf+0x298>
    if (c != '%') {
 8003362:	2925      	cmp	r1, #37	; 0x25
 8003364:	d1f0      	bne.n	8003348 <myprintf+0xb8>
    p = tmpbuf;
    s = tmpbuf;

    /* Alignment mode.*/
    left_align = false;
    if (*fmt == '-') {
 8003366:	f899 3001 	ldrb.w	r3, [r9, #1]
 800336a:	2b2d      	cmp	r3, #45	; 0x2d
      fmt++;
 800336c:	bf06      	itte	eq
 800336e:	f109 0002 	addeq.w	r0, r9, #2
      left_align = true;
 8003372:	2301      	moveq	r3, #1
    left_align = false;
 8003374:	2300      	movne	r3, #0
 8003376:	9302      	str	r3, [sp, #8]
    }

    /* Sign mode.*/
    do_sign = false;
    if (*fmt == '+') {
 8003378:	7803      	ldrb	r3, [r0, #0]
 800337a:	2b2b      	cmp	r3, #43	; 0x2b
      do_sign = true;
    }

    /* Filler mode.*/
    filler = ' ';
    if (*fmt == '0') {
 800337c:	bf03      	ittte	eq
 800337e:	7843      	ldrbeq	r3, [r0, #1]
      do_sign = true;
 8003380:	2501      	moveq	r5, #1
      fmt++;
 8003382:	3001      	addeq	r0, #1
    do_sign = false;
 8003384:	2500      	movne	r5, #0
    if (*fmt == '0') {
 8003386:	2b30      	cmp	r3, #48	; 0x30
      fmt++;
 8003388:	bf03      	ittte	eq
 800338a:	3001      	addeq	r0, #1
      filler = '0';
 800338c:	461e      	moveq	r6, r3
    }
    
    /* Width modifier.*/
    if ( *fmt == '*') {
 800338e:	7803      	ldrbeq	r3, [r0, #0]
    filler = ' ';
 8003390:	2620      	movne	r6, #32
    if ( *fmt == '*') {
 8003392:	2b2a      	cmp	r3, #42	; 0x2a
 8003394:	d149      	bne.n	800342a <myprintf+0x19a>
      width = va_arg(ap, int);
      ++fmt;
      c = *fmt++;
 8003396:	7843      	ldrb	r3, [r0, #1]
      width = va_arg(ap, int);
 8003398:	9a03      	ldr	r2, [sp, #12]
      }
    }
    
    /* Precision modifier.*/
    precision = 0;
    if (c == '.') {
 800339a:	2b2e      	cmp	r3, #46	; 0x2e
      width = va_arg(ap, int);
 800339c:	f852 4b04 	ldr.w	r4, [r2], #4
      c = *fmt++;
 80033a0:	f100 0902 	add.w	r9, r0, #2
    if (c == '.') {
 80033a4:	d057      	beq.n	8003456 <myprintf+0x1c6>
    precision = 0;
 80033a6:	f04f 0800 	mov.w	r8, #0
        }
      }
    }
    
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 80033aa:	f003 01df 	and.w	r1, r3, #223	; 0xdf
 80033ae:	294c      	cmp	r1, #76	; 0x4c
 80033b0:	d061      	beq.n	8003476 <myprintf+0x1e6>
    else {
      is_long = (c >= 'A') && (c <= 'Z');
    }

    /* Command decoding.*/
    switch (c) {
 80033b2:	f1a3 0144 	sub.w	r1, r3, #68	; 0x44
 80033b6:	2934      	cmp	r1, #52	; 0x34
 80033b8:	f200 810f 	bhi.w	80035da <myprintf+0x34a>
 80033bc:	e8df f011 	tbh	[pc, r1, lsl #1]
 80033c0:	010d0173 	.word	0x010d0173
 80033c4:	010d010d 	.word	0x010d010d
 80033c8:	0173010d 	.word	0x0173010d
 80033cc:	010d010d 	.word	0x010d010d
 80033d0:	010d010d 	.word	0x010d010d
 80033d4:	01be010d 	.word	0x01be010d
 80033d8:	010d0185 	.word	0x010d0185
 80033dc:	010d010d 	.word	0x010d010d
 80033e0:	01c1010d 	.word	0x01c1010d
 80033e4:	010d010d 	.word	0x010d010d
 80033e8:	010d0185 	.word	0x010d0185
 80033ec:	010d010d 	.word	0x010d010d
 80033f0:	010d010d 	.word	0x010d010d
 80033f4:	010d010d 	.word	0x010d010d
 80033f8:	010d010d 	.word	0x010d010d
 80033fc:	01f9010d 	.word	0x01f9010d
 8003400:	010d0173 	.word	0x010d0173
 8003404:	010d01e5 	.word	0x010d01e5
 8003408:	0173010d 	.word	0x0173010d
 800340c:	010d010d 	.word	0x010d010d
 8003410:	010d010d 	.word	0x010d010d
 8003414:	01be010d 	.word	0x01be010d
 8003418:	010d0185 	.word	0x010d0185
 800341c:	01c4010d 	.word	0x01c4010d
 8003420:	01c1010d 	.word	0x01c1010d
 8003424:	010d010d 	.word	0x010d010d
 8003428:	0185      	.short	0x0185
        c = *fmt++;
 800342a:	f100 0901 	add.w	r9, r0, #1
        if (c == 0) {
 800342e:	2b00      	cmp	r3, #0
 8003430:	d07a      	beq.n	8003528 <myprintf+0x298>
      width = 0;
 8003432:	2400      	movs	r4, #0
 8003434:	e007      	b.n	8003446 <myprintf+0x1b6>
        c = *fmt++;
 8003436:	f819 3b01 	ldrb.w	r3, [r9], #1
          width = width * 10 + c;
 800343a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800343e:	eb02 0444 	add.w	r4, r2, r4, lsl #1
        if (c == 0) {
 8003442:	2b00      	cmp	r3, #0
 8003444:	d070      	beq.n	8003528 <myprintf+0x298>
        if (c >= '0' && c <= '9') {
 8003446:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	2a09      	cmp	r2, #9
 800344e:	d9f2      	bls.n	8003436 <myprintf+0x1a6>
    if (c == '.') {
 8003450:	2b2e      	cmp	r3, #46	; 0x2e
 8003452:	9a03      	ldr	r2, [sp, #12]
 8003454:	d1a7      	bne.n	80033a6 <myprintf+0x116>
      c = *fmt++;
 8003456:	f899 3000 	ldrb.w	r3, [r9]
      if (c == 0) {
 800345a:	2b00      	cmp	r3, #0
 800345c:	d064      	beq.n	8003528 <myprintf+0x298>
      if (c == '*') {
 800345e:	2b2a      	cmp	r3, #42	; 0x2a
 8003460:	d150      	bne.n	8003504 <myprintf+0x274>
        c = *fmt++;
 8003462:	f899 3001 	ldrb.w	r3, [r9, #1]
        precision = va_arg(ap, int);
 8003466:	f852 8b04 	ldr.w	r8, [r2], #4
    if (c == 'l' || c == 'L') {
 800346a:	f003 01df 	and.w	r1, r3, #223	; 0xdf
 800346e:	294c      	cmp	r1, #76	; 0x4c
        c = *fmt++;
 8003470:	f109 0902 	add.w	r9, r9, #2
    if (c == 'l' || c == 'L') {
 8003474:	d19d      	bne.n	80033b2 <myprintf+0x122>
      c = *fmt++;
 8003476:	f819 3b01 	ldrb.w	r3, [r9], #1
      if (c == 0) {
 800347a:	2b00      	cmp	r3, #0
 800347c:	d054      	beq.n	8003528 <myprintf+0x298>
    switch (c) {
 800347e:	f1a3 0144 	sub.w	r1, r3, #68	; 0x44
 8003482:	2934      	cmp	r1, #52	; 0x34
 8003484:	f200 80a9 	bhi.w	80035da <myprintf+0x34a>
 8003488:	e8df f011 	tbh	[pc, r1, lsl #1]
 800348c:	00a7010d 	.word	0x00a7010d
 8003490:	00a700a7 	.word	0x00a700a7
 8003494:	010d00a7 	.word	0x010d00a7
 8003498:	00a700a7 	.word	0x00a700a7
 800349c:	00a700a7 	.word	0x00a700a7
 80034a0:	015800a7 	.word	0x015800a7
 80034a4:	00a7011f 	.word	0x00a7011f
 80034a8:	00a700a7 	.word	0x00a700a7
 80034ac:	015b00a7 	.word	0x015b00a7
 80034b0:	00a700a7 	.word	0x00a700a7
 80034b4:	00a7011f 	.word	0x00a7011f
 80034b8:	00a700a7 	.word	0x00a700a7
 80034bc:	00a700a7 	.word	0x00a700a7
 80034c0:	00a700a7 	.word	0x00a700a7
 80034c4:	00a700a7 	.word	0x00a700a7
 80034c8:	019300a7 	.word	0x019300a7
 80034cc:	00a7010d 	.word	0x00a7010d
 80034d0:	00a7017f 	.word	0x00a7017f
 80034d4:	010d00a7 	.word	0x010d00a7
 80034d8:	00a700a7 	.word	0x00a700a7
 80034dc:	00a700a7 	.word	0x00a700a7
 80034e0:	015800a7 	.word	0x015800a7
 80034e4:	00a7011f 	.word	0x00a7011f
 80034e8:	015e00a7 	.word	0x015e00a7
 80034ec:	015b00a7 	.word	0x015b00a7
 80034f0:	00a700a7 	.word	0x00a700a7
 80034f4:	011f      	.short	0x011f
 80034f6:	bf00      	nop
 80034f8:	20000d7c 	.word	0x20000d7c
 80034fc:	20000934 	.word	0x20000934
 8003500:	200009f0 	.word	0x200009f0
      c = *fmt++;
 8003504:	f109 0901 	add.w	r9, r9, #1
    precision = 0;
 8003508:	f04f 0800 	mov.w	r8, #0
        while (c >= '0' && c <= '9') {
 800350c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003510:	b2c9      	uxtb	r1, r1
 8003512:	2909      	cmp	r1, #9
 8003514:	f63f af49 	bhi.w	80033aa <myprintf+0x11a>
          c = *fmt++;
 8003518:	f819 3b01 	ldrb.w	r3, [r9], #1
          precision = precision * 10 + c;
 800351c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
 8003520:	eb01 0848 	add.w	r8, r1, r8, lsl #1
          if (c == 0) {
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1f1      	bne.n	800350c <myprintf+0x27c>
 8003528:	463e      	mov	r6, r7
 800352a:	f8db 100c 	ldr.w	r1, [fp, #12]
 800352e:	2330      	movs	r3, #48	; 0x30
 8003530:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003534:	e9db 3222 	ldrd	r3, r2, [fp, #136]	; 0x88
 8003538:	431a      	orrs	r2, r3
 800353a:	d14b      	bne.n	80035d4 <myprintf+0x344>
  return (bool)(qp->next != qp);
 800353c:	4da9      	ldr	r5, [pc, #676]	; (80037e4 <myprintf+0x554>)
 800353e:	6828      	ldr	r0, [r5, #0]
    chDbgAssert(currtp->mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    currtp->mtxlist = mp->next;
 8003540:	68eb      	ldr	r3, [r5, #12]
  oip->dbg.lock_cnt = (cnt_t)1;
 8003542:	2401      	movs	r4, #1

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 8003544:	42a8      	cmp	r0, r5
 8003546:	f8cb 408c 	str.w	r4, [fp, #140]	; 0x8c
    currtp->mtxlist = mp->next;
 800354a:	63cb      	str	r3, [r1, #60]	; 0x3c
    if (chMtxQueueNotEmptyS(mp)) {
 800354c:	f000 8173 	beq.w	8003836 <myprintf+0x5a6>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = currtp->realprio;
 8003550:	6c0c      	ldr	r4, [r1, #64]	; 0x40
      lmp = currtp->mtxlist;
      while (lmp != NULL) {
 8003552:	b14b      	cbz	r3, 8003568 <myprintf+0x2d8>
 8003554:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 8003556:	4293      	cmp	r3, r2
 8003558:	d003      	beq.n	8003562 <myprintf+0x2d2>
 800355a:	6892      	ldr	r2, [r2, #8]
 800355c:	4294      	cmp	r4, r2
 800355e:	bf38      	it	cc
 8003560:	4614      	movcc	r4, r2
            ((threadref(lmp->queue.next))->hdr.pqueue.prio > newprio)) {
          newprio = (threadref(lmp->queue.next))->hdr.pqueue.prio;
        }
        lmp = lmp->next;
 8003562:	68db      	ldr	r3, [r3, #12]
      while (lmp != NULL) {
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1f5      	bne.n	8003554 <myprintf+0x2c4>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      currtp->hdr.pqueue.prio = newprio;
 8003568:	608c      	str	r4, [r1, #8]
  qp->next       = p->next;
 800356a:	6803      	ldr	r3, [r0, #0]
 800356c:	4a9d      	ldr	r2, [pc, #628]	; (80037e4 <myprintf+0x554>)
  qp->next->prev = qp;
 800356e:	605a      	str	r2, [r3, #4]
  qp->next       = p->next;
 8003570:	6013      	str	r3, [r2, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = threadref(ch_queue_fifo_remove(&mp->queue));
      mp->owner = tp;
      mp->next = tp->mtxlist;
 8003572:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
      tp->mtxlist = mp;
 8003574:	63c2      	str	r2, [r0, #60]	; 0x3c
      mp->next = tp->mtxlist;
 8003576:	e9c2 0302 	strd	r0, r3, [r2, #8]

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 800357a:	f7fd fdd9 	bl	8001130 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800357e:	f8db 3088 	ldr.w	r3, [fp, #136]	; 0x88
 8003582:	2b00      	cmp	r3, #0
 8003584:	f040 8243 	bne.w	8003a0e <myprintf+0x77e>
 8003588:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800358c:	2b00      	cmp	r3, #0
 800358e:	f340 823e 	ble.w	8003a0e <myprintf+0x77e>
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 8003592:	f8db 2000 	ldr.w	r2, [fp]
 8003596:	f8db 300c 	ldr.w	r3, [fp, #12]
 800359a:	6892      	ldr	r2, [r2, #8]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d90b      	bls.n	80035ba <myprintf+0x32a>
    __sch_reschedule_ahead();
 80035a2:	f7ff fe45 	bl	8003230 <chSchDoPreemption>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80035a6:	f8db 3088 	ldr.w	r3, [fp, #136]	; 0x88
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f040 8111 	bne.w	80037d2 <myprintf+0x542>
 80035b0:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f340 810c 	ble.w	80037d2 <myprintf+0x542>
  oip->dbg.lock_cnt = (cnt_t)0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
 80035c0:	f383 8811 	msr	BASEPRI, r3
  va_end(ap);
  chMtxUnlock(&mutex_bsp2);

  return formatted_bytes;
}
 80035c4:	4630      	mov	r0, r6
 80035c6:	b011      	add	sp, #68	; 0x44
 80035c8:	ecbd 8b06 	vpop	{d8-d10}
 80035cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d0:	b004      	add	sp, #16
 80035d2:	4770      	bx	lr
    chSysHalt("SV#4");
 80035d4:	4884      	ldr	r0, [pc, #528]	; (80037e8 <myprintf+0x558>)
 80035d6:	f7fd fafb 	bl	8000bd0 <chSysHalt>
        l = va_arg(ap, unsigned int);
      }
      p = ch_ltoa(p, l, c);
      break;
    default:
      *p++ = c;
 80035da:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    }
    i = (int)(p - s);
    if ((width -= i) < 0) {
      width = 0;
    }
    if (left_align == false) {
 80035de:	9b02      	ldr	r3, [sp, #8]
      break;
 80035e0:	9203      	str	r2, [sp, #12]
 80035e2:	3c01      	subs	r4, #1
 80035e4:	ea24 78e4 	bic.w	r8, r4, r4, asr #31
    if (left_align == false) {
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f040 80ef 	bne.w	80037cc <myprintf+0x53c>
      width = -width;
    }
    if (width < 0) {
 80035ee:	9b02      	ldr	r3, [sp, #8]
 80035f0:	9301      	str	r3, [sp, #4]
 80035f2:	2c00      	cmp	r4, #0
      width = -width;
 80035f4:	f1c8 0800 	rsb	r8, r8, #0
    if (width < 0) {
 80035f8:	f300 8120 	bgt.w	800383c <myprintf+0x5ac>
    if (left_align == false) {
 80035fc:	ad0a      	add	r5, sp, #40	; 0x28
 80035fe:	9b01      	ldr	r3, [sp, #4]
 8003600:	1c5c      	adds	r4, r3, #1
 8003602:	442c      	add	r4, r5
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
      streamPut(chp, (uint8_t)*s++);
 8003604:	f8da 3000 	ldr.w	r3, [sl]
 8003608:	f815 1b01 	ldrb.w	r1, [r5], #1
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	4650      	mov	r0, sl
 8003610:	4798      	blx	r3
    while (--i >= 0) {
 8003612:	42a5      	cmp	r5, r4
 8003614:	d1f6      	bne.n	8003604 <myprintf+0x374>
      n++;
 8003616:	9b01      	ldr	r3, [sp, #4]
 8003618:	3701      	adds	r7, #1
 800361a:	443b      	add	r3, r7
 800361c:	461f      	mov	r7, r3
    }

    while (width) {
 800361e:	f1b8 0f00 	cmp.w	r8, #0
 8003622:	f43f ae98 	beq.w	8003356 <myprintf+0xc6>
 8003626:	4644      	mov	r4, r8
      streamPut(chp, (uint8_t)filler);
 8003628:	f8da 3000 	ldr.w	r3, [sl]
 800362c:	4631      	mov	r1, r6
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	4650      	mov	r0, sl
 8003632:	4798      	blx	r3
    while (width) {
 8003634:	3c01      	subs	r4, #1
 8003636:	d1f7      	bne.n	8003628 <myprintf+0x398>
      n++;
 8003638:	4447      	add	r7, r8
 800363a:	e68c      	b.n	8003356 <myprintf+0xc6>
  p->prev->next = p->next;
 800363c:	e9d0 3200 	ldrd	r3, r2, [r0]
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8003640:	6a85      	ldr	r5, [r0, #40]	; 0x28
 8003642:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8003644:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 8003646:	462b      	mov	r3, r5
 8003648:	e003      	b.n	8003652 <myprintf+0x3c2>
  } while ((cp != qp) &&
 800364a:	6899      	ldr	r1, [r3, #8]
 800364c:	6882      	ldr	r2, [r0, #8]
 800364e:	4291      	cmp	r1, r2
 8003650:	d302      	bcc.n	8003658 <myprintf+0x3c8>
    cp = cp->next;
 8003652:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8003654:	429d      	cmp	r5, r3
 8003656:	d1f8      	bne.n	800364a <myprintf+0x3ba>
  tp->prev       = cp->prev;
 8003658:	685a      	ldr	r2, [r3, #4]
  tp->next       = cp;
 800365a:	6003      	str	r3, [r0, #0]
  tp->prev       = cp->prev;
 800365c:	6042      	str	r2, [r0, #4]
  tp->prev->next = tp;
 800365e:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 8003660:	6058      	str	r0, [r3, #4]
}
 8003662:	e641      	b.n	80032e8 <myprintf+0x58>
  p->prev->next = p->next;
 8003664:	e9d0 3200 	ldrd	r3, r2, [r0]
 8003668:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 800366a:	605a      	str	r2, [r3, #4]
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 800366c:	f7fd fd60 	bl	8001130 <chSchReadyI.isra.0>
          break;
 8003670:	e63a      	b.n	80032e8 <myprintf+0x58>
  p->prev->next = p->next;
 8003672:	e9d0 3200 	ldrd	r3, r2, [r0]
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8003676:	6a85      	ldr	r5, [r0, #40]	; 0x28
 8003678:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 800367a:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 800367c:	462b      	mov	r3, r5
 800367e:	e003      	b.n	8003688 <myprintf+0x3f8>
  } while ((cp != qp) &&
 8003680:	6899      	ldr	r1, [r3, #8]
 8003682:	6882      	ldr	r2, [r0, #8]
 8003684:	4291      	cmp	r1, r2
 8003686:	d302      	bcc.n	800368e <myprintf+0x3fe>
    cp = cp->next;
 8003688:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 800368a:	429d      	cmp	r5, r3
 800368c:	d1f8      	bne.n	8003680 <myprintf+0x3f0>
  tp->prev       = cp->prev;
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	6042      	str	r2, [r0, #4]
  tp->next       = cp;
 8003692:	6003      	str	r3, [r0, #0]
  tp->prev->next = tp;
 8003694:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 8003696:	6058      	str	r0, [r3, #4]
          tp = tp->u.wtmtxp->owner;
 8003698:	68a8      	ldr	r0, [r5, #8]
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 800369a:	68a3      	ldr	r3, [r4, #8]
 800369c:	6882      	ldr	r2, [r0, #8]
 800369e:	4293      	cmp	r3, r2
 80036a0:	f63f ae16 	bhi.w	80032d0 <myprintf+0x40>
 80036a4:	e620      	b.n	80032e8 <myprintf+0x58>
        l = va_arg(ap, int);
 80036a6:	4613      	mov	r3, r2
 80036a8:	f853 1b04 	ldr.w	r1, [r3], #4
 80036ac:	9303      	str	r3, [sp, #12]
      if (l < 0) {
 80036ae:	2900      	cmp	r1, #0
 80036b0:	f2c0 80c7 	blt.w	8003842 <myprintf+0x5b2>
        if (do_sign) {
 80036b4:	2d00      	cmp	r5, #0
 80036b6:	f000 81a0 	beq.w	80039fa <myprintf+0x76a>
          *p++ = '+';
 80036ba:	232b      	movs	r3, #43	; 0x2b
 80036bc:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 80036c0:	ab0a      	add	r3, sp, #40	; 0x28
 80036c2:	f10d 0529 	add.w	r5, sp, #41	; 0x29
 80036c6:	9304      	str	r3, [sp, #16]
 80036c8:	e0c3      	b.n	8003852 <myprintf+0x5c2>
    switch (c) {
 80036ca:	f04f 0c10 	mov.w	ip, #16
        l = va_arg(ap, unsigned int);
 80036ce:	4613      	mov	r3, r2
  q = p + MAX_FILLER;
 80036d0:	f10d 0e33 	add.w	lr, sp, #51	; 0x33
        l = va_arg(ap, unsigned int);
 80036d4:	f853 1b04 	ldr.w	r1, [r3], #4
 80036d8:	9303      	str	r3, [sp, #12]
  q = p + MAX_FILLER;
 80036da:	4672      	mov	r2, lr
 80036dc:	e000      	b.n	80036e0 <myprintf+0x450>
 80036de:	462a      	mov	r2, r5
    i = (int)(l % radix);
 80036e0:	4608      	mov	r0, r1
 80036e2:	fbb1 f1fc 	udiv	r1, r1, ip
 80036e6:	fb0c 0511 	mls	r5, ip, r1, r0
    i += '0';
 80036ea:	f105 0330 	add.w	r3, r5, #48	; 0x30
    if (i > '9') {
 80036ee:	2b39      	cmp	r3, #57	; 0x39
      i += 'A' - '0' - 10;
 80036f0:	bfc8      	it	gt
 80036f2:	f105 0337 	addgt.w	r3, r5, #55	; 0x37
    *--q = i;
 80036f6:	b2db      	uxtb	r3, r3
  } while ((ll /= radix) != 0);
 80036f8:	4560      	cmp	r0, ip
    *--q = i;
 80036fa:	f802 3c01 	strb.w	r3, [r2, #-1]
 80036fe:	f102 35ff 	add.w	r5, r2, #4294967295
  } while ((ll /= radix) != 0);
 8003702:	d2ec      	bcs.n	80036de <myprintf+0x44e>
  i = (int)(p + MAX_FILLER - q);
 8003704:	a90a      	add	r1, sp, #40	; 0x28
 8003706:	ebae 0505 	sub.w	r5, lr, r5
 800370a:	9104      	str	r1, [sp, #16]
 800370c:	e001      	b.n	8003712 <myprintf+0x482>
    *p++ = *q++;
 800370e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8003712:	f801 3b01 	strb.w	r3, [r1], #1
  while (--i);
 8003716:	4572      	cmp	r2, lr
 8003718:	d1f9      	bne.n	800370e <myprintf+0x47e>
        i--;
 800371a:	1e6b      	subs	r3, r5, #1
    if ((width -= i) < 0) {
 800371c:	1b64      	subs	r4, r4, r5
    s = tmpbuf;
 800371e:	9d04      	ldr	r5, [sp, #16]
        i--;
 8003720:	9301      	str	r3, [sp, #4]
    if (left_align == false) {
 8003722:	9b02      	ldr	r3, [sp, #8]
 8003724:	ea24 78e4 	bic.w	r8, r4, r4, asr #31
 8003728:	b91b      	cbnz	r3, 8003732 <myprintf+0x4a2>
    if (width < 0) {
 800372a:	2c00      	cmp	r4, #0
      width = -width;
 800372c:	f1c8 0800 	rsb	r8, r8, #0
    if (width < 0) {
 8003730:	dc5e      	bgt.n	80037f0 <myprintf+0x560>
    while (--i >= 0) {
 8003732:	9b01      	ldr	r3, [sp, #4]
 8003734:	2b00      	cmp	r3, #0
 8003736:	f6bf af62 	bge.w	80035fe <myprintf+0x36e>
 800373a:	e770      	b.n	800361e <myprintf+0x38e>
    switch (c) {
 800373c:	f04f 0c08 	mov.w	ip, #8
 8003740:	e7c5      	b.n	80036ce <myprintf+0x43e>
 8003742:	f04f 0c0a 	mov.w	ip, #10
 8003746:	e7c2      	b.n	80036ce <myprintf+0x43e>
      if ((s = va_arg(ap, char *)) == 0) {
 8003748:	4613      	mov	r3, r2
 800374a:	f853 5b04 	ldr.w	r5, [r3], #4
 800374e:	9303      	str	r3, [sp, #12]
 8003750:	2d00      	cmp	r5, #0
 8003752:	f000 8156 	beq.w	8003a02 <myprintf+0x772>
      for (p = s; *p && (--precision >= 0); p++)
 8003756:	782a      	ldrb	r2, [r5, #0]
      if (precision == 0) {
 8003758:	f1b8 0f00 	cmp.w	r8, #0
 800375c:	f040 813a 	bne.w	80039d4 <myprintf+0x744>
      for (p = s; *p && (--precision >= 0); p++)
 8003760:	2a00      	cmp	r2, #0
 8003762:	f000 813c 	beq.w	80039de <myprintf+0x74e>
 8003766:	f647 78fe 	movw	r8, #32766	; 0x7ffe
 800376a:	462a      	mov	r2, r5
 800376c:	e003      	b.n	8003776 <myprintf+0x4e6>
 800376e:	1aab      	subs	r3, r5, r2
 8003770:	eb13 0f08 	cmn.w	r3, r8
 8003774:	d403      	bmi.n	800377e <myprintf+0x4ee>
 8003776:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1f7      	bne.n	800376e <myprintf+0x4de>
    i = (int)(p - s);
 800377e:	1b52      	subs	r2, r2, r5
        i--;
 8003780:	1e53      	subs	r3, r2, #1
    if ((width -= i) < 0) {
 8003782:	1aa4      	subs	r4, r4, r2
        i--;
 8003784:	9301      	str	r3, [sp, #4]
      filler = ' ';
 8003786:	2620      	movs	r6, #32
 8003788:	e7cb      	b.n	8003722 <myprintf+0x492>
      f = (float) va_arg(ap, double);
 800378a:	3207      	adds	r2, #7
 800378c:	f022 0307 	bic.w	r3, r2, #7
 8003790:	e8f3 0102 	ldrd	r0, r1, [r3], #8
 8003794:	9303      	str	r3, [sp, #12]
 8003796:	f7fd f97d 	bl	8000a94 <__aeabi_d2f>
 800379a:	ee08 0a10 	vmov	s16, r0
      if (f < 0) {
 800379e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80037a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a6:	d479      	bmi.n	800389c <myprintf+0x60c>
        if (do_sign) {
 80037a8:	2d00      	cmp	r5, #0
 80037aa:	f000 8122 	beq.w	80039f2 <myprintf+0x762>
          *p++ = '+';
 80037ae:	232b      	movs	r3, #43	; 0x2b
 80037b0:	e077      	b.n	80038a2 <myprintf+0x612>
      *p++ = va_arg(ap, int);
 80037b2:	f852 3b04 	ldr.w	r3, [r2], #4
 80037b6:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    if (left_align == false) {
 80037ba:	9b02      	ldr	r3, [sp, #8]
      *p++ = va_arg(ap, int);
 80037bc:	9203      	str	r2, [sp, #12]
 80037be:	3c01      	subs	r4, #1
      filler = ' ';
 80037c0:	2620      	movs	r6, #32
    if ((width -= i) < 0) {
 80037c2:	ea24 78e4 	bic.w	r8, r4, r4, asr #31
    if (left_align == false) {
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f43f af11 	beq.w	80035ee <myprintf+0x35e>
 80037cc:	2300      	movs	r3, #0
 80037ce:	9301      	str	r3, [sp, #4]
 80037d0:	e714      	b.n	80035fc <myprintf+0x36c>
    chSysHalt("SV#5");
 80037d2:	4806      	ldr	r0, [pc, #24]	; (80037ec <myprintf+0x55c>)
 80037d4:	f7fd f9fc 	bl	8000bd0 <chSysHalt>
    mp->next = currtp->mtxlist;
 80037d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    mp->owner = currtp;
 80037da:	4a02      	ldr	r2, [pc, #8]	; (80037e4 <myprintf+0x554>)
    currtp->mtxlist = mp;
 80037dc:	63e2      	str	r2, [r4, #60]	; 0x3c
    mp->next = currtp->mtxlist;
 80037de:	e9c2 4302 	strd	r4, r3, [r2, #8]
 80037e2:	e59f      	b.n	8003324 <myprintf+0x94>
 80037e4:	20000d7c 	.word	0x20000d7c
 80037e8:	08004cd8 	.word	0x08004cd8
 80037ec:	08004d00 	.word	0x08004d00
      width = -width;
 80037f0:	4644      	mov	r4, r8
      if ((*s == '-' || *s == '+') && filler == '0') {
 80037f2:	7829      	ldrb	r1, [r5, #0]
 80037f4:	292d      	cmp	r1, #45	; 0x2d
 80037f6:	d011      	beq.n	800381c <myprintf+0x58c>
 80037f8:	292b      	cmp	r1, #43	; 0x2b
 80037fa:	d00f      	beq.n	800381c <myprintf+0x58c>
        streamPut(chp, (uint8_t)filler);
 80037fc:	f8da 3000 	ldr.w	r3, [sl]
 8003800:	4631      	mov	r1, r6
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	4650      	mov	r0, sl
 8003806:	4798      	blx	r3
      } while (++width != 0);
 8003808:	f118 0801 	adds.w	r8, r8, #1
 800380c:	d1f6      	bne.n	80037fc <myprintf+0x56c>
    while (--i >= 0) {
 800380e:	9b01      	ldr	r3, [sp, #4]
 8003810:	2b00      	cmp	r3, #0
 8003812:	eba7 0704 	sub.w	r7, r7, r4
 8003816:	f6bf aef2 	bge.w	80035fe <myprintf+0x36e>
 800381a:	e59c      	b.n	8003356 <myprintf+0xc6>
      if ((*s == '-' || *s == '+') && filler == '0') {
 800381c:	2e30      	cmp	r6, #48	; 0x30
 800381e:	d1ed      	bne.n	80037fc <myprintf+0x56c>
    while (--i >= 0) {
 8003820:	9b01      	ldr	r3, [sp, #4]
        streamPut(chp, (uint8_t)*s++);
 8003822:	f8da 2000 	ldr.w	r2, [sl]
 8003826:	4882      	ldr	r0, [pc, #520]	; (8003a30 <myprintf+0x7a0>)
 8003828:	68d2      	ldr	r2, [r2, #12]
    while (--i >= 0) {
 800382a:	3b01      	subs	r3, #1
        streamPut(chp, (uint8_t)*s++);
 800382c:	3501      	adds	r5, #1
        n++;
 800382e:	3701      	adds	r7, #1
    while (--i >= 0) {
 8003830:	9301      	str	r3, [sp, #4]
        streamPut(chp, (uint8_t)*s++);
 8003832:	4790      	blx	r2
        i--;
 8003834:	e7e2      	b.n	80037fc <myprintf+0x56c>
      chSchRescheduleS();
    }
    else {
      mp->owner = NULL;
 8003836:	4b7f      	ldr	r3, [pc, #508]	; (8003a34 <myprintf+0x7a4>)
 8003838:	609a      	str	r2, [r3, #8]
void __dbg_check_unlock(void) {
 800383a:	e6be      	b.n	80035ba <myprintf+0x32a>
      width = -width;
 800383c:	4644      	mov	r4, r8
    if (width < 0) {
 800383e:	ad0a      	add	r5, sp, #40	; 0x28
 8003840:	e7d7      	b.n	80037f2 <myprintf+0x562>
        *p++ = '-';
 8003842:	232d      	movs	r3, #45	; 0x2d
 8003844:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
        l = -l;
 8003848:	ab0a      	add	r3, sp, #40	; 0x28
 800384a:	4249      	negs	r1, r1
        *p++ = '-';
 800384c:	f10d 0529 	add.w	r5, sp, #41	; 0x29
 8003850:	9304      	str	r3, [sp, #16]
  q = p + MAX_FILLER;
 8003852:	f105 030b 	add.w	r3, r5, #11
    i = (int)(l % radix);
 8003856:	f8df e1e4 	ldr.w	lr, [pc, #484]	; 8003a3c <myprintf+0x7ac>
  q = p + MAX_FILLER;
 800385a:	4618      	mov	r0, r3
    i = (int)(l % radix);
 800385c:	fbae c201 	umull	ip, r2, lr, r1
 8003860:	08d2      	lsrs	r2, r2, #3
 8003862:	eb02 0882 	add.w	r8, r2, r2, lsl #2
 8003866:	4694      	mov	ip, r2
 8003868:	eba1 0248 	sub.w	r2, r1, r8, lsl #1
    i += '0';
 800386c:	3230      	adds	r2, #48	; 0x30
    i = (int)(l % radix);
 800386e:	4688      	mov	r8, r1
    *--q = i;
 8003870:	b2d2      	uxtb	r2, r2
  } while ((ll /= radix) != 0);
 8003872:	f1b8 0f09 	cmp.w	r8, #9
    *--q = i;
 8003876:	f800 2d01 	strb.w	r2, [r0, #-1]!
    l /= radix;
 800387a:	4661      	mov	r1, ip
  } while ((ll /= radix) != 0);
 800387c:	dcee      	bgt.n	800385c <myprintf+0x5cc>
  i = (int)(p + MAX_FILLER - q);
 800387e:	1a1b      	subs	r3, r3, r0
 8003880:	442b      	add	r3, r5
 8003882:	e001      	b.n	8003888 <myprintf+0x5f8>
    *p++ = *q++;
 8003884:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8003888:	f805 2b01 	strb.w	r2, [r5], #1
  while (--i);
 800388c:	42ab      	cmp	r3, r5
 800388e:	d1f9      	bne.n	8003884 <myprintf+0x5f4>
    i = (int)(p - s);
 8003890:	9d04      	ldr	r5, [sp, #16]
 8003892:	1b5b      	subs	r3, r3, r5
    if ((width -= i) < 0) {
 8003894:	1ae4      	subs	r4, r4, r3
        i--;
 8003896:	3b01      	subs	r3, #1
 8003898:	9301      	str	r3, [sp, #4]
 800389a:	e742      	b.n	8003722 <myprintf+0x492>
        f = -f;
 800389c:	eeb1 8a48 	vneg.f32	s16, s16
        *p++ = '-';
 80038a0:	232d      	movs	r3, #45	; 0x2d
          *p++ = '+';
 80038a2:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 80038a6:	f10d 0329 	add.w	r3, sp, #41	; 0x29
 80038aa:	9301      	str	r3, [sp, #4]
 80038ac:	ab0a      	add	r3, sp, #40	; 0x28
 80038ae:	9304      	str	r3, [sp, #16]
      p = ftoa(p, f, precision);
 80038b0:	ee18 0a10 	vmov	r0, s16
 80038b4:	f7fd f86e 	bl	8000994 <__aeabi_f2d>
  if ((precision == 0) || (precision > FLOAT_PRECISION)) {
 80038b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80038bc:	f1b8 0f08 	cmp.w	r8, #8
      p = ftoa(p, f, precision);
 80038c0:	ec41 0b19 	vmov	d9, r0, r1
  if ((precision == 0) || (precision > FLOAT_PRECISION)) {
 80038c4:	d87c      	bhi.n	80039c0 <myprintf+0x730>
  precision = pow10[precision - 1];
 80038c6:	4b5c      	ldr	r3, [pc, #368]	; (8003a38 <myprintf+0x7a8>)
  return long_to_string_with_divisor(p, l, 10, precision / 10);
 80038c8:	4d5c      	ldr	r5, [pc, #368]	; (8003a3c <myprintf+0x7ac>)
  precision = pow10[precision - 1];
 80038ca:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80038ce:	9307      	str	r3, [sp, #28]
  l = (long)((num - l) * precision);
 80038d0:	4618      	mov	r0, r3
 80038d2:	4698      	mov	r8, r3
 80038d4:	f7fd f83c 	bl	8000950 <__aeabi_ui2d>
  return long_to_string_with_divisor(p, l, 10, precision / 10);
 80038d8:	4643      	mov	r3, r8
 80038da:	fba5 3503 	umull	r3, r5, r5, r3
  l = (long)((num - l) * precision);
 80038de:	ec41 0b1a 	vmov	d10, r0, r1
  return long_to_string_with_divisor(p, l, 10, precision / 10);
 80038e2:	08ed      	lsrs	r5, r5, #3
  l = (long)num;
 80038e4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
  q = p + MAX_FILLER;
 80038e8:	9b01      	ldr	r3, [sp, #4]
    i = (int)(l % radix);
 80038ea:	f8df c150 	ldr.w	ip, [pc, #336]	; 8003a3c <myprintf+0x7ac>
  l = (long)num;
 80038ee:	edcd 7a05 	vstr	s15, [sp, #20]
  q = p + MAX_FILLER;
 80038f2:	f103 0e0b 	add.w	lr, r3, #11
  l = num;
 80038f6:	ee17 1a90 	vmov	r1, s15
  q = p + MAX_FILLER;
 80038fa:	4672      	mov	r2, lr
    i = (int)(l % radix);
 80038fc:	fbac 0301 	umull	r0, r3, ip, r1
 8003900:	08db      	lsrs	r3, r3, #3
 8003902:	eb03 0883 	add.w	r8, r3, r3, lsl #2
 8003906:	4618      	mov	r0, r3
 8003908:	eba1 0348 	sub.w	r3, r1, r8, lsl #1
    i += '0';
 800390c:	3330      	adds	r3, #48	; 0x30
    i = (int)(l % radix);
 800390e:	4688      	mov	r8, r1
    *--q = i;
 8003910:	b2db      	uxtb	r3, r3
  } while ((ll /= radix) != 0);
 8003912:	f1b8 0f09 	cmp.w	r8, #9
    *--q = i;
 8003916:	f802 3d01 	strb.w	r3, [r2, #-1]!
    l /= radix;
 800391a:	4601      	mov	r1, r0
  } while ((ll /= radix) != 0);
 800391c:	d8ee      	bhi.n	80038fc <myprintf+0x66c>
  i = (int)(p + MAX_FILLER - q);
 800391e:	9901      	ldr	r1, [sp, #4]
 8003920:	ebae 0e02 	sub.w	lr, lr, r2
 8003924:	eb01 000e 	add.w	r0, r1, lr
 8003928:	e001      	b.n	800392e <myprintf+0x69e>
    *p++ = *q++;
 800392a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800392e:	f801 3b01 	strb.w	r3, [r1], #1
  while (--i);
 8003932:	4281      	cmp	r1, r0
 8003934:	d1f9      	bne.n	800392a <myprintf+0x69a>
 8003936:	9b01      	ldr	r3, [sp, #4]
  l = (long)((num - l) * precision);
 8003938:	9805      	ldr	r0, [sp, #20]
 800393a:	f10e 3eff 	add.w	lr, lr, #4294967295
  *p++ = '.';
 800393e:	4473      	add	r3, lr
 8003940:	460a      	mov	r2, r1
 8003942:	9306      	str	r3, [sp, #24]
 8003944:	232e      	movs	r3, #46	; 0x2e
 8003946:	f802 3b0c 	strb.w	r3, [r2], #12
 800394a:	9201      	str	r2, [sp, #4]
  l = (long)((num - l) * precision);
 800394c:	f7fd f810 	bl	8000970 <__aeabi_i2d>
 8003950:	4602      	mov	r2, r0
 8003952:	460b      	mov	r3, r1
 8003954:	ec51 0b19 	vmov	r0, r1, d9
 8003958:	f7fc febc 	bl	80006d4 <__aeabi_dsub>
 800395c:	ec53 2b1a 	vmov	r2, r3, d10
 8003960:	f7fc fd8a 	bl	8000478 <__aeabi_dmul>
 8003964:	f7fd f86e 	bl	8000a44 <__aeabi_d2iz>
    ll = num;
 8003968:	9907      	ldr	r1, [sp, #28]
  *p++ = '.';
 800396a:	9b06      	ldr	r3, [sp, #24]
    i = (int)(l % radix);
 800396c:	f8df e0cc 	ldr.w	lr, [pc, #204]	; 8003a3c <myprintf+0x7ac>
    ll = num;
 8003970:	2909      	cmp	r1, #9
 8003972:	bf98      	it	ls
 8003974:	4605      	movls	r5, r0
  q = p + MAX_FILLER;
 8003976:	9901      	ldr	r1, [sp, #4]
  *p++ = '.';
 8003978:	3302      	adds	r3, #2
    i = (int)(l % radix);
 800397a:	fbae c200 	umull	ip, r2, lr, r0
 800397e:	08d2      	lsrs	r2, r2, #3
 8003980:	eb02 0882 	add.w	r8, r2, r2, lsl #2
 8003984:	4694      	mov	ip, r2
 8003986:	eba0 0248 	sub.w	r2, r0, r8, lsl #1
    i += '0';
 800398a:	3230      	adds	r2, #48	; 0x30
    l /= radix;
 800398c:	4660      	mov	r0, ip
  } while ((ll /= radix) != 0);
 800398e:	46ac      	mov	ip, r5
    *--q = i;
 8003990:	b2d2      	uxtb	r2, r2
  } while ((ll /= radix) != 0);
 8003992:	fbae 8505 	umull	r8, r5, lr, r5
 8003996:	f1bc 0f09 	cmp.w	ip, #9
    *--q = i;
 800399a:	f801 2d01 	strb.w	r2, [r1, #-1]!
  } while ((ll /= radix) != 0);
 800399e:	ea4f 05d5 	mov.w	r5, r5, lsr #3
 80039a2:	d8ea      	bhi.n	800397a <myprintf+0x6ea>
  i = (int)(p + MAX_FILLER - q);
 80039a4:	9801      	ldr	r0, [sp, #4]
 80039a6:	9d06      	ldr	r5, [sp, #24]
 80039a8:	1a40      	subs	r0, r0, r1
 80039aa:	3002      	adds	r0, #2
 80039ac:	4405      	add	r5, r0
 80039ae:	4628      	mov	r0, r5
 80039b0:	e001      	b.n	80039b6 <myprintf+0x726>
    *p++ = *q++;
 80039b2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80039b6:	f803 2b01 	strb.w	r2, [r3], #1
  while (--i);
 80039ba:	4283      	cmp	r3, r0
 80039bc:	d1f9      	bne.n	80039b2 <myprintf+0x722>
 80039be:	e767      	b.n	8003890 <myprintf+0x600>
 80039c0:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8003a28 <myprintf+0x798>
 80039c4:	4b1e      	ldr	r3, [pc, #120]	; (8003a40 <myprintf+0x7b0>)
 80039c6:	4d1f      	ldr	r5, [pc, #124]	; (8003a44 <myprintf+0x7b4>)
 80039c8:	9307      	str	r3, [sp, #28]
 80039ca:	eeb0 aa47 	vmov.f32	s20, s14
 80039ce:	eef0 aa67 	vmov.f32	s21, s15
 80039d2:	e787      	b.n	80038e4 <myprintf+0x654>
      for (p = s; *p && (--precision >= 0); p++)
 80039d4:	b11a      	cbz	r2, 80039de <myprintf+0x74e>
 80039d6:	f1b8 0801 	subs.w	r8, r8, #1
 80039da:	f57f aec6 	bpl.w	800376a <myprintf+0x4da>
    if (left_align == false) {
 80039de:	9b02      	ldr	r3, [sp, #8]
 80039e0:	ea24 78e4 	bic.w	r8, r4, r4, asr #31
 80039e4:	b91b      	cbnz	r3, 80039ee <myprintf+0x75e>
    if (width < 0) {
 80039e6:	2c00      	cmp	r4, #0
      width = -width;
 80039e8:	f1c8 0800 	rsb	r8, r8, #0
    if (width < 0) {
 80039ec:	dc14      	bgt.n	8003a18 <myprintf+0x788>
    if (left_align == false) {
 80039ee:	2620      	movs	r6, #32
 80039f0:	e615      	b.n	800361e <myprintf+0x38e>
    p = tmpbuf;
 80039f2:	ab0a      	add	r3, sp, #40	; 0x28
 80039f4:	9304      	str	r3, [sp, #16]
 80039f6:	9301      	str	r3, [sp, #4]
 80039f8:	e75a      	b.n	80038b0 <myprintf+0x620>
 80039fa:	ab0a      	add	r3, sp, #40	; 0x28
 80039fc:	9304      	str	r3, [sp, #16]
 80039fe:	461d      	mov	r5, r3
 8003a00:	e727      	b.n	8003852 <myprintf+0x5c2>
        s = "(null)";
 8003a02:	4d11      	ldr	r5, [pc, #68]	; (8003a48 <myprintf+0x7b8>)
      if (precision == 0) {
 8003a04:	f1b8 0f00 	cmp.w	r8, #0
 8003a08:	f43f aead 	beq.w	8003766 <myprintf+0x4d6>
 8003a0c:	e7e3      	b.n	80039d6 <myprintf+0x746>
    chSysHalt("SV#11");
 8003a0e:	480f      	ldr	r0, [pc, #60]	; (8003a4c <myprintf+0x7bc>)
 8003a10:	f7fd f8de 	bl	8000bd0 <chSysHalt>
  int n = 0;
 8003a14:	460e      	mov	r6, r1
 8003a16:	e588      	b.n	800352a <myprintf+0x29a>
    if (width < 0) {
 8003a18:	f04f 33ff 	mov.w	r3, #4294967295
      width = -width;
 8003a1c:	4644      	mov	r4, r8
    if (width < 0) {
 8003a1e:	9301      	str	r3, [sp, #4]
 8003a20:	2620      	movs	r6, #32
 8003a22:	e6e6      	b.n	80037f2 <myprintf+0x562>
 8003a24:	f3af 8000 	nop.w
 8003a28:	00000000 	.word	0x00000000
 8003a2c:	41cdcd65 	.word	0x41cdcd65
 8003a30:	20000934 	.word	0x20000934
 8003a34:	20000d7c 	.word	0x20000d7c
 8003a38:	08004ff8 	.word	0x08004ff8
 8003a3c:	cccccccd 	.word	0xcccccccd
 8003a40:	3b9aca00 	.word	0x3b9aca00
 8003a44:	05f5e100 	.word	0x05f5e100
 8003a48:	08004d20 	.word	0x08004d20
 8003a4c:	08004ce8 	.word	0x08004ce8

08003a50 <ThdSerial>:
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 8003a50:	4b1e      	ldr	r3, [pc, #120]	; (8003acc <ThdSerial+0x7c>)
 8003a52:	4a1f      	ldr	r2, [pc, #124]	; (8003ad0 <ThdSerial+0x80>)
 8003a54:	68db      	ldr	r3, [r3, #12]
   115200,
   0,
   USART_CR2_STOP1_BITS,
   0
  };
  sdStart(&SD2, &my_config);
 8003a56:	491f      	ldr	r1, [pc, #124]	; (8003ad4 <ThdSerial+0x84>)
 8003a58:	481f      	ldr	r0, [pc, #124]	; (8003ad8 <ThdSerial+0x88>)
   // myprintf(bsp2, "%.3f %.3f %.3f\n\r", adc_get_temp_internal(), adc_get_temp_heater(), adc_get_current());



   // Getting data from Serial Driver with a timeout.
    msg_t tkn = sdGetTimeout(&SD2, TIME_MS2I(1000));
 8003a5a:	4d20      	ldr	r5, [pc, #128]	; (8003adc <ThdSerial+0x8c>)
 8003a5c:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8003af4 <ThdSerial+0xa4>
static THD_FUNCTION(ThdSerial, arg) {
 8003a60:	b580      	push	{r7, lr}
 8003a62:	61da      	str	r2, [r3, #28]
  sdStart(&SD2, &my_config);
 8003a64:	f7fe fa1c 	bl	8001ea0 <sdStart.isra.0>
  myprintf("ThdSerial\n");
 8003a68:	481d      	ldr	r0, [pc, #116]	; (8003ae0 <ThdSerial+0x90>)
        heater_disable();
      } else if(tkn == '1'){
        myprintf("Enable heater..\n");
        heater_setTempDegC(50.0);
      } else if(tkn == '2'){
        myprintf("Beep\n");
 8003a6a:	4f1e      	ldr	r7, [pc, #120]	; (8003ae4 <ThdSerial+0x94>)
  myprintf("ThdSerial\n");
 8003a6c:	f7ff fc10 	bl	8003290 <myprintf>
      sdPut(&SD2, tkn);
 8003a70:	f105 0624 	add.w	r6, r5, #36	; 0x24
    msg_t tkn = sdGetTimeout(&SD2, TIME_MS2I(1000));
 8003a74:	4628      	mov	r0, r5
 8003a76:	f242 7110 	movw	r1, #10000	; 0x2710
 8003a7a:	f7fd fe59 	bl	8001730 <iqGetTimeout>
    if(tkn != MSG_TIMEOUT) {
 8003a7e:	1c43      	adds	r3, r0, #1
    msg_t tkn = sdGetTimeout(&SD2, TIME_MS2I(1000));
 8003a80:	4604      	mov	r4, r0
    if(tkn != MSG_TIMEOUT) {
 8003a82:	d0f7      	beq.n	8003a74 <ThdSerial+0x24>
      sdPut(&SD2, tkn);
 8003a84:	b2c1      	uxtb	r1, r0
 8003a86:	f04f 32ff 	mov.w	r2, #4294967295
 8003a8a:	4630      	mov	r0, r6
 8003a8c:	f7fd feb8 	bl	8001800 <oqPutTimeout>
      if(tkn == '0'){
 8003a90:	2c30      	cmp	r4, #48	; 0x30
 8003a92:	d00a      	beq.n	8003aaa <ThdSerial+0x5a>
      } else if(tkn == '1'){
 8003a94:	2c31      	cmp	r4, #49	; 0x31
 8003a96:	d010      	beq.n	8003aba <ThdSerial+0x6a>
      } else if(tkn == '2'){
 8003a98:	2c32      	cmp	r4, #50	; 0x32
 8003a9a:	d1eb      	bne.n	8003a74 <ThdSerial+0x24>
        myprintf("Beep\n");
 8003a9c:	4638      	mov	r0, r7
 8003a9e:	f7ff fbf7 	bl	8003290 <myprintf>
        beep_ms = 10;
 8003aa2:	230a      	movs	r3, #10
 8003aa4:	f8c8 3000 	str.w	r3, [r8]
 8003aa8:	e7e4      	b.n	8003a74 <ThdSerial+0x24>
        myprintf("  Disable heater\n");
 8003aaa:	480f      	ldr	r0, [pc, #60]	; (8003ae8 <ThdSerial+0x98>)
 8003aac:	f7ff fbf0 	bl	8003290 <myprintf>
  //To ensure soft start and no current limit overshoot
  palSetPad(GPIOA, GPIOA_heater_enable);
}

void heater_disable(void){
  palClearPad(GPIOA, GPIOA_heater_enable);
 8003ab0:	4b0e      	ldr	r3, [pc, #56]	; (8003aec <ThdSerial+0x9c>)
 8003ab2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ab6:	835a      	strh	r2, [r3, #26]
}
 8003ab8:	e7dc      	b.n	8003a74 <ThdSerial+0x24>
        myprintf("Enable heater..\n");
 8003aba:	480d      	ldr	r0, [pc, #52]	; (8003af0 <ThdSerial+0xa0>)
 8003abc:	f7ff fbe8 	bl	8003290 <myprintf>
void dacPutChannelX(DACDriver *dacp, dacchannel_t channel, dacsample_t sample) {

  osalDbgCheck(channel < (dacchannel_t)DAC_MAX_CHANNELS);
  osalDbgAssert(dacp->state == DAC_READY, "invalid state");

  dac_lld_put_channel(dacp, channel, sample);
 8003ac0:	f640 302b 	movw	r0, #2859	; 0xb2b
 8003ac4:	f7fd f934 	bl	8000d30 <dac_lld_put_channel.constprop.0>
}
 8003ac8:	e7d4      	b.n	8003a74 <ThdSerial+0x24>
 8003aca:	bf00      	nop
 8003acc:	200009f0 	.word	0x200009f0
 8003ad0:	08004d28 	.word	0x08004d28
 8003ad4:	08004fe0 	.word	0x08004fe0
 8003ad8:	20000934 	.word	0x20000934
 8003adc:	20000940 	.word	0x20000940
 8003ae0:	08004d38 	.word	0x08004d38
 8003ae4:	08004d6c 	.word	0x08004d6c
 8003ae8:	08004d44 	.word	0x08004d44
 8003aec:	40020000 	.word	0x40020000
 8003af0:	08004d58 	.word	0x08004d58
 8003af4:	20000800 	.word	0x20000800
	...

08003b00 <ThdBlinker>:

/*
 * Green LED blinker thread, times are in milliseconds.
 */
static THD_WORKING_AREA(waThdBlinker, 128);
static THD_FUNCTION(ThdBlinker, arg) {
 8003b00:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8003b04:	4ca8      	ldr	r4, [pc, #672]	; (8003da8 <ThdBlinker+0x2a8>)
 8003b06:	4aa9      	ldr	r2, [pc, #676]	; (8003dac <ThdBlinker+0x2ac>)
 8003b08:	68e3      	ldr	r3, [r4, #12]
  (void)arg;
  chRegSetThreadName("blinker");
  chThdSleepMilliseconds(100);
  myprintf("ThdBlinker\n");

  for(float i=150; i>30; i=i*0.9){
 8003b0a:	4da9      	ldr	r5, [pc, #676]	; (8003db0 <ThdBlinker+0x2b0>)
 8003b0c:	61da      	str	r2, [r3, #28]
static THD_FUNCTION(ThdBlinker, arg) {
 8003b0e:	b083      	sub	sp, #12
  chThdSleepMilliseconds(100);
 8003b10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b14:	f7fd ff84 	bl	8001a20 <chThdSleep>
  myprintf("ThdBlinker\n");
 8003b18:	48a6      	ldr	r0, [pc, #664]	; (8003db4 <ThdBlinker+0x2b4>)
    palSetPad(GPIOB, GPIOB_LED1);
 8003b1a:	f8df b2b0 	ldr.w	fp, [pc, #688]	; 8003dcc <ThdBlinker+0x2cc>
    palClearPad(GPIOC, GPIOC_LED2);
 8003b1e:	f8df a29c 	ldr.w	sl, [pc, #668]	; 8003dbc <ThdBlinker+0x2bc>
  myprintf("ThdBlinker\n");
 8003b22:	f7ff fbb5 	bl	8003290 <myprintf>
    palSetPad(GPIOB, GPIOB_LED1);
 8003b26:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  myprintf("ThdBlinker\n");
 8003b2a:	2310      	movs	r3, #16
 8003b2c:	9301      	str	r3, [sp, #4]
    palSetPad(GPIOB, GPIOB_LED1);
 8003b2e:	4647      	mov	r7, r8
    chThdSleepMilliseconds(i);
 8003b30:	f240 36e7 	movw	r6, #999	; 0x3e7
    palSetPad(GPIOB, GPIOB_LED1);
 8003b34:	f8ab 7018 	strh.w	r7, [fp, #24]
    chThdSleepMilliseconds(i);
 8003b38:	4628      	mov	r0, r5
    palClearPad(GPIOC, GPIOC_LED2);
 8003b3a:	f8aa 701a 	strh.w	r7, [sl, #26]
    chThdSleepMilliseconds(i);
 8003b3e:	f000 ff3f 	bl	80049c0 <__aeabi_f2ulz>
 8003b42:	0082      	lsls	r2, r0, #2
 8003b44:	ea4f 0c81 	mov.w	ip, r1, lsl #2
 8003b48:	1813      	adds	r3, r2, r0
 8003b4a:	ea4c 7c90 	orr.w	ip, ip, r0, lsr #30
 8003b4e:	eb41 020c 	adc.w	r2, r1, ip
 8003b52:	00d2      	lsls	r2, r2, #3
 8003b54:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	1a1b      	subs	r3, r3, r0
 8003b5c:	eb62 0201 	sbc.w	r2, r2, r1
 8003b60:	0112      	lsls	r2, r2, #4
 8003b62:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 8003b66:	011b      	lsls	r3, r3, #4
 8003b68:	1818      	adds	r0, r3, r0
 8003b6a:	eb41 0102 	adc.w	r1, r1, r2
 8003b6e:	0103      	lsls	r3, r0, #4
 8003b70:	0109      	lsls	r1, r1, #4
 8003b72:	ea41 7110 	orr.w	r1, r1, r0, lsr #28
 8003b76:	1998      	adds	r0, r3, r6
 8003b78:	f141 0100 	adc.w	r1, r1, #0
 8003b7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b80:	2300      	movs	r3, #0
 8003b82:	f7fc ffd7 	bl	8000b34 <__aeabi_uldivmod>
 8003b86:	f04f 0930 	mov.w	r9, #48	; 0x30
 8003b8a:	4601      	mov	r1, r0
 8003b8c:	f389 8811 	msr	BASEPRI, r9
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003b90:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003b94:	4313      	orrs	r3, r2
 8003b96:	f040 80f6 	bne.w	8003d86 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8003ba0:	2800      	cmp	r0, #0
 8003ba2:	f000 80f3 	beq.w	8003d8c <ThdBlinker+0x28c>
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8003ba6:	9000      	str	r0, [sp, #0]
 8003ba8:	2008      	movs	r0, #8
 8003baa:	f7fd fc71 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003bae:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 8003bb2:	9900      	ldr	r1, [sp, #0]
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	2a00      	cmp	r2, #0
 8003bb8:	f040 80e2 	bne.w	8003d80 <ThdBlinker+0x280>
 8003bbc:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8003bc0:	2800      	cmp	r0, #0
 8003bc2:	f340 80dd 	ble.w	8003d80 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003bc6:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
 8003bca:	f382 8811 	msr	BASEPRI, r2
    palClearPad(GPIOB, GPIOB_LED1);
 8003bce:	f8ab 801a 	strh.w	r8, [fp, #26]
    palSetPad(GPIOC, GPIOC_LED2);
 8003bd2:	f8aa 8018 	strh.w	r8, [sl, #24]
 8003bd6:	f389 8811 	msr	BASEPRI, r9
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003bda:	e9d4 2022 	ldrd	r2, r0, [r4, #136]	; 0x88
 8003bde:	4302      	orrs	r2, r0
 8003be0:	f040 80d1 	bne.w	8003d86 <ThdBlinker+0x286>
 8003be4:	2008      	movs	r0, #8
  oip->dbg.lock_cnt = (cnt_t)1;
 8003be6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003bea:	f7fd fc51 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003bee:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f040 80c4 	bne.w	8003d80 <ThdBlinker+0x280>
 8003bf8:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003bfc:	2a00      	cmp	r2, #0
 8003bfe:	f340 80bf 	ble.w	8003d80 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003c02:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003c06:	f383 8811 	msr	BASEPRI, r3
  for(float i=150; i>30; i=i*0.9){
 8003c0a:	4628      	mov	r0, r5
 8003c0c:	f7fc fec2 	bl	8000994 <__aeabi_f2d>
 8003c10:	a361      	add	r3, pc, #388	; (adr r3, 8003d98 <ThdBlinker+0x298>)
 8003c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c16:	f7fc fc2f 	bl	8000478 <__aeabi_dmul>
 8003c1a:	f7fc ff3b 	bl	8000a94 <__aeabi_d2f>
 8003c1e:	9b01      	ldr	r3, [sp, #4]
 8003c20:	3b01      	subs	r3, #1
 8003c22:	4605      	mov	r5, r0
 8003c24:	9301      	str	r3, [sp, #4]
 8003c26:	d185      	bne.n	8003b34 <ThdBlinker+0x34>
    chThdSleepMilliseconds(i);
  }
  for(float i=30; i<150; i=i*1.1){
    palSetPad(GPIOB, GPIOB_LED1);
 8003c28:	f44f 4980 	mov.w	r9, #16384	; 0x4000
 8003c2c:	2311      	movs	r3, #17
 8003c2e:	f8df a19c 	ldr.w	sl, [pc, #412]	; 8003dcc <ThdBlinker+0x2cc>
    palClearPad(GPIOC, GPIOC_LED2);
 8003c32:	f8df b188 	ldr.w	fp, [pc, #392]	; 8003dbc <ThdBlinker+0x2bc>
  for(float i=30; i<150; i=i*1.1){
 8003c36:	4e60      	ldr	r6, [pc, #384]	; (8003db8 <ThdBlinker+0x2b8>)
 8003c38:	9300      	str	r3, [sp, #0]
    palSetPad(GPIOB, GPIOB_LED1);
 8003c3a:	46c8      	mov	r8, r9
    chThdSleepMilliseconds(i);
 8003c3c:	f242 7510 	movw	r5, #10000	; 0x2710
    palSetPad(GPIOB, GPIOB_LED1);
 8003c40:	f8aa 8018 	strh.w	r8, [sl, #24]
    chThdSleepMilliseconds(i);
 8003c44:	4630      	mov	r0, r6
    palClearPad(GPIOC, GPIOC_LED2);
 8003c46:	f8ab 801a 	strh.w	r8, [fp, #26]
    chThdSleepMilliseconds(i);
 8003c4a:	f000 feb9 	bl	80049c0 <__aeabi_f2ulz>
 8003c4e:	fba0 0305 	umull	r0, r3, r0, r5
 8003c52:	fb05 3101 	mla	r1, r5, r1, r3
 8003c56:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003c5a:	18c0      	adds	r0, r0, r3
 8003c5c:	f141 0100 	adc.w	r1, r1, #0
 8003c60:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c64:	2300      	movs	r3, #0
 8003c66:	f7fc ff65 	bl	8000b34 <__aeabi_uldivmod>
 8003c6a:	2730      	movs	r7, #48	; 0x30
 8003c6c:	4601      	mov	r1, r0
 8003c6e:	f387 8811 	msr	BASEPRI, r7
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003c72:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003c76:	4313      	orrs	r3, r2
 8003c78:	f040 8085 	bne.w	8003d86 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8003c82:	2800      	cmp	r0, #0
 8003c84:	f000 8082 	beq.w	8003d8c <ThdBlinker+0x28c>
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8003c88:	9001      	str	r0, [sp, #4]
 8003c8a:	2008      	movs	r0, #8
 8003c8c:	f7fd fc00 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003c90:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d173      	bne.n	8003d80 <ThdBlinker+0x280>
 8003c98:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003c9c:	2a00      	cmp	r2, #0
 8003c9e:	dd6f      	ble.n	8003d80 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003ca0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003ca4:	f383 8811 	msr	BASEPRI, r3
    palClearPad(GPIOB, GPIOB_LED1);
 8003ca8:	f8aa 901a 	strh.w	r9, [sl, #26]
    palSetPad(GPIOC, GPIOC_LED2);
 8003cac:	f8ab 9018 	strh.w	r9, [fp, #24]
 8003cb0:	f387 8811 	msr	BASEPRI, r7
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003cb4:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	d164      	bne.n	8003d86 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	9901      	ldr	r1, [sp, #4]
 8003cc0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003cc4:	2008      	movs	r0, #8
 8003cc6:	f7fd fbe3 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003cca:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d156      	bne.n	8003d80 <ThdBlinker+0x280>
 8003cd2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003cd6:	2a00      	cmp	r2, #0
 8003cd8:	dd52      	ble.n	8003d80 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003cda:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003cde:	f383 8811 	msr	BASEPRI, r3
  for(float i=30; i<150; i=i*1.1){
 8003ce2:	4630      	mov	r0, r6
 8003ce4:	f7fc fe56 	bl	8000994 <__aeabi_f2d>
 8003ce8:	a32d      	add	r3, pc, #180	; (adr r3, 8003da0 <ThdBlinker+0x2a0>)
 8003cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cee:	f7fc fbc3 	bl	8000478 <__aeabi_dmul>
 8003cf2:	f7fc fecf 	bl	8000a94 <__aeabi_d2f>
 8003cf6:	9b00      	ldr	r3, [sp, #0]
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	4606      	mov	r6, r0
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	d19f      	bne.n	8003c40 <ThdBlinker+0x140>
    chThdSleepMilliseconds(i);
  }

  while (true) {
    palSetPad(GPIOB, GPIOB_LED1);
 8003d00:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 8003d04:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8003dcc <ThdBlinker+0x2cc>
    palClearPad(GPIOC, GPIOC_LED2);
 8003d08:	4e2c      	ldr	r6, [pc, #176]	; (8003dbc <ThdBlinker+0x2bc>)
    palSetPad(GPIOB, GPIOB_LED1);
 8003d0a:	46a9      	mov	r9, r5
 8003d0c:	f8a8 9018 	strh.w	r9, [r8, #24]
    palClearPad(GPIOC, GPIOC_LED2);
 8003d10:	f8a6 901a 	strh.w	r9, [r6, #26]
 8003d14:	f387 8811 	msr	BASEPRI, r7
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003d18:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	d132      	bne.n	8003d86 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003d20:	2301      	movs	r3, #1
 8003d22:	f242 7110 	movw	r1, #10000	; 0x2710
 8003d26:	2008      	movs	r0, #8
 8003d28:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003d2c:	f7fd fbb0 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003d30:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003d34:	bb23      	cbnz	r3, 8003d80 <ThdBlinker+0x280>
 8003d36:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003d3a:	2a00      	cmp	r2, #0
 8003d3c:	dd20      	ble.n	8003d80 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003d3e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003d42:	f383 8811 	msr	BASEPRI, r3
    chThdSleepMilliseconds(1000);
    palClearPad(GPIOB, GPIOC_LED2);
 8003d46:	f8a8 501a 	strh.w	r5, [r8, #26]
    palSetPad(GPIOC, GPIOB_LED1);
 8003d4a:	8335      	strh	r5, [r6, #24]
 8003d4c:	f387 8811 	msr	BASEPRI, r7
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003d50:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003d54:	4313      	orrs	r3, r2
 8003d56:	d116      	bne.n	8003d86 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	f242 7110 	movw	r1, #10000	; 0x2710
 8003d5e:	2008      	movs	r0, #8
 8003d60:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003d64:	f7fd fb94 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003d68:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003d6c:	b943      	cbnz	r3, 8003d80 <ThdBlinker+0x280>
 8003d6e:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003d72:	2a00      	cmp	r2, #0
 8003d74:	dd04      	ble.n	8003d80 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003d76:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003d7a:	f383 8811 	msr	BASEPRI, r3
}
 8003d7e:	e7c5      	b.n	8003d0c <ThdBlinker+0x20c>
    chSysHalt("SV#5");
 8003d80:	480f      	ldr	r0, [pc, #60]	; (8003dc0 <ThdBlinker+0x2c0>)
 8003d82:	f7fc ff25 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#4");
 8003d86:	480f      	ldr	r0, [pc, #60]	; (8003dc4 <ThdBlinker+0x2c4>)
 8003d88:	f7fc ff22 	bl	8000bd0 <chSysHalt>
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8003d8c:	480e      	ldr	r0, [pc, #56]	; (8003dc8 <ThdBlinker+0x2c8>)
 8003d8e:	f7fc ff1f 	bl	8000bd0 <chSysHalt>
 8003d92:	bf00      	nop
 8003d94:	f3af 8000 	nop.w
 8003d98:	cccccccd 	.word	0xcccccccd
 8003d9c:	3feccccc 	.word	0x3feccccc
 8003da0:	9999999a 	.word	0x9999999a
 8003da4:	3ff19999 	.word	0x3ff19999
 8003da8:	200009f0 	.word	0x200009f0
 8003dac:	08004d74 	.word	0x08004d74
 8003db0:	43160000 	.word	0x43160000
 8003db4:	08004d7c 	.word	0x08004d7c
 8003db8:	41f00000 	.word	0x41f00000
 8003dbc:	40020800 	.word	0x40020800
 8003dc0:	08004d00 	.word	0x08004d00
 8003dc4:	08004cd8 	.word	0x08004cd8
 8003dc8:	08004e50 	.word	0x08004e50
 8003dcc:	40020400 	.word	0x40020400

08003dd0 <ThdGNSS>:

/*
 * GNSS (UART1) receive and forward
 */
static THD_WORKING_AREA(waThdGNSS, 128);
static THD_FUNCTION(ThdGNSS, arg) {
 8003dd0:	b508      	push	{r3, lr}
 8003dd2:	4b09      	ldr	r3, [pc, #36]	; (8003df8 <ThdGNSS+0x28>)
 8003dd4:	4a09      	ldr	r2, [pc, #36]	; (8003dfc <ThdGNSS+0x2c>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
  (void)arg;
  chRegSetThreadName("GNSS");
  myprintf("ThdGNSS\n");
 8003dd8:	4809      	ldr	r0, [pc, #36]	; (8003e00 <ThdGNSS+0x30>)
 8003dda:	61da      	str	r2, [r3, #28]
 8003ddc:	f7ff fa58 	bl	8003290 <myprintf>
   9600,
   0,
   USART_CR2_STOP1_BITS,
   0
  };
  sdStart(&SD1, &my_config);
 8003de0:	4908      	ldr	r1, [pc, #32]	; (8003e04 <ThdGNSS+0x34>)
 8003de2:	4809      	ldr	r0, [pc, #36]	; (8003e08 <ThdGNSS+0x38>)


  while(true){
    /* Getting data from Serial Driver with a timeout. */
    msg_t tkn = sdGetTimeout(&SD1, TIME_MS2I(100));
 8003de4:	4c09      	ldr	r4, [pc, #36]	; (8003e0c <ThdGNSS+0x3c>)
  sdStart(&SD1, &my_config);
 8003de6:	f7fe f85b 	bl	8001ea0 <sdStart.isra.0>
    msg_t tkn = sdGetTimeout(&SD1, TIME_MS2I(100));
 8003dea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003dee:	4620      	mov	r0, r4
 8003df0:	f7fd fc9e 	bl	8001730 <iqGetTimeout>
  while(true){
 8003df4:	e7f9      	b.n	8003dea <ThdGNSS+0x1a>
 8003df6:	bf00      	nop
 8003df8:	200009f0 	.word	0x200009f0
 8003dfc:	08004d88 	.word	0x08004d88
 8003e00:	08004d90 	.word	0x08004d90
 8003e04:	08004fec 	.word	0x08004fec
 8003e08:	200008b4 	.word	0x200008b4
 8003e0c:	200008c0 	.word	0x200008c0

08003e10 <ThdBeeper>:
/*
 * Piezo beeper
 */

static THD_WORKING_AREA(waThdBeeper, 128);
static THD_FUNCTION(ThdBeeper, arg) {
 8003e10:	b580      	push	{r7, lr}
  (void)arg;
  myprintf("ThdBeeper\n");
 8003e12:	483b      	ldr	r0, [pc, #236]	; (8003f00 <ThdBeeper+0xf0>)
 8003e14:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8003f18 <ThdBeeper+0x108>
 8003e18:	f8df 8100 	ldr.w	r8, [pc, #256]	; 8003f1c <ThdBeeper+0x10c>

void piezo_toggle(void){
  palTogglePad(GPIOC, GPIOC_PIEZO_A);
 8003e1c:	4d39      	ldr	r5, [pc, #228]	; (8003f04 <ThdBeeper+0xf4>)
 8003e1e:	f7ff fa37 	bl	8003290 <myprintf>

  while(true){

    if(beep_ms){
 8003e22:	f8d9 3000 	ldr.w	r3, [r9]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d046      	beq.n	8003eb8 <ThdBeeper+0xa8>
      systime_t start = chVTGetSystemTimeX();
      systime_t end = chTimeAddX(start, TIME_MS2I(beep_ms));
 8003e2a:	f242 7210 	movw	r2, #10000	; 0x2710
 8003e2e:	f240 30e7 	movw	r0, #999	; 0x3e7
 8003e32:	2100      	movs	r1, #0
 8003e34:	fbe3 0102 	umlal	r0, r1, r3, r2
 8003e38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	f7fc fe79 	bl	8000b34 <__aeabi_uldivmod>
 8003e42:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 8003e46:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8003e4a:	b2bf      	uxth	r7, r7
 8003e4c:	d255      	bcs.n	8003efa <ThdBeeper+0xea>
 8003e4e:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8003e52:	4c2d      	ldr	r4, [pc, #180]	; (8003f08 <ThdBeeper+0xf8>)
 */
static inline bool chTimeIsInRangeX(systime_t time,
                                    systime_t start,
                                    systime_t end) {

  return (bool)((systime_t)((systime_t)time - (systime_t)start) <
 8003e54:	1bdb      	subs	r3, r3, r7
  return systime + (systime_t)interval;
 8003e56:	b286      	uxth	r6, r0
      while (chTimeIsInRangeX(chVTGetSystemTimeX(), start, end)) {
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	42b3      	cmp	r3, r6
 8003e5c:	bf38      	it	cc
 8003e5e:	f04f 0a30 	movcc.w	sl, #48	; 0x30
 8003e62:	d225      	bcs.n	8003eb0 <ThdBeeper+0xa0>
 8003e64:	696b      	ldr	r3, [r5, #20]
 8003e66:	f483 6380 	eor.w	r3, r3, #1024	; 0x400
 8003e6a:	616b      	str	r3, [r5, #20]
  palTogglePad(GPIOC, GPIOC_PIEZO_B);
 8003e6c:	696b      	ldr	r3, [r5, #20]
 8003e6e:	f483 6300 	eor.w	r3, r3, #2048	; 0x800
 8003e72:	616b      	str	r3, [r5, #20]
 8003e74:	f38a 8811 	msr	BASEPRI, sl
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003e78:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	d136      	bne.n	8003eee <ThdBeeper+0xde>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003e80:	2301      	movs	r3, #1
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8003e82:	210a      	movs	r1, #10
 8003e84:	2008      	movs	r0, #8
 8003e86:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003e8a:	f7fd fb01 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003e8e:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003e92:	bb7b      	cbnz	r3, 8003ef4 <ThdBeeper+0xe4>
 8003e94:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003e98:	2a00      	cmp	r2, #0
 8003e9a:	dd2b      	ble.n	8003ef4 <ThdBeeper+0xe4>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003e9c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003ea0:	f383 8811 	msr	BASEPRI, r3
 8003ea4:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
  return (bool)((systime_t)((systime_t)time - (systime_t)start) <
 8003ea8:	1bdb      	subs	r3, r3, r7
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	429e      	cmp	r6, r3
 8003eae:	d8d9      	bhi.n	8003e64 <ThdBeeper+0x54>
        piezo_toggle();
        chThdSleepMilliseconds(1);
      }
      beep_ms = 0;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	f8c9 3000 	str.w	r3, [r9]
 8003eb6:	e000      	b.n	8003eba <ThdBeeper+0xaa>
 8003eb8:	4c13      	ldr	r4, [pc, #76]	; (8003f08 <ThdBeeper+0xf8>)
 8003eba:	2330      	movs	r3, #48	; 0x30
 8003ebc:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003ec0:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	d112      	bne.n	8003eee <ThdBeeper+0xde>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	2164      	movs	r1, #100	; 0x64
 8003ecc:	2008      	movs	r0, #8
 8003ece:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003ed2:	f7fd fadd 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003ed6:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003eda:	b95b      	cbnz	r3, 8003ef4 <ThdBeeper+0xe4>
 8003edc:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003ee0:	2a00      	cmp	r2, #0
 8003ee2:	dd07      	ble.n	8003ef4 <ThdBeeper+0xe4>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003ee4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003ee8:	f383 8811 	msr	BASEPRI, r3
 8003eec:	e799      	b.n	8003e22 <ThdBeeper+0x12>
    chSysHalt("SV#4");
 8003eee:	4807      	ldr	r0, [pc, #28]	; (8003f0c <ThdBeeper+0xfc>)
 8003ef0:	f7fc fe6e 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 8003ef4:	4806      	ldr	r0, [pc, #24]	; (8003f10 <ThdBeeper+0x100>)
 8003ef6:	f7fc fe6b 	bl	8000bd0 <chSysHalt>
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 8003efa:	4806      	ldr	r0, [pc, #24]	; (8003f14 <ThdBeeper+0x104>)
 8003efc:	f7fc fe68 	bl	8000bd0 <chSysHalt>
 8003f00:	08004d9c 	.word	0x08004d9c
 8003f04:	40020800 	.word	0x40020800
 8003f08:	200009f0 	.word	0x200009f0
 8003f0c:	08004cd8 	.word	0x08004cd8
 8003f10:	08004d00 	.word	0x08004d00
 8003f14:	08004e70 	.word	0x08004e70
 8003f18:	20000800 	.word	0x20000800
 8003f1c:	40014800 	.word	0x40014800

08003f20 <ThdCntr>:
    chThdSleepMilliseconds(10);
  }
}

static THD_WORKING_AREA(waThdCntr, 128);
static THD_FUNCTION(ThdCntr, arg) {
 8003f20:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
  palSetPad(GPIOB, GPIOB_CAL_SOUR_SEL);
}


void ThdCntrFunc(void) {
  myprintf("ThdCntr\n");
 8003f24:	485b      	ldr	r0, [pc, #364]	; (8004094 <ThdCntr+0x174>)

//adapted from AN4776
//32bit counter, running at 100MHz
void TIM5_init(void){
  palSetPadMode(GPIOA, GPIOA_CNT_IN, PAL_MODE_ALTERNATE(2) | PAL_MODE_INPUT); //setting alternate function in board.h didn't work
  SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); //enable peripheral clock (should be handled by mcuconf in chibi hal system)
 8003f26:	4f5c      	ldr	r7, [pc, #368]	; (8004098 <ThdCntr+0x178>)

  TIM5->CR2 = 0; //defaults
 8003f28:	4c5c      	ldr	r4, [pc, #368]	; (800409c <ThdCntr+0x17c>)

  TIM5_init();

  //selftest muxout
  myprintf("CNT_in = %d\n", palReadPad(GPIOA, GPIOA_CNT_IN));
 8003f2a:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 80040d4 <ThdCntr+0x1b4>
  palSetPad(GPIOB, GPIOB_REF_INT_EN);
 8003f2e:	4d5c      	ldr	r5, [pc, #368]	; (80040a0 <ThdCntr+0x180>)
  myprintf("ThdCntr\n");
 8003f30:	f7ff f9ae 	bl	8003290 <myprintf>
  palSetPadMode(GPIOA, GPIOA_CNT_IN, PAL_MODE_ALTERNATE(2) | PAL_MODE_INPUT); //setting alternate function in board.h didn't work
 8003f34:	f44f 7181 	mov.w	r1, #258	; 0x102
 8003f38:	2001      	movs	r0, #1
 8003f3a:	f7fc fe91 	bl	8000c60 <_pal_lld_setgroupmode.constprop.0>
  SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); //enable peripheral clock (should be handled by mcuconf in chibi hal system)
 8003f3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
  myprintf("CNT_in = %d\n", palReadPad(GPIOA, GPIOA_CNT_IN));
 8003f40:	4858      	ldr	r0, [pc, #352]	; (80040a4 <ThdCntr+0x184>)

  TIM5->ARR = 0xFFFFFFFF; //auto reload (period) set to max

  TIM5->PSC = 0; //prescaler 1

  TIM5->EGR = TIM_EGR_UG; //update (load ARR, prescaler)
 8003f42:	2601      	movs	r6, #1
  TIM5->CR2 = 0; //defaults
 8003f44:	2300      	movs	r3, #0
  SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); //enable peripheral clock (should be handled by mcuconf in chibi hal system)
 8003f46:	f042 0208 	orr.w	r2, r2, #8
  TIM5->ARR = 0xFFFFFFFF; //auto reload (period) set to max
 8003f4a:	f04f 31ff 	mov.w	r1, #4294967295
  SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); //enable peripheral clock (should be handled by mcuconf in chibi hal system)
 8003f4e:	643a      	str	r2, [r7, #64]	; 0x40
  TIM5->CR2 = 0; //defaults
 8003f50:	6063      	str	r3, [r4, #4]
  TIM5->SMCR = 0; // Reset the SMCR register
 8003f52:	60a3      	str	r3, [r4, #8]
  TIM5->ARR = 0xFFFFFFFF; //auto reload (period) set to max
 8003f54:	62e1      	str	r1, [r4, #44]	; 0x2c
  TIM5->PSC = 0; //prescaler 1
 8003f56:	62a3      	str	r3, [r4, #40]	; 0x28
  TIM5->EGR = TIM_EGR_UG; //update (load ARR, prescaler)
 8003f58:	6166      	str	r6, [r4, #20]

  TIM5->CCER = 0; //all CC channels off
 8003f5a:	6223      	str	r3, [r4, #32]

  TIM5->CCMR1 = 0;
 8003f5c:	61a3      	str	r3, [r4, #24]
  TIM5->CCMR1 |= TIM_CCMR1_CC1S_0; //CC1 channel is configured as input, IC1 is mapped on TI1
 8003f5e:	69a2      	ldr	r2, [r4, #24]
 8003f60:	4332      	orrs	r2, r6
 8003f62:	61a2      	str	r2, [r4, #24]
                                   //CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).

  TIM5->CCER |= TIM_CCER_CC1P; //Circuit is sensitive to TIxFP1 falling edge (capture..
 8003f64:	6a22      	ldr	r2, [r4, #32]
 8003f66:	f042 0202 	orr.w	r2, r2, #2
 8003f6a:	6222      	str	r2, [r4, #32]
  TIM5->CCER |= TIM_CCER_CC1E; //CC1 enabled
 8003f6c:	6a22      	ldr	r2, [r4, #32]
 8003f6e:	4332      	orrs	r2, r6
 8003f70:	6222      	str	r2, [r4, #32]

  TIM5->CR1 = 0;//upcounter, continuous
 8003f72:	6023      	str	r3, [r4, #0]
  TIM5->CR1 |= TIM_CR1_CEN; //enable
 8003f74:	6823      	ldr	r3, [r4, #0]

  TIM5->SR = ~TIM_SR_CC1IF; //Clear event flag
 8003f76:	f06f 0202 	mvn.w	r2, #2
  TIM5->CR1 |= TIM_CR1_CEN; //enable
 8003f7a:	4333      	orrs	r3, r6
 8003f7c:	6023      	str	r3, [r4, #0]
  TIM5->SR = ~TIM_SR_CC1IF; //Clear event flag
 8003f7e:	6122      	str	r2, [r4, #16]
 8003f80:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8003f84:	4031      	ands	r1, r6
 8003f86:	f7ff f983 	bl	8003290 <myprintf>
  palSetPad(GPIOB, GPIOB_REF_INT_EN);
 8003f8a:	f04f 0820 	mov.w	r8, #32
  palSetPad(GPIOA, GPIOA_CAL_EN);
 8003f8e:	f04f 0b40 	mov.w	fp, #64	; 0x40
  palSetPad(GPIOB, GPIOB_CAL_SOUR_SEL);
 8003f92:	f04f 0a10 	mov.w	sl, #16
  myprintf("calModeIntRef100M\n");
 8003f96:	4844      	ldr	r0, [pc, #272]	; (80040a8 <ThdCntr+0x188>)
 8003f98:	f7ff f97a 	bl	8003290 <myprintf>
  palSetPad(GPIOB, GPIOB_REF_INT_EN);
 8003f9c:	f8a5 8018 	strh.w	r8, [r5, #24]

  calModeIntRef100M();
  chThdSleepMilliseconds(100);
 8003fa0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  palClearPad(GPIOB, GPIOB_REF_INT_SEL);
 8003fa4:	836e      	strh	r6, [r5, #26]
  palSetPad(GPIOA, GPIOA_CAL_EN);
 8003fa6:	f8a9 b018 	strh.w	fp, [r9, #24]
  palSetPad(GPIOB, GPIOB_CAL_SOUR_SEL);
 8003faa:	f8a5 a018 	strh.w	sl, [r5, #24]
  chThdSleepMilliseconds(100);
 8003fae:	f7fd fd37 	bl	8001a20 <chThdSleep>

  myprintf("testmode muxout low\n");
 8003fb2:	483e      	ldr	r0, [pc, #248]	; (80040ac <ThdCntr+0x18c>)
 8003fb4:	f7ff f96c 	bl	8003290 <myprintf>

  //R4 -----------------------------------------------------------
  //default: all 0

  //Programming sequence R4,R3,..,R0 (write to R0 transfers double buffered settings)
  adf_write_reg(ADF4156_reg[4]);
 8003fb8:	2004      	movs	r0, #4
 8003fba:	f7fd fd61 	bl	8001a80 <adf_write_reg>
  adf_write_reg(ADF4156_reg[3]);
 8003fbe:	2013      	movs	r0, #19
 8003fc0:	f7fd fd5e 	bl	8001a80 <adf_write_reg>
  adf_write_reg(ADF4156_reg[2]);
 8003fc4:	2012      	movs	r0, #18
 8003fc6:	f7fd fd5b 	bl	8001a80 <adf_write_reg>
  adf_write_reg(ADF4156_reg[1]);
 8003fca:	2009      	movs	r0, #9
 8003fcc:	f7fd fd58 	bl	8001a80 <adf_write_reg>
  adf_write_reg(ADF4156_reg[0]);
 8003fd0:	4837      	ldr	r0, [pc, #220]	; (80040b0 <ThdCntr+0x190>)
 8003fd2:	f7fd fd55 	bl	8001a80 <adf_write_reg>
  adf_config_testmode_muxout_low();
  chThdSleepMilliseconds(1);
 8003fd6:	200a      	movs	r0, #10
 8003fd8:	f7fd fd22 	bl	8001a20 <chThdSleep>

  //disable and select ext to freeze synchronizer with 0 at output
  palClearPad(GPIOB, GPIOB_REF_INT_EN);
 8003fdc:	f8a5 801a 	strh.w	r8, [r5, #26]
  palSetPad(GPIOB, GPIOB_REF_INT_SEL);
  chThdSleepMilliseconds(100);
 8003fe0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  palSetPad(GPIOB, GPIOB_REF_INT_SEL);
 8003fe4:	832e      	strh	r6, [r5, #24]
  chThdSleepMilliseconds(100);
 8003fe6:	f7fd fd1b 	bl	8001a20 <chThdSleep>
  myprintf("calModeHSI\n");
 8003fea:	4832      	ldr	r0, [pc, #200]	; (80040b4 <ThdCntr+0x194>)
 8003fec:	f7ff f950 	bl	8003290 <myprintf>
  palClearPad(GPIOC, GPIOC_GPS_RESETn); //ensure timepulse output of GNSS module is high-z
 8003ff0:	4b31      	ldr	r3, [pc, #196]	; (80040b8 <ThdCntr+0x198>)
  palSetPad(GPIOA, GPIOA_CAL_EN);
 8003ff2:	f8a9 b018 	strh.w	fp, [r9, #24]
  palClearPad(GPIOC, GPIOC_GPS_RESETn); //ensure timepulse output of GNSS module is high-z
 8003ff6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  palSetPadMode(GPIOA, GPIOA_MCO_1, PAL_MODE_ALTERNATE(0) | PAL_STM32_OSPEED_HIGHEST | PAL_STM32_OTYPE_PUSHPULL);
 8003ffa:	211a      	movs	r1, #26
  palClearPad(GPIOB, GPIOB_CAL_SOUR_SEL);
 8003ffc:	f8a5 a01a 	strh.w	sl, [r5, #26]
  palSetPadMode(GPIOA, GPIOA_MCO_1, PAL_MODE_ALTERNATE(0) | PAL_STM32_OSPEED_HIGHEST | PAL_STM32_OTYPE_PUSHPULL);
 8004000:	f44f 7080 	mov.w	r0, #256	; 0x100
  palClearPad(GPIOC, GPIOC_GPS_RESETn); //ensure timepulse output of GNSS module is high-z
 8004004:	835a      	strh	r2, [r3, #26]
  palSetPadMode(GPIOA, GPIOA_MCO_1, PAL_MODE_ALTERNATE(0) | PAL_STM32_OSPEED_HIGHEST | PAL_STM32_OTYPE_PUSHPULL);
 8004006:	f7fc fe2b 	bl	8000c60 <_pal_lld_setgroupmode.constprop.0>
  SET_BIT(RCC->CFGR, RCC_CFGR_MCO1EN); //enable output
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004010:	60bb      	str	r3, [r7, #8]
  adf_write_reg(ADF4156_reg[4]);
 8004012:	2004      	movs	r0, #4
  palSetPad(GPIOB, GPIOB_REF_INT_EN);
 8004014:	f8a5 8018 	strh.w	r8, [r5, #24]
  palClearPad(GPIOB, GPIOB_REF_INT_SEL);
 8004018:	836e      	strh	r6, [r5, #26]
 800401a:	f7fd fd31 	bl	8001a80 <adf_write_reg>
  adf_write_reg(ADF4156_reg[3]);
 800401e:	2013      	movs	r0, #19
 8004020:	f7fd fd2e 	bl	8001a80 <adf_write_reg>
  adf_write_reg(ADF4156_reg[2]);
 8004024:	4825      	ldr	r0, [pc, #148]	; (80040bc <ThdCntr+0x19c>)
 8004026:	4d26      	ldr	r5, [pc, #152]	; (80040c0 <ThdCntr+0x1a0>)
    while(!(TIM5->SR & TIM_SR_CC1IF));
    a = TIM5->CCR1; //flag CC1IF cleared by this read
    while(!(TIM5->SR & TIM_SR_CC1IF));
    b = TIM5->CCR1;

    myprintf("a: %10u, b: %10u, b-a: %10u\n", a, b, b-a);
 8004028:	4f26      	ldr	r7, [pc, #152]	; (80040c4 <ThdCntr+0x1a4>)
 800402a:	f7fd fd29 	bl	8001a80 <adf_write_reg>
  adf_write_reg(ADF4156_reg[1]);
 800402e:	2009      	movs	r0, #9
 8004030:	f7fd fd26 	bl	8001a80 <adf_write_reg>
  adf_write_reg(ADF4156_reg[0]);
 8004034:	4824      	ldr	r0, [pc, #144]	; (80040c8 <ThdCntr+0x1a8>)
 8004036:	f7fd fd23 	bl	8001a80 <adf_write_reg>
 800403a:	2630      	movs	r6, #48	; 0x30
    while(!(TIM5->SR & TIM_SR_CC1IF));
 800403c:	6923      	ldr	r3, [r4, #16]
 800403e:	079a      	lsls	r2, r3, #30
 8004040:	d5fc      	bpl.n	800403c <ThdCntr+0x11c>
    a = TIM5->CCR1; //flag CC1IF cleared by this read
 8004042:	6b61      	ldr	r1, [r4, #52]	; 0x34
    while(!(TIM5->SR & TIM_SR_CC1IF));
 8004044:	6922      	ldr	r2, [r4, #16]
 8004046:	0793      	lsls	r3, r2, #30
 8004048:	d5fc      	bpl.n	8004044 <ThdCntr+0x124>
    b = TIM5->CCR1;
 800404a:	6b62      	ldr	r2, [r4, #52]	; 0x34
    myprintf("a: %10u, b: %10u, b-a: %10u\n", a, b, b-a);
 800404c:	4638      	mov	r0, r7
 800404e:	1a53      	subs	r3, r2, r1
 8004050:	f7ff f91e 	bl	8003290 <myprintf>
 8004054:	f386 8811 	msr	BASEPRI, r6
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004058:	e9d5 3222 	ldrd	r3, r2, [r5, #136]	; 0x88
 800405c:	4313      	orrs	r3, r2
 800405e:	d113      	bne.n	8004088 <ThdCntr+0x168>
  oip->dbg.lock_cnt = (cnt_t)1;
 8004060:	2301      	movs	r3, #1
 8004062:	f241 3188 	movw	r1, #5000	; 0x1388
 8004066:	2008      	movs	r0, #8
 8004068:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 800406c:	f7fd fa10 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004070:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8004074:	b95b      	cbnz	r3, 800408e <ThdCntr+0x16e>
 8004076:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
 800407a:	2a00      	cmp	r2, #0
 800407c:	dd07      	ble.n	800408e <ThdCntr+0x16e>
  oip->dbg.lock_cnt = (cnt_t)0;
 800407e:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8004082:	f383 8811 	msr	BASEPRI, r3
 8004086:	e7d9      	b.n	800403c <ThdCntr+0x11c>
    chSysHalt("SV#4");
 8004088:	4810      	ldr	r0, [pc, #64]	; (80040cc <ThdCntr+0x1ac>)
 800408a:	f7fc fda1 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 800408e:	4810      	ldr	r0, [pc, #64]	; (80040d0 <ThdCntr+0x1b0>)
 8004090:	f7fc fd9e 	bl	8000bd0 <chSysHalt>
 8004094:	08004da8 	.word	0x08004da8
 8004098:	40023800 	.word	0x40023800
 800409c:	40000c00 	.word	0x40000c00
 80040a0:	40020400 	.word	0x40020400
 80040a4:	08004db4 	.word	0x08004db4
 80040a8:	08004dc4 	.word	0x08004dc4
 80040ac:	08004dd8 	.word	0x08004dd8
 80040b0:	100b8000 	.word	0x100b8000
 80040b4:	08004df0 	.word	0x08004df0
 80040b8:	40020800 	.word	0x40020800
 80040bc:	00108012 	.word	0x00108012
 80040c0:	200009f0 	.word	0x200009f0
 80040c4:	08004dfc 	.word	0x08004dfc
 80040c8:	77d00000 	.word	0x77d00000
 80040cc:	08004cd8 	.word	0x08004cd8
 80040d0:	08004d00 	.word	0x08004d00
 80040d4:	40020000 	.word	0x40020000
	...

080040e0 <chThdExit>:
void chThdExit(msg_t msg) {
 80040e0:	b538      	push	{r3, r4, r5, lr}
 80040e2:	2330      	movs	r3, #48	; 0x30
 80040e4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80040e8:	4b15      	ldr	r3, [pc, #84]	; (8004140 <chThdExit+0x60>)
 80040ea:	e9d3 2122 	ldrd	r2, r1, [r3, #136]	; 0x88
 80040ee:	430a      	orrs	r2, r1
 80040f0:	d11a      	bne.n	8004128 <chThdExit+0x48>
  return __sch_get_currthread();
 80040f2:	68dc      	ldr	r4, [r3, #12]
  return (bool)(lp->next != lp);
 80040f4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80040f6:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  oip->dbg.lock_cnt = (cnt_t)1;
 80040fa:	2101      	movs	r1, #1
 80040fc:	4295      	cmp	r5, r2
 80040fe:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  currtp->u.exitcode = msg;
 8004102:	62a0      	str	r0, [r4, #40]	; 0x28
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004104:	d107      	bne.n	8004116 <chThdExit+0x36>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8004106:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800410a:	b183      	cbz	r3, 800412e <chThdExit+0x4e>
}
 800410c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8004110:	200f      	movs	r0, #15
 8004112:	f7fd b98d 	b.w	8001430 <chSchGoSleepS>
  lp->next = p->next;
 8004116:	6813      	ldr	r3, [r2, #0]
 8004118:	62e3      	str	r3, [r4, #44]	; 0x2c
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 800411a:	4610      	mov	r0, r2
 800411c:	f7fd f808 	bl	8001130 <chSchReadyI.isra.0>
  return (bool)(lp->next != lp);
 8004120:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004122:	42aa      	cmp	r2, r5
 8004124:	d0ef      	beq.n	8004106 <chThdExit+0x26>
 8004126:	e7f6      	b.n	8004116 <chThdExit+0x36>
    chSysHalt("SV#4");
 8004128:	4806      	ldr	r0, [pc, #24]	; (8004144 <chThdExit+0x64>)
 800412a:	f7fc fd51 	bl	8000bd0 <chSysHalt>
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 800412e:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8004132:	079b      	lsls	r3, r3, #30
 8004134:	d1ea      	bne.n	800410c <chThdExit+0x2c>
  p->prev->next = p->next;
 8004136:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800413a:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 800413c:	605a      	str	r2, [r3, #4]
  return p;
 800413e:	e7e5      	b.n	800410c <chThdExit+0x2c>
 8004140:	200009f0 	.word	0x200009f0
 8004144:	08004cd8 	.word	0x08004cd8
	...

08004150 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004150:	f3ef 8309 	mrs	r3, PSP
    FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 8004154:	4905      	ldr	r1, [pc, #20]	; (800416c <SVC_Handler+0x1c>)
 8004156:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8004158:	f022 0201 	bic.w	r2, r2, #1
    psp += sizeof (struct port_extctx);
 800415c:	3368      	adds	r3, #104	; 0x68
    FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 800415e:	634a      	str	r2, [r1, #52]	; 0x34
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004160:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004164:	2300      	movs	r3, #0
 8004166:	f383 8811 	msr	BASEPRI, r3
}
 800416a:	4770      	bx	lr
 800416c:	e000ef00 	.word	0xe000ef00

08004170 <__early_init>:

static void stm32_gpio_init(void) {

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8004170:	4b60      	ldr	r3, [pc, #384]	; (80042f4 <__early_init+0x184>)
  gpiop->OTYPER  = config->otyper;
 8004172:	4961      	ldr	r1, [pc, #388]	; (80042f8 <__early_init+0x188>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8004174:	691a      	ldr	r2, [r3, #16]
  gpiop->PUPDR   = config->pupdr;
 8004176:	f8df c1c4 	ldr.w	ip, [pc, #452]	; 800433c <__early_init+0x1cc>
  rccResetAHB1(STM32_GPIO_EN_MASK);
 800417a:	f042 0287 	orr.w	r2, r2, #135	; 0x87
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800417e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8004182:	611a      	str	r2, [r3, #16]
 8004184:	6918      	ldr	r0, [r3, #16]
  gpiop->OTYPER  = config->otyper;
 8004186:	4c5d      	ldr	r4, [pc, #372]	; (80042fc <__early_init+0x18c>)
  gpiop->PUPDR   = config->pupdr;
 8004188:	4f5d      	ldr	r7, [pc, #372]	; (8004300 <__early_init+0x190>)
  gpiop->MODER   = config->moder;
 800418a:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 8004340 <__early_init+0x1d0>
  gpiop->PUPDR   = config->pupdr;
 800418e:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 8004344 <__early_init+0x1d4>
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
#endif

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 8004192:	4e5c      	ldr	r6, [pc, #368]	; (8004304 <__early_init+0x194>)
  gpiop->MODER   = config->moder;
 8004194:	f8df e1b0 	ldr.w	lr, [pc, #432]	; 8004348 <__early_init+0x1d8>
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8004198:	f020 0087 	bic.w	r0, r0, #135	; 0x87
 800419c:	6118      	str	r0, [r3, #16]
 800419e:	6918      	ldr	r0, [r3, #16]
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
 80041a0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80041a2:	f040 0087 	orr.w	r0, r0, #135	; 0x87
 80041a6:	6318      	str	r0, [r3, #48]	; 0x30
 80041a8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80041aa:	f040 0087 	orr.w	r0, r0, #135	; 0x87
 80041ae:	6518      	str	r0, [r3, #80]	; 0x50
  gpiop->OTYPER  = config->otyper;
 80041b0:	2200      	movs	r2, #0
  gpiop->OSPEEDR = config->ospeedr;
 80041b2:	4855      	ldr	r0, [pc, #340]	; (8004308 <__early_init+0x198>)
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
 80041b4:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  gpiop->OTYPER  = config->otyper;
 80041b6:	604a      	str	r2, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80041b8:	6088      	str	r0, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 80041ba:	4854      	ldr	r0, [pc, #336]	; (800430c <__early_init+0x19c>)
 80041bc:	60c8      	str	r0, [r1, #12]
  gpiop->ODR     = config->odr;
 80041be:	2002      	movs	r0, #2
 80041c0:	6148      	str	r0, [r1, #20]
  gpiop->AFRL    = config->afrl;
 80041c2:	f247 7002 	movw	r0, #30466	; 0x7702
 80041c6:	6208      	str	r0, [r1, #32]
  gpiop->AFRH    = config->afrh;
 80041c8:	f44f 60ee 	mov.w	r0, #1904	; 0x770
 80041cc:	6248      	str	r0, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80041ce:	f100 5024 	add.w	r0, r0, #687865856	; 0x29000000
 80041d2:	f500 1023 	add.w	r0, r0, #2670592	; 0x28c000
 80041d6:	f600 1034 	addw	r0, r0, #2356	; 0x934
 80041da:	6008      	str	r0, [r1, #0]
  gpiop->ODR     = config->odr;
 80041dc:	f44f 5a81 	mov.w	sl, #4128	; 0x1020
  gpiop->OTYPER  = config->otyper;
 80041e0:	484b      	ldr	r0, [pc, #300]	; (8004310 <__early_init+0x1a0>)
  gpiop->OSPEEDR = config->ospeedr;
 80041e2:	494c      	ldr	r1, [pc, #304]	; (8004314 <__early_init+0x1a4>)
  gpiop->OTYPER  = config->otyper;
 80041e4:	6062      	str	r2, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80041e6:	f04f 3555 	mov.w	r5, #1431655765	; 0x55555555
 80041ea:	60a1      	str	r1, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 80041ec:	60e7      	str	r7, [r4, #12]
  gpiop->OTYPER  = config->otyper;
 80041ee:	494a      	ldr	r1, [pc, #296]	; (8004318 <__early_init+0x1a8>)
  gpiop->ODR     = config->odr;
 80041f0:	f8c4 a014 	str.w	sl, [r4, #20]
  gpiop->AFRL    = config->afrl;
 80041f4:	6222      	str	r2, [r4, #32]
  gpiop->AFRH    = config->afrh;
 80041f6:	6262      	str	r2, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80041f8:	f8c4 9000 	str.w	r9, [r4]
  gpiop->ODR     = config->odr;
 80041fc:	f640 0402 	movw	r4, #2050	; 0x802
  gpiop->OTYPER  = config->otyper;
 8004200:	6042      	str	r2, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004202:	6085      	str	r5, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 8004204:	f8c0 800c 	str.w	r8, [r0, #12]
  gpiop->ODR     = config->odr;
 8004208:	6144      	str	r4, [r0, #20]
  gpiop->AFRL    = config->afrl;
 800420a:	f44f 1440 	mov.w	r4, #3145728	; 0x300000
 800420e:	6204      	str	r4, [r0, #32]
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCAPBEN;
 8004210:	4f42      	ldr	r7, [pc, #264]	; (800431c <__early_init+0x1ac>)
  gpiop->AFRH    = config->afrh;
 8004212:	6242      	str	r2, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004214:	f8c0 e000 	str.w	lr, [r0]
  gpiop->OTYPER  = config->otyper;
 8004218:	604a      	str	r2, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800421a:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800421c:	f8c1 c00c 	str.w	ip, [r1, #12]
  gpiop->ODR     = config->odr;
 8004220:	614a      	str	r2, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8004222:	620a      	str	r2, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8004224:	624a      	str	r2, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004226:	600a      	str	r2, [r1, #0]
  PWR->CR = STM32_VOS;
 8004228:	f44f 4240 	mov.w	r2, #49152	; 0xc000
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCAPBEN;
 800422c:	641f      	str	r7, [r3, #64]	; 0x40
  PWR->CR = STM32_VOS;
 800422e:	6032      	str	r2, [r6, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	f042 0201 	orr.w	r2, r2, #1
 8004236:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	0794      	lsls	r4, r2, #30
 800423c:	d5fc      	bpl.n	8004238 <__early_init+0xc8>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 800423e:	6899      	ldr	r1, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8004240:	4a2c      	ldr	r2, [pc, #176]	; (80042f4 <__early_init+0x184>)
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 8004242:	f021 0103 	bic.w	r1, r1, #3
 8004246:	6099      	str	r1, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8004248:	6893      	ldr	r3, [r2, #8]
 800424a:	f013 030c 	ands.w	r3, r3, #12
 800424e:	d1fb      	bne.n	8004248 <__early_init+0xd8>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8004250:	6810      	ldr	r0, [r2, #0]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8004252:	4928      	ldr	r1, [pc, #160]	; (80042f4 <__early_init+0x184>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8004254:	f000 00f9 	and.w	r0, r0, #249	; 0xf9
 8004258:	6010      	str	r0, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 800425a:	6093      	str	r3, [r2, #8]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 800425c:	6813      	ldr	r3, [r2, #0]
 800425e:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004262:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8004264:	680b      	ldr	r3, [r1, #0]
 8004266:	0398      	lsls	r0, r3, #14
 8004268:	d5fc      	bpl.n	8004264 <__early_init+0xf4>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 800426a:	4b2d      	ldr	r3, [pc, #180]	; (8004320 <__early_init+0x1b0>)
 800426c:	604b      	str	r3, [r1, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 800426e:	680b      	ldr	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8004270:	4a24      	ldr	r2, [pc, #144]	; (8004304 <__early_init+0x194>)
  RCC->CR |= RCC_CR_PLLON;
 8004272:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004276:	600b      	str	r3, [r1, #0]
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8004278:	6853      	ldr	r3, [r2, #4]
 800427a:	0459      	lsls	r1, r3, #17
 800427c:	d5fc      	bpl.n	8004278 <__early_init+0x108>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 800427e:	4a1d      	ldr	r2, [pc, #116]	; (80042f4 <__early_init+0x184>)
 8004280:	6813      	ldr	r3, [r2, #0]
 8004282:	019b      	lsls	r3, r3, #6
 8004284:	d5fc      	bpl.n	8004280 <__early_init+0x110>

  /* Flash setup.*/
#if !defined(STM32_REMOVE_REVISION_A_FIX)
  /* Some old revisions of F4x MCUs randomly crashes with compiler
     optimizations enabled AND flash caches enabled. */
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 8004286:	4b27      	ldr	r3, [pc, #156]	; (8004324 <__early_init+0x1b4>)
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 8004288:	4c27      	ldr	r4, [pc, #156]	; (8004328 <__early_init+0x1b8>)
 800428a:	6094      	str	r4, [r2, #8]
    RCC->DCKCFGR = dckcfgr |
 800428c:	2003      	movs	r0, #3
  RCC->DCKCFGR2 = STM32_CK48MSEL;
 800428e:	2100      	movs	r1, #0
    RCC->DCKCFGR = dckcfgr |
 8004290:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
  RCC->DCKCFGR2 = STM32_CK48MSEL;
 8004294:	f8c2 1094 	str.w	r1, [r2, #148]	; 0x94
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	4b24      	ldr	r3, [pc, #144]	; (800432c <__early_init+0x1bc>)
 800429c:	429a      	cmp	r2, r3
 800429e:	d01e      	beq.n	80042de <__early_init+0x16e>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 80042a0:	4b23      	ldr	r3, [pc, #140]	; (8004330 <__early_init+0x1c0>)
 80042a2:	f240 7203 	movw	r2, #1795	; 0x703
 80042a6:	601a      	str	r2, [r3, #0]
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif
  while ((FLASH->ACR & FLASH_ACR_LATENCY_Msk) !=
 80042a8:	4a21      	ldr	r2, [pc, #132]	; (8004330 <__early_init+0x1c0>)
 80042aa:	6813      	ldr	r3, [r2, #0]
 80042ac:	f003 030f 	and.w	r3, r3, #15
 80042b0:	2b03      	cmp	r3, #3
 80042b2:	d1fa      	bne.n	80042aa <__early_init+0x13a>
         (STM32_FLASHBITS & FLASH_ACR_LATENCY_Msk)) {
  }

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 80042b4:	4a0f      	ldr	r2, [pc, #60]	; (80042f4 <__early_init+0x184>)
 80042b6:	6893      	ldr	r3, [r2, #8]
 80042b8:	f043 0302 	orr.w	r3, r3, #2
 80042bc:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 80042be:	6893      	ldr	r3, [r2, #8]
 80042c0:	f003 030c 	and.w	r3, r3, #12
 80042c4:	2b08      	cmp	r3, #8
 80042c6:	d1fa      	bne.n	80042be <__early_init+0x14e>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, true);
 80042c8:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80042ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042ce:	6453      	str	r3, [r2, #68]	; 0x44
 80042d0:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80042d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042d6:	6653      	str	r3, [r2, #100]	; 0x64
 80042d8:	6e53      	ldr	r3, [r2, #100]	; 0x64

  stm32_gpio_init();
  stm32_clock_init();
}
 80042da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 80042de:	4a15      	ldr	r2, [pc, #84]	; (8004334 <__early_init+0x1c4>)
 80042e0:	4b15      	ldr	r3, [pc, #84]	; (8004338 <__early_init+0x1c8>)
 80042e2:	6812      	ldr	r2, [r2, #0]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d1db      	bne.n	80042a0 <__early_init+0x130>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
 80042e8:	4b11      	ldr	r3, [pc, #68]	; (8004330 <__early_init+0x1c0>)
 80042ea:	f240 1203 	movw	r2, #259	; 0x103
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	e7da      	b.n	80042a8 <__early_init+0x138>
 80042f2:	bf00      	nop
 80042f4:	40023800 	.word	0x40023800
 80042f8:	40020000 	.word	0x40020000
 80042fc:	40020400 	.word	0x40020400
 8004300:	00aaa0a8 	.word	0x00aaa0a8
 8004304:	40007000 	.word	0x40007000
 8004308:	556b75a5 	.word	0x556b75a5
 800430c:	a8800a02 	.word	0xa8800a02
 8004310:	40020800 	.word	0x40020800
 8004314:	9a555555 	.word	0x9a555555
 8004318:	40021c00 	.word	0x40021c00
 800431c:	10000400 	.word	0x10000400
 8004320:	04401818 	.word	0x04401818
 8004324:	e0042000 	.word	0xe0042000
 8004328:	38881000 	.word	0x38881000
 800432c:	20006411 	.word	0x20006411
 8004330:	40023c00 	.word	0x40023c00
 8004334:	e000ed00 	.word	0xe000ed00
 8004338:	410fc241 	.word	0x410fc241
 800433c:	aaaaaaa0 	.word	0xaaaaaaa0
 8004340:	55000581 	.word	0x55000581
 8004344:	880aaa82 	.word	0x880aaa82
 8004348:	11500034 	.word	0x11500034
 800434c:	00000000 	.word	0x00000000

08004350 <main>:
  rccResetAHB1(~STM32_GPIO_EN_MASK);
 8004350:	4b21      	ldr	r3, [pc, #132]	; (80043d8 <main+0x88>)
 8004352:	691a      	ldr	r2, [r3, #16]
 8004354:	f062 0287 	orn	r2, r2, #135	; 0x87


/*
 * Application entry point.
 */
int main(void) {
 8004358:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800435c:	611a      	str	r2, [r3, #16]
 800435e:	691a      	ldr	r2, [r3, #16]
 8004360:	f002 0287 	and.w	r2, r2, #135	; 0x87
 8004364:	611a      	str	r2, [r3, #16]
 8004366:	691a      	ldr	r2, [r3, #16]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 8004368:	6a1a      	ldr	r2, [r3, #32]
 800436a:	f062 5280 	orn	r2, r2, #268435456	; 0x10000000
 800436e:	621a      	str	r2, [r3, #32]
 8004370:	6a1a      	ldr	r2, [r3, #32]
 8004372:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8004376:	621a      	str	r2, [r3, #32]
  rccResetAPB2(~0);
 8004378:	f04f 30ff 	mov.w	r0, #4294967295
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800437c:	6a1a      	ldr	r2, [r3, #32]
  rccResetAPB2(~0);
 800437e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004380:	6258      	str	r0, [r3, #36]	; 0x24
 8004382:	2100      	movs	r1, #0
 8004384:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004386:	6259      	str	r1, [r3, #36]	; 0x24
 8004388:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  rccEnablePWRInterface(true);
 800438a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  PWR->CR |= PWR_CR_DBP;
 800438c:	4813      	ldr	r0, [pc, #76]	; (80043dc <main+0x8c>)
  rccEnablePWRInterface(true);
 800438e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004392:	641a      	str	r2, [r3, #64]	; 0x40
 8004394:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004396:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800439a:	661a      	str	r2, [r3, #96]	; 0x60
 800439c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  PWR->CR |= PWR_CR_DBP;
 800439e:	6802      	ldr	r2, [r0, #0]
 80043a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043a4:	6002      	str	r2, [r0, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 80043a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043a8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80043ac:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80043b0:	b089      	sub	sp, #36	; 0x24
 80043b2:	d003      	beq.n	80043bc <main+0x6c>
    RCC->BDCR = RCC_BDCR_BDRST;
 80043b4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80043b8:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 80043ba:	6719      	str	r1, [r3, #112]	; 0x70
  PWR->CSR &= ~PWR_CSR_BRE;
 80043bc:	4807      	ldr	r0, [pc, #28]	; (80043dc <main+0x8c>)
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 80043be:	4a08      	ldr	r2, [pc, #32]	; (80043e0 <main+0x90>)
 80043c0:	6841      	ldr	r1, [r0, #4]
 80043c2:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <main+0x94>)
 80043c4:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80043c8:	2400      	movs	r4, #0
 80043ca:	6041      	str	r1, [r0, #4]
 80043cc:	4906      	ldr	r1, [pc, #24]	; (80043e8 <main+0x98>)
 80043ce:	6014      	str	r4, [r2, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80043d0:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 80043d4:	e00c      	b.n	80043f0 <main+0xa0>
 80043d6:	bf00      	nop
 80043d8:	40023800 	.word	0x40023800
 80043dc:	40007000 	.word	0x40007000
 80043e0:	20000cf8 	.word	0x20000cf8
 80043e4:	08004ec8 	.word	0x08004ec8
 80043e8:	40026010 	.word	0x40026010
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80043ec:	f853 1c0c 	ldr.w	r1, [r3, #-12]
 80043f0:	600c      	str	r4, [r1, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80043f2:	330c      	adds	r3, #12
 80043f4:	4298      	cmp	r0, r3
 80043f6:	f102 0208 	add.w	r2, r2, #8
    dma.streams[i].func = NULL;
 80043fa:	f842 4c04 	str.w	r4, [r2, #-4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80043fe:	d1f5      	bne.n	80043ec <main+0x9c>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8004400:	4bc1      	ldr	r3, [pc, #772]	; (8004708 <main+0x3b8>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 8004402:	49c2      	ldr	r1, [pc, #776]	; (800470c <main+0x3bc>)
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004404:	4ac2      	ldr	r2, [pc, #776]	; (8004710 <main+0x3c0>)
  rccResetADC();
 8004406:	4dc3      	ldr	r5, [pc, #780]	; (8004714 <main+0x3c4>)
  dacp->state = DAC_STOP;
 8004408:	4ec3      	ldr	r6, [pc, #780]	; (8004718 <main+0x3c8>)
  sdObjectInit(&SD1, NULL, notify1);
 800440a:	f8df a39c 	ldr.w	sl, [pc, #924]	; 80047a8 <main+0x458>
  sdObjectInit(&SD2, NULL, notify2);
 800440e:	f8df b39c 	ldr.w	fp, [pc, #924]	; 80047ac <main+0x45c>
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state           = SPI_STOP;
 8004412:	f8df 839c 	ldr.w	r8, [pc, #924]	; 80047b0 <main+0x460>
  DMA1->LIFCR = 0xFFFFFFFFU;
 8004416:	f04f 37ff 	mov.w	r7, #4294967295
 800441a:	609f      	str	r7, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 800441c:	60df      	str	r7, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800441e:	608f      	str	r7, [r1, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8004420:	60cf      	str	r7, [r1, #12]
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {

  adcp->state    = ADC_STOP;
 8004422:	49be      	ldr	r1, [pc, #760]	; (800471c <main+0x3cc>)
 8004424:	2370      	movs	r3, #112	; 0x70
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004426:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800442a:	f882 331a 	strb.w	r3, [r2, #794]	; 0x31a
  adcp->config   = NULL;
  adcp->samples  = NULL;
 800442e:	e9c1 4401 	strd	r4, r4, [r1, #4]
  adcp->depth    = 0;
  adcp->grpp     = NULL;
 8004432:	e9c1 4403 	strd	r4, r4, [r1, #12]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8004436:	614c      	str	r4, [r1, #20]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004438:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 800443c:	6010      	str	r0, [r2, #0]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800443e:	f882 3336 	strb.w	r3, [r2, #822]	; 0x336
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004442:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004446:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
 800444a:	2020      	movs	r0, #32
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 800444c:	6053      	str	r3, [r2, #4]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800444e:	23c0      	movs	r3, #192	; 0xc0
 8004450:	f882 3325 	strb.w	r3, [r2, #805]	; 0x325
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004454:	f8c2 0184 	str.w	r0, [r2, #388]	; 0x184
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004458:	6050      	str	r0, [r2, #4]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800445a:	f882 3326 	strb.w	r3, [r2, #806]	; 0x326
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800445e:	2340      	movs	r3, #64	; 0x40
  adcp->state    = ADC_STOP;
 8004460:	f04f 0901 	mov.w	r9, #1
 8004464:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8004468:	f101 0018 	add.w	r0, r1, #24
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 800446c:	6053      	str	r3, [r2, #4]
 800446e:	f881 9000 	strb.w	r9, [r1]
 8004472:	f7fc fd45 	bl	8000f00 <chMtxObjectInit>
 8004476:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  ADCD1.dmastp  = NULL;
 8004478:	62cc      	str	r4, [r1, #44]	; 0x2c
  rccResetADC();
 800447a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800447e:	626b      	str	r3, [r5, #36]	; 0x24
 8004480:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004482:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004486:	626b      	str	r3, [r5, #36]	; 0x24
 8004488:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800448a:	2060      	movs	r0, #96	; 0x60
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800448c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  dacp->thread = NULL;
 8004490:	e9c6 4404 	strd	r4, r4, [r6, #16]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004494:	f882 0312 	strb.w	r0, [r2, #786]	; 0x312
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004498:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 800449c:	6013      	str	r3, [r2, #0]
  ADCD1.adc     = ADC1;
 800449e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80044a2:	f5a3 3338 	sub.w	r3, r3, #188416	; 0x2e000
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 80044a6:	4a9e      	ldr	r2, [pc, #632]	; (8004720 <main+0x3d0>)
 80044a8:	628b      	str	r3, [r1, #40]	; 0x28
 80044aa:	f106 0018 	add.w	r0, r6, #24
  ADCD1.dmamode = STM32_DMA_CR_CHSEL(ADC1_DMA_CHANNEL) |
 80044ae:	4b9d      	ldr	r3, [pc, #628]	; (8004724 <main+0x3d4>)
 80044b0:	630b      	str	r3, [r1, #48]	; 0x30
  dacp->state = DAC_STOP;
 80044b2:	f886 9000 	strb.w	r9, [r6]
  DACD1.params  = &dac1_ch1_params;
 80044b6:	499c      	ldr	r1, [pc, #624]	; (8004728 <main+0x3d8>)
 80044b8:	f7fc fd22 	bl	8000f00 <chMtxObjectInit>
  GPTD6.tim = STM32_TIM6;
 80044bc:	4b9b      	ldr	r3, [pc, #620]	; (800472c <main+0x3dc>)
 80044be:	62b1      	str	r1, [r6, #40]	; 0x28
 80044c0:	f102 000c 	add.w	r0, r2, #12
 80044c4:	499a      	ldr	r1, [pc, #616]	; (8004730 <main+0x3e0>)
 80044c6:	f882 9000 	strb.w	r9, [r2]
  i2cp->config = NULL;
 80044ca:	6054      	str	r4, [r2, #4]
 80044cc:	60d9      	str	r1, [r3, #12]
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 80044ce:	f883 9000 	strb.w	r9, [r3]
  sdObjectInit(&SD1, NULL, notify1);
 80044d2:	4998      	ldr	r1, [pc, #608]	; (8004734 <main+0x3e4>)
  gptp->config = NULL;
 80044d4:	605c      	str	r4, [r3, #4]
  DACD1.dma = NULL;
 80044d6:	62f4      	str	r4, [r6, #44]	; 0x2c
 80044d8:	f7fc fd12 	bl	8000f00 <chMtxObjectInit>
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
  I2CD2.i2c    = I2C2;
 80044dc:	4b96      	ldr	r3, [pc, #600]	; (8004738 <main+0x3e8>)
 80044de:	6353      	str	r3, [r2, #52]	; 0x34
 80044e0:	4650      	mov	r0, sl
  I2CD2.dmarx  = NULL;
  I2CD2.dmatx  = NULL;
 80044e2:	e9c2 440b 	strd	r4, r4, [r2, #44]	; 0x2c
  I2CD2.thread = NULL;
 80044e6:	61d4      	str	r4, [r2, #28]
 80044e8:	f7fc fc42 	bl	8000d70 <sdObjectInit.constprop.0>
  SD1.clock = STM32_PCLK2;
 80044ec:	4b93      	ldr	r3, [pc, #588]	; (800473c <main+0x3ec>)
 80044ee:	4994      	ldr	r1, [pc, #592]	; (8004740 <main+0x3f0>)
  sdObjectInit(&SD2, NULL, notify2);
 80044f0:	4658      	mov	r0, fp
  SD1.clock = STM32_PCLK2;
 80044f2:	e9ca 131d 	strd	r1, r3, [sl, #116]	; 0x74
  sdObjectInit(&SD2, NULL, notify2);
 80044f6:	4993      	ldr	r1, [pc, #588]	; (8004744 <main+0x3f4>)
 80044f8:	f7fc fc3a 	bl	8000d70 <sdObjectInit.constprop.0>
  SD2.clock = STM32_PCLK1;
 80044fc:	4b92      	ldr	r3, [pc, #584]	; (8004748 <main+0x3f8>)
 80044fe:	f8df c2b4 	ldr.w	ip, [pc, #692]	; 80047b4 <main+0x464>
 8004502:	f888 9000 	strb.w	r9, [r8]
 8004506:	f108 000c 	add.w	r0, r8, #12
 800450a:	e9cb c31d 	strd	ip, r3, [fp, #116]	; 0x74
  spip->config          = NULL;
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 800450e:	e9c8 4401 	strd	r4, r4, [r8, #4]
 8004512:	f7fc fcf5 	bl	8000f00 <chMtxObjectInit>
  ST_ENABLE_CLOCK();
 8004516:	6c6b      	ldr	r3, [r5, #68]	; 0x44
  ST_ENABLE_STOP();
 8004518:	498c      	ldr	r1, [pc, #560]	; (800474c <main+0x3fc>)
  ST_ENABLE_CLOCK();
 800451a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi       = SPI2;
  SPID2.dmarx     = NULL;
  SPID2.dmatx     = NULL;
 800451e:	e9c8 4408 	strd	r4, r4, [r8, #32]
 8004522:	646b      	str	r3, [r5, #68]	; 0x44
 8004524:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004526:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800452a:	666b      	str	r3, [r5, #100]	; 0x64
 800452c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  ST_ENABLE_STOP();
 800452e:	68ca      	ldr	r2, [r1, #12]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004530:	4b87      	ldr	r3, [pc, #540]	; (8004750 <main+0x400>)
  ST_ENABLE_STOP();
 8004532:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004536:	60ca      	str	r2, [r1, #12]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004538:	f242 720e 	movw	r2, #9998	; 0x270e
 800453c:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 800453e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004542:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8004544:	619c      	str	r4, [r3, #24]
  tmp->cumulative = (rttime_t)0;
 8004546:	2200      	movs	r2, #0
  STM32_ST_TIM->CCR[0] = 0;
 8004548:	635c      	str	r4, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 800454a:	60dc      	str	r4, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 800454c:	605c      	str	r4, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 800454e:	f8c3 9014 	str.w	r9, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8004552:	f8c3 9000 	str.w	r9, [r3]
 8004556:	2300      	movs	r3, #0
 8004558:	e9cd 2306 	strd	r2, r3, [sp, #24]
  SPID2.spi       = SPI2;
 800455c:	4b7d      	ldr	r3, [pc, #500]	; (8004754 <main+0x404>)
 800455e:	f8c8 301c 	str.w	r3, [r8, #28]
  SPID2.rxdmamode = STM32_DMA_CR_CHSEL(SPI2_RX_DMA_CHANNEL) |
 8004562:	4b7d      	ldr	r3, [pc, #500]	; (8004758 <main+0x408>)
 8004564:	f8c8 3028 	str.w	r3, [r8, #40]	; 0x28
  tmp->worst      = (rtcnt_t)0;
 8004568:	e9cd 7402 	strd	r7, r4, [sp, #8]
  tmp->n          = (ucnt_t)0;
 800456c:	e9cd 4404 	strd	r4, r4, [sp, #16]
  ch_system.state = ch_sys_initializing;
 8004570:	4f7a      	ldr	r7, [pc, #488]	; (800475c <main+0x40c>)
                    STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_CHSEL(SPI2_TX_DMA_CHANNEL) |
 8004572:	3330      	adds	r3, #48	; 0x30
}
 8004574:	2504      	movs	r5, #4
 8004576:	f887 9000 	strb.w	r9, [r7]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 800457a:	60bc      	str	r4, [r7, #8]
 800457c:	f8c8 302c 	str.w	r3, [r8, #44]	; 0x2c
  chTMObjectInit(&tm);
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 8004580:	a802      	add	r0, sp, #8
 8004582:	f7fc fb3d 	bl	8000c00 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8004586:	f7fc fb43 	bl	8000c10 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 800458a:	3d01      	subs	r5, #1
 800458c:	d1f8      	bne.n	8004580 <main+0x230>
  tcp->offset = tm.best;
 800458e:	9a02      	ldr	r2, [sp, #8]
  ch_memcore.basemem = __heap_base__;
 8004590:	4b73      	ldr	r3, [pc, #460]	; (8004760 <main+0x410>)
 8004592:	60ba      	str	r2, [r7, #8]
 8004594:	4a73      	ldr	r2, [pc, #460]	; (8004764 <main+0x414>)
 8004596:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8004598:	4a73      	ldr	r2, [pc, #460]	; (8004768 <main+0x418>)
 800459a:	605a      	str	r2, [r3, #4]
 *
 * @notapi
 */
void __heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 800459c:	4b73      	ldr	r3, [pc, #460]	; (800476c <main+0x41c>)
 800459e:	4a74      	ldr	r2, [pc, #464]	; (8004770 <main+0x420>)
 80045a0:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 80045a2:	f103 000c 	add.w	r0, r3, #12
  H_PAGES(&default_heap.header) = 0;
 80045a6:	e9c3 5501 	strd	r5, r5, [r3, #4]
  chMtxObjectInit(&default_heap.mtx);
 80045aa:	f7fc fca9 	bl	8000f00 <chMtxObjectInit>
 * @init
 */
void __factory_init(void) {

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 80045ae:	4871      	ldr	r0, [pc, #452]	; (8004774 <main+0x424>)
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 80045b0:	4c71      	ldr	r4, [pc, #452]	; (8004778 <main+0x428>)
 80045b2:	f7fc fca5 	bl	8000f00 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 80045b6:	f100 0310 	add.w	r3, r0, #16
 80045ba:	6103      	str	r3, [r0, #16]
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
  mp->object_size = size;
  mp->align = align;
 80045bc:	2214      	movs	r2, #20
 80045be:	2304      	movs	r3, #4
 80045c0:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80045c4:	6343      	str	r3, [r0, #52]	; 0x34
 80045c6:	f100 033c 	add.w	r3, r0, #60	; 0x3c
 80045ca:	63c3      	str	r3, [r0, #60]	; 0x3c
 80045cc:	f100 0340 	add.w	r3, r0, #64	; 0x40
 80045d0:	6403      	str	r3, [r0, #64]	; 0x40
 80045d2:	f100 0344 	add.w	r3, r0, #68	; 0x44
 80045d6:	6443      	str	r3, [r0, #68]	; 0x44
  mp->provider = provider;
 80045d8:	4b68      	ldr	r3, [pc, #416]	; (800477c <main+0x42c>)
 80045da:	6203      	str	r3, [r0, #32]
 80045dc:	6383      	str	r3, [r0, #56]	; 0x38

  /* Core associated to this instance.*/
  oip->core_id = core_id;

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 80045de:	4b68      	ldr	r3, [pc, #416]	; (8004780 <main+0x430>)
 80045e0:	63a3      	str	r3, [r4, #56]	; 0x38
 80045e2:	f100 0324 	add.w	r3, r0, #36	; 0x24
 80045e6:	6243      	str	r3, [r0, #36]	; 0x24
 80045e8:	f100 0328 	add.w	r3, r0, #40	; 0x28
 80045ec:	6283      	str	r3, [r0, #40]	; 0x28
  mp->object_size = size;
 80045ee:	231c      	movs	r3, #28
  mp->next = NULL;
 80045f0:	6145      	str	r5, [r0, #20]
 80045f2:	62c5      	str	r5, [r0, #44]	; 0x2c
  ch_system.instances[core_id] = oip;
 80045f4:	607c      	str	r4, [r7, #4]
  oip->core_id = core_id;
 80045f6:	6325      	str	r5, [r4, #48]	; 0x30
  mp->object_size = size;
 80045f8:	6303      	str	r3, [r0, #48]	; 0x30
 80045fa:	f04f 0a30 	mov.w	sl, #48	; 0x30
 80045fe:	f38a 8811 	msr	BASEPRI, sl
  __ASM volatile ("cpsie i" : : : "memory");
 8004602:	b662      	cpsie	i
  pqp->prio = (tprio_t)0;
 8004604:	e9c4 4501 	strd	r4, r5, [r4, #4]
  tp->epending          = (eventmask_t)0;
 8004608:	e9c4 551d 	strd	r5, r5, [r4, #116]	; 0x74
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800460c:	4b5d      	ldr	r3, [pc, #372]	; (8004784 <main+0x434>)
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 800460e:	6365      	str	r5, [r4, #52]	; 0x34

  sdp->panic_msg = NULL;

#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
 8004610:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
 8004614:	68d9      	ldr	r1, [r3, #12]

  ch_dlist_init(&vtlp->dlist);
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 8004616:	83a5      	strh	r5, [r4, #28]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004618:	f64f 02ff 	movw	r2, #63743	; 0xf8ff
 800461c:	4011      	ands	r1, r2
  reg_value  =  (reg_value                                   |
 800461e:	4a5a      	ldr	r2, [pc, #360]	; (8004788 <main+0x438>)
  tp->owner             = oip;
 8004620:	6564      	str	r4, [r4, #84]	; 0x54
 8004622:	430a      	orrs	r2, r1
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 8004624:	60da      	str	r2, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004626:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800462a:	4958      	ldr	r1, [pc, #352]	; (800478c <main+0x43c>)
 800462c:	4848      	ldr	r0, [pc, #288]	; (8004750 <main+0x400>)
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800462e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004632:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004636:	680a      	ldr	r2, [r1, #0]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004638:	f04f 0b20 	mov.w	fp, #32
 800463c:	f042 0201 	orr.w	r2, r2, #1
 8004640:	600a      	str	r2, [r1, #0]
 8004642:	f883 b01f 	strb.w	fp, [r3, #31]
  dlhp->next  = dlhp;
 8004646:	f104 0110 	add.w	r1, r4, #16
 800464a:	f883 a022 	strb.w	sl, [r3, #34]	; 0x22
 800464e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004650:	9301      	str	r3, [sp, #4]
  dlhp->prev  = dlhp;
 8004652:	e9c4 1104 	strd	r1, r1, [r4, #16]
  tp->hdr.pqueue.prio   = prio;
 8004656:	2180      	movs	r1, #128	; 0x80
 8004658:	6461      	str	r1, [r4, #68]	; 0x44
  tp->realprio          = prio;
 800465a:	67e1      	str	r1, [r4, #124]	; 0x7c
  p->prev       = qp->prev;
 800465c:	f104 0128 	add.w	r1, r4, #40	; 0x28
  tp->wabase = tdp->wbase;
 8004660:	4b4b      	ldr	r3, [pc, #300]	; (8004790 <main+0x440>)
 8004662:	6521      	str	r1, [r4, #80]	; 0x50
  qp->next = qp;
 8004664:	f104 016c 	add.w	r1, r4, #108	; 0x6c
  qp->prev = qp;
 8004668:	e9c4 111b 	strd	r1, r1, [r4, #108]	; 0x6c
  p->prev->next = p;
 800466c:	f104 004c 	add.w	r0, r4, #76	; 0x4c
  tp->name              = name;
 8004670:	4948      	ldr	r1, [pc, #288]	; (8004794 <main+0x444>)
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8004672:	f8bd 8004 	ldrh.w	r8, [sp, #4]
 8004676:	62a0      	str	r0, [r4, #40]	; 0x28
  dlhp->delta = (sysinterval_t)-1;
 8004678:	f04f 3cff 	mov.w	ip, #4294967295
  sdp->lock_cnt = (cnt_t)1;
 800467c:	2201      	movs	r2, #1
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 800467e:	f503 70dc 	add.w	r0, r3, #440	; 0x1b8
  tp->name              = name;
 8004682:	65a1      	str	r1, [r4, #88]	; 0x58
 8004684:	f8c4 c018 	str.w	ip, [r4, #24]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8004688:	4943      	ldr	r1, [pc, #268]	; (8004798 <main+0x448>)
 800468a:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  lp->next = lp;
 800468e:	f104 0c68 	add.w	ip, r4, #104	; 0x68
 8004692:	46a9      	mov	r9, r5
 8004694:	f8c4 c068 	str.w	ip, [r4, #104]	; 0x68
  pqp->next = pqp;
 8004698:	6024      	str	r4, [r4, #0]
 800469a:	e9c4 8908 	strd	r8, r9, [r4, #32]
 800469e:	65e1      	str	r1, [r4, #92]	; 0x5c
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80046a0:	f1a0 0164 	sub.w	r1, r0, #100	; 0x64
 80046a4:	f8c3 11c4 	str.w	r1, [r3, #452]	; 0x1c4
 80046a8:	493c      	ldr	r1, [pc, #240]	; (800479c <main+0x44c>)
 80046aa:	f8c3 1194 	str.w	r1, [r3, #404]	; 0x194
 80046ae:	493c      	ldr	r1, [pc, #240]	; (80047a0 <main+0x450>)
 80046b0:	f8c3 11b4 	str.w	r1, [r3, #436]	; 0x1b4
  tp->name              = name;
 80046b4:	493b      	ldr	r1, [pc, #236]	; (80047a4 <main+0x454>)
 80046b6:	f8c3 11d4 	str.w	r1, [r3, #468]	; 0x1d4
  p->next       = qp;
 80046ba:	f104 0128 	add.w	r1, r4, #40	; 0x28
 80046be:	f8c3 11c8 	str.w	r1, [r3, #456]	; 0x1c8
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 80046c2:	f8a4 2060 	strh.w	r2, [r4, #96]	; 0x60
  p->prev       = qp->prev;
 80046c6:	f104 014c 	add.w	r1, r4, #76	; 0x4c
  tp->refs              = (trefs_t)1;
 80046ca:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
  tp->hdr.pqueue.prio   = prio;
 80046ce:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
  tp->realprio          = prio;
 80046d2:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  tp->refs              = (trefs_t)1;
 80046d6:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
  tp->state             = CH_STATE_WTSTART;
 80046da:	f04f 0202 	mov.w	r2, #2
  qp->next = qp;
 80046de:	f503 7ef4 	add.w	lr, r3, #488	; 0x1e8
  p->prev       = qp->prev;
 80046e2:	f8c3 11cc 	str.w	r1, [r3, #460]	; 0x1cc
 80046e6:	f8a3 21dc 	strh.w	r2, [r3, #476]	; 0x1dc
  lp->next = lp;
 80046ea:	f100 012c 	add.w	r1, r0, #44	; 0x2c
  p->prev->next = p;
 80046ee:	f100 0210 	add.w	r2, r0, #16
  qp->prev = qp;
 80046f2:	e9c3 ee7a 	strd	lr, lr, [r3, #488]	; 0x1e8
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 80046f6:	f104 0c3c 	add.w	ip, r4, #60	; 0x3c
  lp->next = lp;
 80046fa:	f8c3 11e4 	str.w	r1, [r3, #484]	; 0x1e4
  tp->epending          = (eventmask_t)0;
 80046fe:	e9c3 557c 	strd	r5, r5, [r3, #496]	; 0x1f0
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8004702:	f8c3 5198 	str.w	r5, [r3, #408]	; 0x198
 8004706:	e057      	b.n	80047b8 <main+0x468>
 8004708:	40026000 	.word	0x40026000
 800470c:	40026400 	.word	0x40026400
 8004710:	e000e100 	.word	0xe000e100
 8004714:	40023800 	.word	0x40023800
 8004718:	2000083c 	.word	0x2000083c
 800471c:	20000808 	.word	0x20000808
 8004720:	2000087c 	.word	0x2000087c
 8004724:	00022c16 	.word	0x00022c16
 8004728:	08004fbc 	.word	0x08004fbc
 800472c:	2000086c 	.word	0x2000086c
 8004730:	40001000 	.word	0x40001000
 8004734:	08000bb1 	.word	0x08000bb1
 8004738:	40005800 	.word	0x40005800
 800473c:	05f5e0f0 	.word	0x05f5e0f0
 8004740:	40011000 	.word	0x40011000
 8004744:	08000bc1 	.word	0x08000bc1
 8004748:	02faf078 	.word	0x02faf078
 800474c:	e0042000 	.word	0xe0042000
 8004750:	40014800 	.word	0x40014800
 8004754:	40003800 	.word	0x40003800
 8004758:	00010016 	.word	0x00010016
 800475c:	20000cd0 	.word	0x20000cd0
 8004760:	20000cc8 	.word	0x20000cc8
 8004764:	20002020 	.word	0x20002020
 8004768:	20008000 	.word	0x20008000
 800476c:	20000cdc 	.word	0x20000cdc
 8004770:	08000fc1 	.word	0x08000fc1
 8004774:	20000c80 	.word	0x20000c80
 8004778:	200009f0 	.word	0x200009f0
 800477c:	08001041 	.word	0x08001041
 8004780:	08004f7c 	.word	0x08004f7c
 8004784:	e000ed00 	.word	0xe000ed00
 8004788:	05fa0300 	.word	0x05fa0300
 800478c:	e0001000 	.word	0xe0001000
 8004790:	20000a80 	.word	0x20000a80
 8004794:	08004f90 	.word	0x08004f90
 8004798:	20000400 	.word	0x20000400
 800479c:	08000bf1 	.word	0x08000bf1
 80047a0:	0800031d 	.word	0x0800031d
 80047a4:	08004e1c 	.word	0x08004e1c
 80047a8:	200008b4 	.word	0x200008b4
 80047ac:	20000934 	.word	0x20000934
 80047b0:	200009b4 	.word	0x200009b4
 80047b4:	40004400 	.word	0x40004400
  tp->owner             = oip;
 80047b8:	f8c3 41d0 	str.w	r4, [r3, #464]	; 0x1d0
  p->prev->next = p;
 80047bc:	64e2      	str	r2, [r4, #76]	; 0x4c
  qp->prev      = p;
 80047be:	62e2      	str	r2, [r4, #44]	; 0x2c
  sdp->panic_msg = NULL;
 80047c0:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  tp->wabase = tdp->wbase;
 80047c4:	f8c3 31d8 	str.w	r3, [r3, #472]	; 0x1d8
 80047c8:	f8c4 c00c 	str.w	ip, [r4, #12]
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 80047cc:	f7fc fcb0 	bl	8001130 <chSchReadyI.isra.0>
  ch_system.state = ch_sys_running;
 80047d0:	f04f 0302 	mov.w	r3, #2
 80047d4:	703b      	strb	r3, [r7, #0]
 80047d6:	f7fd fab3 	bl	8001d40 <__dbg_check_unlock>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80047da:	f385 8811 	msr	BASEPRI, r5
   *   RTOS is active.
   */
  halInit();
  chSysInit();

  chMtxObjectInit(&mutex_bsp2);
 80047de:	483e      	ldr	r0, [pc, #248]	; (80048d8 <main+0x588>)
 80047e0:	f7fc fb8e 	bl	8000f00 <chMtxObjectInit>
  palSetPadMode(GPIOA, 5, PAL_MODE_INPUT_ANALOG);
 80047e4:	2103      	movs	r1, #3
 80047e6:	4658      	mov	r0, fp
 80047e8:	f7fc fa3a 	bl	8000c60 <_pal_lld_setgroupmode.constprop.0>
 80047ec:	f38a 8811 	msr	BASEPRI, sl
  __dbg_check_lock();
 80047f0:	f7fd fabe 	bl	8001d70 <__dbg_check_lock>
  if (dacp->state == DAC_STOP) {
 80047f4:	7833      	ldrb	r3, [r6, #0]
  dacp->config = config;
 80047f6:	4a39      	ldr	r2, [pc, #228]	; (80048dc <main+0x58c>)
 80047f8:	6132      	str	r2, [r6, #16]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d054      	beq.n	80048a8 <main+0x558>
    dacp->state = DAC_READY;
 80047fe:	2302      	movs	r3, #2
 8004800:	7033      	strb	r3, [r6, #0]
  __dbg_check_unlock();
 8004802:	f7fd fa9d 	bl	8001d40 <__dbg_check_unlock>
 8004806:	2300      	movs	r3, #0
 8004808:	f383 8811 	msr	BASEPRI, r3
  dac_lld_put_channel(dacp, channel, sample);
 800480c:	f640 7031 	movw	r0, #3889	; 0xf31
 8004810:	f7fc fa8e 	bl	8000d30 <dac_lld_put_channel.constprop.0>
  chThdSleepMilliseconds(100); //wait for opamp input to settle
 8004814:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004818:	f7fd f902 	bl	8001a20 <chThdSleep>
  palSetPad(GPIOA, GPIOA_heater_enable);
 800481c:	4b30      	ldr	r3, [pc, #192]	; (80048e0 <main+0x590>)

  /*
   * Create threads
   */

  chThdCreateStatic(waThdBlinker, sizeof(waThdBlinker), NORMALPRIO, ThdBlinker, NULL);
 800481e:	4a31      	ldr	r2, [pc, #196]	; (80048e4 <main+0x594>)
 8004820:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004824:	8318      	strh	r0, [r3, #24]
 8004826:	f44f 7110 	mov.w	r1, #576	; 0x240
 800482a:	482f      	ldr	r0, [pc, #188]	; (80048e8 <main+0x598>)
 800482c:	f7fd fab8 	bl	8001da0 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(waThdSerial, sizeof(waThdSerial), NORMALPRIO, ThdSerial, NULL);
 8004830:	4a2e      	ldr	r2, [pc, #184]	; (80048ec <main+0x59c>)
 8004832:	482f      	ldr	r0, [pc, #188]	; (80048f0 <main+0x5a0>)
 8004834:	f44f 6119 	mov.w	r1, #2448	; 0x990
 8004838:	f7fd fab2 	bl	8001da0 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(waThdBeeper, sizeof(waThdBeeper), NORMALPRIO, ThdBeeper, NULL);
 800483c:	4a2d      	ldr	r2, [pc, #180]	; (80048f4 <main+0x5a4>)
 800483e:	482e      	ldr	r0, [pc, #184]	; (80048f8 <main+0x5a8>)
 8004840:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004844:	f7fd faac 	bl	8001da0 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(waThdGNSS, sizeof(waThdGNSS), NORMALPRIO, ThdGNSS, NULL);
 8004848:	4a2c      	ldr	r2, [pc, #176]	; (80048fc <main+0x5ac>)
 800484a:	482d      	ldr	r0, [pc, #180]	; (8004900 <main+0x5b0>)
 800484c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004850:	f7fd faa6 	bl	8001da0 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(waThdCntr, sizeof(waThdCntr), NORMALPRIO, ThdCntr, NULL);
 8004854:	4a2b      	ldr	r2, [pc, #172]	; (8004904 <main+0x5b4>)
 8004856:	482c      	ldr	r0, [pc, #176]	; (8004908 <main+0x5b8>)
 8004858:	f44f 7110 	mov.w	r1, #576	; 0x240
 800485c:	f7fd faa0 	bl	8001da0 <chThdCreateStatic.constprop.0.isra.0>

  /*
   * Normal main() thread activity, in this demo it does nothing except
   * sleeping in a loop and check the button state.
   */
  myprintf("Thdmain\n");
 8004860:	482a      	ldr	r0, [pc, #168]	; (800490c <main+0x5bc>)
 8004862:	f7fe fd15 	bl	8003290 <myprintf>
 8004866:	2530      	movs	r5, #48	; 0x30
  oip->dbg.lock_cnt = (cnt_t)1;
 8004868:	2601      	movs	r6, #1
 800486a:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800486e:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8004872:	4313      	orrs	r3, r2
 8004874:	d112      	bne.n	800489c <main+0x54c>
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8004876:	f241 3188 	movw	r1, #5000	; 0x1388
 800487a:	2008      	movs	r0, #8
  oip->dbg.lock_cnt = (cnt_t)1;
 800487c:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 8004880:	f7fc fe06 	bl	8001490 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004884:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8004888:	b95b      	cbnz	r3, 80048a2 <main+0x552>
 800488a:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800488e:	2a00      	cmp	r2, #0
 8004890:	dd07      	ble.n	80048a2 <main+0x552>
  oip->dbg.lock_cnt = (cnt_t)0;
 8004892:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8004896:	f383 8811 	msr	BASEPRI, r3
}
 800489a:	e7e6      	b.n	800486a <main+0x51a>
    chSysHalt("SV#4");
 800489c:	481c      	ldr	r0, [pc, #112]	; (8004910 <main+0x5c0>)
 800489e:	f7fc f997 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 80048a2:	481c      	ldr	r0, [pc, #112]	; (8004914 <main+0x5c4>)
 80048a4:	f7fc f994 	bl	8000bd0 <chSysHalt>
      rccEnableDAC1(true);
 80048a8:	4a1b      	ldr	r2, [pc, #108]	; (8004918 <main+0x5c8>)
 80048aa:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80048ac:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80048b0:	6411      	str	r1, [r2, #64]	; 0x40
 80048b2:	6e11      	ldr	r1, [r2, #96]	; 0x60
 80048b4:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80048b8:	6611      	str	r1, [r2, #96]	; 0x60
      cr = dacp->params->dac->CR;
 80048ba:	6ab1      	ldr	r1, [r6, #40]	; 0x28
      rccEnableDAC1(true);
 80048bc:	6e12      	ldr	r2, [r2, #96]	; 0x60
      cr = dacp->params->dac->CR;
 80048be:	6808      	ldr	r0, [r1, #0]
      cr |= (DAC_CR_EN1 | dacp->config->cr) << dacp->params->regshift;
 80048c0:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 80048c4:	4093      	lsls	r3, r2
      cr = dacp->params->dac->CR;
 80048c6:	6802      	ldr	r2, [r0, #0]
      cr &= dacp->params->regmask;
 80048c8:	402a      	ands	r2, r5
      cr |= (DAC_CR_EN1 | dacp->config->cr) << dacp->params->regshift;
 80048ca:	4313      	orrs	r3, r2
      dacp->params->dac->CR = cr;
 80048cc:	6003      	str	r3, [r0, #0]
      dac_lld_put_channel(dacp, channel, dacp->config->init);
 80048ce:	f640 70ff 	movw	r0, #4095	; 0xfff
 80048d2:	f7fc fa2d 	bl	8000d30 <dac_lld_put_channel.constprop.0>
 80048d6:	e792      	b.n	80047fe <main+0x4ae>
 80048d8:	20000d7c 	.word	0x20000d7c
 80048dc:	08004fd8 	.word	0x08004fd8
 80048e0:	40020000 	.word	0x40020000
 80048e4:	08003b01 	.word	0x08003b01
 80048e8:	20000fd0 	.word	0x20000fd0
 80048ec:	08003a51 	.word	0x08003a51
 80048f0:	20001690 	.word	0x20001690
 80048f4:	08003e11 	.word	0x08003e11
 80048f8:	20000d90 	.word	0x20000d90
 80048fc:	08003dd1 	.word	0x08003dd1
 8004900:	20001450 	.word	0x20001450
 8004904:	08003f21 	.word	0x08003f21
 8004908:	20001210 	.word	0x20001210
 800490c:	08004e24 	.word	0x08004e24
 8004910:	08004cd8 	.word	0x08004cd8
 8004914:	08004d00 	.word	0x08004d00
 8004918:	40023800 	.word	0x40023800

0800491c <memset>:
 800491c:	0783      	lsls	r3, r0, #30
 800491e:	b530      	push	{r4, r5, lr}
 8004920:	d048      	beq.n	80049b4 <memset+0x98>
 8004922:	1e54      	subs	r4, r2, #1
 8004924:	2a00      	cmp	r2, #0
 8004926:	d03f      	beq.n	80049a8 <memset+0x8c>
 8004928:	b2ca      	uxtb	r2, r1
 800492a:	4603      	mov	r3, r0
 800492c:	e001      	b.n	8004932 <memset+0x16>
 800492e:	3c01      	subs	r4, #1
 8004930:	d33a      	bcc.n	80049a8 <memset+0x8c>
 8004932:	f803 2b01 	strb.w	r2, [r3], #1
 8004936:	079d      	lsls	r5, r3, #30
 8004938:	d1f9      	bne.n	800492e <memset+0x12>
 800493a:	2c03      	cmp	r4, #3
 800493c:	d92d      	bls.n	800499a <memset+0x7e>
 800493e:	b2cd      	uxtb	r5, r1
 8004940:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8004944:	2c0f      	cmp	r4, #15
 8004946:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800494a:	d936      	bls.n	80049ba <memset+0x9e>
 800494c:	f1a4 0210 	sub.w	r2, r4, #16
 8004950:	f022 0c0f 	bic.w	ip, r2, #15
 8004954:	f103 0e20 	add.w	lr, r3, #32
 8004958:	44e6      	add	lr, ip
 800495a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 800495e:	f103 0210 	add.w	r2, r3, #16
 8004962:	e942 5504 	strd	r5, r5, [r2, #-16]
 8004966:	e942 5502 	strd	r5, r5, [r2, #-8]
 800496a:	3210      	adds	r2, #16
 800496c:	4572      	cmp	r2, lr
 800496e:	d1f8      	bne.n	8004962 <memset+0x46>
 8004970:	f10c 0201 	add.w	r2, ip, #1
 8004974:	f014 0f0c 	tst.w	r4, #12
 8004978:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800497c:	f004 0c0f 	and.w	ip, r4, #15
 8004980:	d013      	beq.n	80049aa <memset+0x8e>
 8004982:	f1ac 0304 	sub.w	r3, ip, #4
 8004986:	f023 0303 	bic.w	r3, r3, #3
 800498a:	3304      	adds	r3, #4
 800498c:	4413      	add	r3, r2
 800498e:	f842 5b04 	str.w	r5, [r2], #4
 8004992:	4293      	cmp	r3, r2
 8004994:	d1fb      	bne.n	800498e <memset+0x72>
 8004996:	f00c 0403 	and.w	r4, ip, #3
 800499a:	b12c      	cbz	r4, 80049a8 <memset+0x8c>
 800499c:	b2c9      	uxtb	r1, r1
 800499e:	441c      	add	r4, r3
 80049a0:	f803 1b01 	strb.w	r1, [r3], #1
 80049a4:	429c      	cmp	r4, r3
 80049a6:	d1fb      	bne.n	80049a0 <memset+0x84>
 80049a8:	bd30      	pop	{r4, r5, pc}
 80049aa:	4664      	mov	r4, ip
 80049ac:	4613      	mov	r3, r2
 80049ae:	2c00      	cmp	r4, #0
 80049b0:	d1f4      	bne.n	800499c <memset+0x80>
 80049b2:	e7f9      	b.n	80049a8 <memset+0x8c>
 80049b4:	4603      	mov	r3, r0
 80049b6:	4614      	mov	r4, r2
 80049b8:	e7bf      	b.n	800493a <memset+0x1e>
 80049ba:	461a      	mov	r2, r3
 80049bc:	46a4      	mov	ip, r4
 80049be:	e7e0      	b.n	8004982 <memset+0x66>

080049c0 <__aeabi_f2ulz>:
 80049c0:	b5d0      	push	{r4, r6, r7, lr}
 80049c2:	f7fb ffe7 	bl	8000994 <__aeabi_f2d>
 80049c6:	4b0c      	ldr	r3, [pc, #48]	; (80049f8 <__aeabi_f2ulz+0x38>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	4606      	mov	r6, r0
 80049cc:	460f      	mov	r7, r1
 80049ce:	f7fb fd53 	bl	8000478 <__aeabi_dmul>
 80049d2:	f7fc f8c9 	bl	8000b68 <__aeabi_d2uiz>
 80049d6:	4604      	mov	r4, r0
 80049d8:	f7fb ffba 	bl	8000950 <__aeabi_ui2d>
 80049dc:	4b07      	ldr	r3, [pc, #28]	; (80049fc <__aeabi_f2ulz+0x3c>)
 80049de:	2200      	movs	r2, #0
 80049e0:	f7fb fd4a 	bl	8000478 <__aeabi_dmul>
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	4630      	mov	r0, r6
 80049ea:	4639      	mov	r1, r7
 80049ec:	f7fb fe72 	bl	80006d4 <__aeabi_dsub>
 80049f0:	f7fc f8ba 	bl	8000b68 <__aeabi_d2uiz>
 80049f4:	4621      	mov	r1, r4
 80049f6:	bdd0      	pop	{r4, r6, r7, pc}
 80049f8:	3df00000 	.word	0x3df00000
 80049fc:	41f00000 	.word	0x41f00000

08004a00 <__udivmoddi4>:
 8004a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a04:	9e08      	ldr	r6, [sp, #32]
 8004a06:	460d      	mov	r5, r1
 8004a08:	4604      	mov	r4, r0
 8004a0a:	460f      	mov	r7, r1
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d14a      	bne.n	8004aa6 <__udivmoddi4+0xa6>
 8004a10:	428a      	cmp	r2, r1
 8004a12:	4694      	mov	ip, r2
 8004a14:	d965      	bls.n	8004ae2 <__udivmoddi4+0xe2>
 8004a16:	fab2 f382 	clz	r3, r2
 8004a1a:	b143      	cbz	r3, 8004a2e <__udivmoddi4+0x2e>
 8004a1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8004a20:	f1c3 0220 	rsb	r2, r3, #32
 8004a24:	409f      	lsls	r7, r3
 8004a26:	fa20 f202 	lsr.w	r2, r0, r2
 8004a2a:	4317      	orrs	r7, r2
 8004a2c:	409c      	lsls	r4, r3
 8004a2e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8004a32:	fa1f f58c 	uxth.w	r5, ip
 8004a36:	fbb7 f1fe 	udiv	r1, r7, lr
 8004a3a:	0c22      	lsrs	r2, r4, #16
 8004a3c:	fb0e 7711 	mls	r7, lr, r1, r7
 8004a40:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8004a44:	fb01 f005 	mul.w	r0, r1, r5
 8004a48:	4290      	cmp	r0, r2
 8004a4a:	d90a      	bls.n	8004a62 <__udivmoddi4+0x62>
 8004a4c:	eb1c 0202 	adds.w	r2, ip, r2
 8004a50:	f101 37ff 	add.w	r7, r1, #4294967295
 8004a54:	f080 811c 	bcs.w	8004c90 <__udivmoddi4+0x290>
 8004a58:	4290      	cmp	r0, r2
 8004a5a:	f240 8119 	bls.w	8004c90 <__udivmoddi4+0x290>
 8004a5e:	3902      	subs	r1, #2
 8004a60:	4462      	add	r2, ip
 8004a62:	1a12      	subs	r2, r2, r0
 8004a64:	b2a4      	uxth	r4, r4
 8004a66:	fbb2 f0fe 	udiv	r0, r2, lr
 8004a6a:	fb0e 2210 	mls	r2, lr, r0, r2
 8004a6e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004a72:	fb00 f505 	mul.w	r5, r0, r5
 8004a76:	42a5      	cmp	r5, r4
 8004a78:	d90a      	bls.n	8004a90 <__udivmoddi4+0x90>
 8004a7a:	eb1c 0404 	adds.w	r4, ip, r4
 8004a7e:	f100 32ff 	add.w	r2, r0, #4294967295
 8004a82:	f080 8107 	bcs.w	8004c94 <__udivmoddi4+0x294>
 8004a86:	42a5      	cmp	r5, r4
 8004a88:	f240 8104 	bls.w	8004c94 <__udivmoddi4+0x294>
 8004a8c:	4464      	add	r4, ip
 8004a8e:	3802      	subs	r0, #2
 8004a90:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8004a94:	1b64      	subs	r4, r4, r5
 8004a96:	2100      	movs	r1, #0
 8004a98:	b11e      	cbz	r6, 8004aa2 <__udivmoddi4+0xa2>
 8004a9a:	40dc      	lsrs	r4, r3
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	e9c6 4300 	strd	r4, r3, [r6]
 8004aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aa6:	428b      	cmp	r3, r1
 8004aa8:	d908      	bls.n	8004abc <__udivmoddi4+0xbc>
 8004aaa:	2e00      	cmp	r6, #0
 8004aac:	f000 80ed 	beq.w	8004c8a <__udivmoddi4+0x28a>
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	e9c6 0500 	strd	r0, r5, [r6]
 8004ab6:	4608      	mov	r0, r1
 8004ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004abc:	fab3 f183 	clz	r1, r3
 8004ac0:	2900      	cmp	r1, #0
 8004ac2:	d149      	bne.n	8004b58 <__udivmoddi4+0x158>
 8004ac4:	42ab      	cmp	r3, r5
 8004ac6:	d302      	bcc.n	8004ace <__udivmoddi4+0xce>
 8004ac8:	4282      	cmp	r2, r0
 8004aca:	f200 80f8 	bhi.w	8004cbe <__udivmoddi4+0x2be>
 8004ace:	1a84      	subs	r4, r0, r2
 8004ad0:	eb65 0203 	sbc.w	r2, r5, r3
 8004ad4:	2001      	movs	r0, #1
 8004ad6:	4617      	mov	r7, r2
 8004ad8:	2e00      	cmp	r6, #0
 8004ada:	d0e2      	beq.n	8004aa2 <__udivmoddi4+0xa2>
 8004adc:	e9c6 4700 	strd	r4, r7, [r6]
 8004ae0:	e7df      	b.n	8004aa2 <__udivmoddi4+0xa2>
 8004ae2:	b902      	cbnz	r2, 8004ae6 <__udivmoddi4+0xe6>
 8004ae4:	deff      	udf	#255	; 0xff
 8004ae6:	fab2 f382 	clz	r3, r2
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f040 8090 	bne.w	8004c10 <__udivmoddi4+0x210>
 8004af0:	1a8a      	subs	r2, r1, r2
 8004af2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8004af6:	fa1f fe8c 	uxth.w	lr, ip
 8004afa:	2101      	movs	r1, #1
 8004afc:	fbb2 f5f7 	udiv	r5, r2, r7
 8004b00:	fb07 2015 	mls	r0, r7, r5, r2
 8004b04:	0c22      	lsrs	r2, r4, #16
 8004b06:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8004b0a:	fb0e f005 	mul.w	r0, lr, r5
 8004b0e:	4290      	cmp	r0, r2
 8004b10:	d908      	bls.n	8004b24 <__udivmoddi4+0x124>
 8004b12:	eb1c 0202 	adds.w	r2, ip, r2
 8004b16:	f105 38ff 	add.w	r8, r5, #4294967295
 8004b1a:	d202      	bcs.n	8004b22 <__udivmoddi4+0x122>
 8004b1c:	4290      	cmp	r0, r2
 8004b1e:	f200 80cb 	bhi.w	8004cb8 <__udivmoddi4+0x2b8>
 8004b22:	4645      	mov	r5, r8
 8004b24:	1a12      	subs	r2, r2, r0
 8004b26:	b2a4      	uxth	r4, r4
 8004b28:	fbb2 f0f7 	udiv	r0, r2, r7
 8004b2c:	fb07 2210 	mls	r2, r7, r0, r2
 8004b30:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004b34:	fb0e fe00 	mul.w	lr, lr, r0
 8004b38:	45a6      	cmp	lr, r4
 8004b3a:	d908      	bls.n	8004b4e <__udivmoddi4+0x14e>
 8004b3c:	eb1c 0404 	adds.w	r4, ip, r4
 8004b40:	f100 32ff 	add.w	r2, r0, #4294967295
 8004b44:	d202      	bcs.n	8004b4c <__udivmoddi4+0x14c>
 8004b46:	45a6      	cmp	lr, r4
 8004b48:	f200 80bb 	bhi.w	8004cc2 <__udivmoddi4+0x2c2>
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	eba4 040e 	sub.w	r4, r4, lr
 8004b52:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8004b56:	e79f      	b.n	8004a98 <__udivmoddi4+0x98>
 8004b58:	f1c1 0720 	rsb	r7, r1, #32
 8004b5c:	408b      	lsls	r3, r1
 8004b5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8004b62:	ea4c 0c03 	orr.w	ip, ip, r3
 8004b66:	fa05 f401 	lsl.w	r4, r5, r1
 8004b6a:	fa20 f307 	lsr.w	r3, r0, r7
 8004b6e:	40fd      	lsrs	r5, r7
 8004b70:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8004b74:	4323      	orrs	r3, r4
 8004b76:	fbb5 f8f9 	udiv	r8, r5, r9
 8004b7a:	fa1f fe8c 	uxth.w	lr, ip
 8004b7e:	fb09 5518 	mls	r5, r9, r8, r5
 8004b82:	0c1c      	lsrs	r4, r3, #16
 8004b84:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8004b88:	fb08 f50e 	mul.w	r5, r8, lr
 8004b8c:	42a5      	cmp	r5, r4
 8004b8e:	fa02 f201 	lsl.w	r2, r2, r1
 8004b92:	fa00 f001 	lsl.w	r0, r0, r1
 8004b96:	d90b      	bls.n	8004bb0 <__udivmoddi4+0x1b0>
 8004b98:	eb1c 0404 	adds.w	r4, ip, r4
 8004b9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8004ba0:	f080 8088 	bcs.w	8004cb4 <__udivmoddi4+0x2b4>
 8004ba4:	42a5      	cmp	r5, r4
 8004ba6:	f240 8085 	bls.w	8004cb4 <__udivmoddi4+0x2b4>
 8004baa:	f1a8 0802 	sub.w	r8, r8, #2
 8004bae:	4464      	add	r4, ip
 8004bb0:	1b64      	subs	r4, r4, r5
 8004bb2:	b29d      	uxth	r5, r3
 8004bb4:	fbb4 f3f9 	udiv	r3, r4, r9
 8004bb8:	fb09 4413 	mls	r4, r9, r3, r4
 8004bbc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8004bc0:	fb03 fe0e 	mul.w	lr, r3, lr
 8004bc4:	45a6      	cmp	lr, r4
 8004bc6:	d908      	bls.n	8004bda <__udivmoddi4+0x1da>
 8004bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8004bcc:	f103 35ff 	add.w	r5, r3, #4294967295
 8004bd0:	d26c      	bcs.n	8004cac <__udivmoddi4+0x2ac>
 8004bd2:	45a6      	cmp	lr, r4
 8004bd4:	d96a      	bls.n	8004cac <__udivmoddi4+0x2ac>
 8004bd6:	3b02      	subs	r3, #2
 8004bd8:	4464      	add	r4, ip
 8004bda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004bde:	fba3 9502 	umull	r9, r5, r3, r2
 8004be2:	eba4 040e 	sub.w	r4, r4, lr
 8004be6:	42ac      	cmp	r4, r5
 8004be8:	46c8      	mov	r8, r9
 8004bea:	46ae      	mov	lr, r5
 8004bec:	d356      	bcc.n	8004c9c <__udivmoddi4+0x29c>
 8004bee:	d053      	beq.n	8004c98 <__udivmoddi4+0x298>
 8004bf0:	b156      	cbz	r6, 8004c08 <__udivmoddi4+0x208>
 8004bf2:	ebb0 0208 	subs.w	r2, r0, r8
 8004bf6:	eb64 040e 	sbc.w	r4, r4, lr
 8004bfa:	fa04 f707 	lsl.w	r7, r4, r7
 8004bfe:	40ca      	lsrs	r2, r1
 8004c00:	40cc      	lsrs	r4, r1
 8004c02:	4317      	orrs	r7, r2
 8004c04:	e9c6 7400 	strd	r7, r4, [r6]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c10:	f1c3 0120 	rsb	r1, r3, #32
 8004c14:	fa02 fc03 	lsl.w	ip, r2, r3
 8004c18:	fa20 f201 	lsr.w	r2, r0, r1
 8004c1c:	fa25 f101 	lsr.w	r1, r5, r1
 8004c20:	409d      	lsls	r5, r3
 8004c22:	432a      	orrs	r2, r5
 8004c24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8004c28:	fa1f fe8c 	uxth.w	lr, ip
 8004c2c:	fbb1 f0f7 	udiv	r0, r1, r7
 8004c30:	fb07 1510 	mls	r5, r7, r0, r1
 8004c34:	0c11      	lsrs	r1, r2, #16
 8004c36:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8004c3a:	fb00 f50e 	mul.w	r5, r0, lr
 8004c3e:	428d      	cmp	r5, r1
 8004c40:	fa04 f403 	lsl.w	r4, r4, r3
 8004c44:	d908      	bls.n	8004c58 <__udivmoddi4+0x258>
 8004c46:	eb1c 0101 	adds.w	r1, ip, r1
 8004c4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8004c4e:	d22f      	bcs.n	8004cb0 <__udivmoddi4+0x2b0>
 8004c50:	428d      	cmp	r5, r1
 8004c52:	d92d      	bls.n	8004cb0 <__udivmoddi4+0x2b0>
 8004c54:	3802      	subs	r0, #2
 8004c56:	4461      	add	r1, ip
 8004c58:	1b49      	subs	r1, r1, r5
 8004c5a:	b292      	uxth	r2, r2
 8004c5c:	fbb1 f5f7 	udiv	r5, r1, r7
 8004c60:	fb07 1115 	mls	r1, r7, r5, r1
 8004c64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004c68:	fb05 f10e 	mul.w	r1, r5, lr
 8004c6c:	4291      	cmp	r1, r2
 8004c6e:	d908      	bls.n	8004c82 <__udivmoddi4+0x282>
 8004c70:	eb1c 0202 	adds.w	r2, ip, r2
 8004c74:	f105 38ff 	add.w	r8, r5, #4294967295
 8004c78:	d216      	bcs.n	8004ca8 <__udivmoddi4+0x2a8>
 8004c7a:	4291      	cmp	r1, r2
 8004c7c:	d914      	bls.n	8004ca8 <__udivmoddi4+0x2a8>
 8004c7e:	3d02      	subs	r5, #2
 8004c80:	4462      	add	r2, ip
 8004c82:	1a52      	subs	r2, r2, r1
 8004c84:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8004c88:	e738      	b.n	8004afc <__udivmoddi4+0xfc>
 8004c8a:	4631      	mov	r1, r6
 8004c8c:	4630      	mov	r0, r6
 8004c8e:	e708      	b.n	8004aa2 <__udivmoddi4+0xa2>
 8004c90:	4639      	mov	r1, r7
 8004c92:	e6e6      	b.n	8004a62 <__udivmoddi4+0x62>
 8004c94:	4610      	mov	r0, r2
 8004c96:	e6fb      	b.n	8004a90 <__udivmoddi4+0x90>
 8004c98:	4548      	cmp	r0, r9
 8004c9a:	d2a9      	bcs.n	8004bf0 <__udivmoddi4+0x1f0>
 8004c9c:	ebb9 0802 	subs.w	r8, r9, r2
 8004ca0:	eb65 0e0c 	sbc.w	lr, r5, ip
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	e7a3      	b.n	8004bf0 <__udivmoddi4+0x1f0>
 8004ca8:	4645      	mov	r5, r8
 8004caa:	e7ea      	b.n	8004c82 <__udivmoddi4+0x282>
 8004cac:	462b      	mov	r3, r5
 8004cae:	e794      	b.n	8004bda <__udivmoddi4+0x1da>
 8004cb0:	4640      	mov	r0, r8
 8004cb2:	e7d1      	b.n	8004c58 <__udivmoddi4+0x258>
 8004cb4:	46d0      	mov	r8, sl
 8004cb6:	e77b      	b.n	8004bb0 <__udivmoddi4+0x1b0>
 8004cb8:	3d02      	subs	r5, #2
 8004cba:	4462      	add	r2, ip
 8004cbc:	e732      	b.n	8004b24 <__udivmoddi4+0x124>
 8004cbe:	4608      	mov	r0, r1
 8004cc0:	e70a      	b.n	8004ad8 <__udivmoddi4+0xd8>
 8004cc2:	4464      	add	r4, ip
 8004cc4:	3802      	subs	r0, #2
 8004cc6:	e742      	b.n	8004b4e <__udivmoddi4+0x14e>
