// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module extract_icrc_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_rx_data_TVALID,
        rx_crc2ipFifo_V_data_din,
        rx_crc2ipFifo_V_data_full_n,
        rx_crc2ipFifo_V_data_write,
        rx_crc2ipFifo_V_keep_din,
        rx_crc2ipFifo_V_keep_full_n,
        rx_crc2ipFifo_V_keep_write,
        rx_crc2ipFifo_V_last_din,
        rx_crc2ipFifo_V_last_full_n,
        rx_crc2ipFifo_V_last_write,
        s_axis_rx_data_TDATA,
        s_axis_rx_data_TREADY,
        s_axis_rx_data_TKEEP,
        s_axis_rx_data_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_rx_data_TVALID;
output  [511:0] rx_crc2ipFifo_V_data_din;
input   rx_crc2ipFifo_V_data_full_n;
output   rx_crc2ipFifo_V_data_write;
output  [63:0] rx_crc2ipFifo_V_keep_din;
input   rx_crc2ipFifo_V_keep_full_n;
output   rx_crc2ipFifo_V_keep_write;
output  [0:0] rx_crc2ipFifo_V_last_din;
input   rx_crc2ipFifo_V_last_full_n;
output   rx_crc2ipFifo_V_last_write;
input  [511:0] s_axis_rx_data_TDATA;
output   s_axis_rx_data_TREADY;
input  [63:0] s_axis_rx_data_TKEEP;
input  [0:0] s_axis_rx_data_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_crc2ipFifo_V_data_write;
reg[63:0] rx_crc2ipFifo_V_keep_din;
reg rx_crc2ipFifo_V_keep_write;
reg[0:0] rx_crc2ipFifo_V_last_din;
reg rx_crc2ipFifo_V_last_write;
reg s_axis_rx_data_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [1:0] ei_state_load_load_fu_283_p1;
wire   [0:0] grp_nbreadreq_fu_96_p5;
reg    ap_predicate_op44_read_state1;
reg    ap_predicate_op60_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    io_acc_block_signal_op79;
reg   [1:0] ei_state_load_reg_449;
wire    io_acc_block_signal_op81;
reg   [0:0] tmp_105_reg_470;
reg    ap_predicate_op81_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] ei_state;
reg   [511:0] ei_prevWord_data_V;
reg   [63:0] ei_prevWord_keep_V;
reg   [0:0] ei_prevWord_last_V;
reg    s_axis_rx_data_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_crc2ipFifo_V_data_blk_n;
reg    rx_crc2ipFifo_V_keep_blk_n;
reg    rx_crc2ipFifo_V_last_blk_n;
reg   [511:0] tmp_data_V_64_reg_453;
wire   [63:0] tmp_keep_V_55_load_fu_291_p1;
reg   [63:0] tmp_keep_V_55_reg_458;
reg   [0:0] tmp_last_V_44_reg_464;
wire   [0:0] or_ln91_fu_409_p2;
wire   [0:0] grp_fu_265_p1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12;
wire   [0:0] ap_phi_reg_pp0_iter0_ei_prevWord_last_V_f_reg_131;
reg   [0:0] ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12;
wire   [0:0] ap_phi_reg_pp0_iter0_ei_prevWord_last_V_n_reg_155;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_keep_V_56_reg_176;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_43_reg_247;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247;
wire   [1:0] select_ln91_fu_415_p3;
wire   [1:0] select_ln79_fu_429_p3;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] tmp_106_fu_395_p3;
wire   [0:0] xor_ln1054_fu_403_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_146;
reg    ap_condition_289;
reg    ap_condition_95;
reg    ap_condition_312;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ei_state = 2'd0;
#0 ei_prevWord_data_V = 512'd0;
#0 ei_prevWord_keep_V = 64'd0;
#0 ei_prevWord_last_V = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd255)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd15)))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd15;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd4095))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd255;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd65535))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd4095;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd1048575))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd65535;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd16777215))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd1048575;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd268435455))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd16777215;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd4294967295))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd268435455;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd68719476735))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd1099511627775))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd68719476735;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd17592186044415))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd1099511627775;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd281474976710655))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd17592186044415;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd4503599627370495))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd281474976710655;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd72057594037927935))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd4503599627370495;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd1152921504606846975))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd72057594037927935;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd18446744073709551615))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= 64'd1152921504606846975;
    end else if ((~(tmp_keep_V_55_load_fu_291_p1 == 64'd18446744073709551615) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd1152921504606846975) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd72057594037927935) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd4503599627370495) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd281474976710655) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd17592186044415) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd1099511627775) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd68719476735) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd4294967295) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd268435455) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd16777215) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd1048575) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd65535) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd4095) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd255) & ~(tmp_keep_V_55_load_fu_291_p1 == 64'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ei_prevWord_keep_V;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_phi_reg_pp0_iter0_tmp_keep_V_56_reg_176;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_95)) begin
        if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247 <= ei_prevWord_last_V;
        end else if ((1'b1 == ap_condition_146)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247 <= or_ln91_fu_409_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247 <= ap_phi_reg_pp0_iter0_tmp_last_V_43_reg_247;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ei_prevWord_keep_V <= s_axis_rx_data_TKEEP;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd255))) begin
        ei_prevWord_keep_V <= 64'd15;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd4095))) begin
        ei_prevWord_keep_V <= 64'd255;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd65535))) begin
        ei_prevWord_keep_V <= 64'd4095;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd1048575))) begin
        ei_prevWord_keep_V <= 64'd65535;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd16777215))) begin
        ei_prevWord_keep_V <= 64'd1048575;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd268435455))) begin
        ei_prevWord_keep_V <= 64'd16777215;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd4294967295))) begin
        ei_prevWord_keep_V <= 64'd268435455;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd68719476735))) begin
        ei_prevWord_keep_V <= 64'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd1099511627775))) begin
        ei_prevWord_keep_V <= 64'd68719476735;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd17592186044415))) begin
        ei_prevWord_keep_V <= 64'd1099511627775;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd281474976710655))) begin
        ei_prevWord_keep_V <= 64'd17592186044415;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd4503599627370495))) begin
        ei_prevWord_keep_V <= 64'd281474976710655;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd72057594037927935))) begin
        ei_prevWord_keep_V <= 64'd4503599627370495;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd1152921504606846975))) begin
        ei_prevWord_keep_V <= 64'd72057594037927935;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_keep_V_55_load_fu_291_p1 == 64'd18446744073709551615))) begin
        ei_prevWord_keep_V <= 64'd1152921504606846975;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_95)) begin
        if (((grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd0))) begin
            ei_state <= select_ln79_fu_429_p3;
        end else if ((1'b1 == ap_condition_146)) begin
            ei_state <= select_ln91_fu_415_p3;
        end else if ((ei_state_load_load_fu_283_p1 == 2'd2)) begin
            ei_state <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ei_prevWord_data_V <= s_axis_rx_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ei_prevWord_last_V <= ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ei_state_load_reg_449 <= ei_state;
        tmp_data_V_64_reg_453 <= ei_prevWord_data_V;
        tmp_keep_V_55_reg_458 <= ei_prevWord_keep_V;
        tmp_last_V_44_reg_464 <= ei_prevWord_last_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ei_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_105_reg_470 <= grp_nbreadreq_fu_96_p5;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12 = 1'd1;
    end else if ((((grp_nbreadreq_fu_96_p5 == 1'd0) & (ei_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((grp_nbreadreq_fu_96_p5 == 1'd0) & (ei_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ei_state_load_load_fu_283_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ei_state_load_load_fu_283_p1 == 2'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12 = 1'd0;
    end else begin
        ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12 = ap_phi_reg_pp0_iter0_ei_prevWord_last_V_f_reg_131;
    end
end

always @ (*) begin
    if ((((grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12 = s_axis_rx_data_TLAST;
    end else begin
        ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12 = ap_phi_reg_pp0_iter0_ei_prevWord_last_V_n_reg_155;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op81_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ei_state_load_reg_449 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rx_crc2ipFifo_V_data_blk_n = rx_crc2ipFifo_V_data_full_n;
    end else begin
        rx_crc2ipFifo_V_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op81_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_reg_449 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_crc2ipFifo_V_data_write = 1'b1;
    end else begin
        rx_crc2ipFifo_V_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op81_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ei_state_load_reg_449 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rx_crc2ipFifo_V_keep_blk_n = rx_crc2ipFifo_V_keep_full_n;
    end else begin
        rx_crc2ipFifo_V_keep_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_312)) begin
        if ((ap_predicate_op81_write_state2 == 1'b1)) begin
            rx_crc2ipFifo_V_keep_din = tmp_keep_V_55_reg_458;
        end else if ((ei_state_load_reg_449 == 2'd2)) begin
            rx_crc2ipFifo_V_keep_din = ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176;
        end else begin
            rx_crc2ipFifo_V_keep_din = 'bx;
        end
    end else begin
        rx_crc2ipFifo_V_keep_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op81_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_reg_449 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_crc2ipFifo_V_keep_write = 1'b1;
    end else begin
        rx_crc2ipFifo_V_keep_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op81_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ei_state_load_reg_449 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rx_crc2ipFifo_V_last_blk_n = rx_crc2ipFifo_V_last_full_n;
    end else begin
        rx_crc2ipFifo_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_312)) begin
        if ((ap_predicate_op81_write_state2 == 1'b1)) begin
            rx_crc2ipFifo_V_last_din = ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247;
        end else if ((ei_state_load_reg_449 == 2'd2)) begin
            rx_crc2ipFifo_V_last_din = tmp_last_V_44_reg_464;
        end else begin
            rx_crc2ipFifo_V_last_din = 'bx;
        end
    end else begin
        rx_crc2ipFifo_V_last_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op81_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ei_state_load_reg_449 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_crc2ipFifo_V_last_write = 1'b1;
    end else begin
        rx_crc2ipFifo_V_last_write = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op60_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        s_axis_rx_data_TDATA_blk_n = s_axis_rx_data_TVALID;
    end else begin
        s_axis_rx_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op60_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_read_state1 == 1'b1)))) begin
        s_axis_rx_data_TREADY = 1'b1;
    end else begin
        s_axis_rx_data_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op81 == 1'b0) & (ap_predicate_op81_write_state2 == 1'b1)) | ((ei_state_load_reg_449 == 2'd2) & (io_acc_block_signal_op79 == 1'b0)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_rx_data_TVALID == 1'b0) & (ap_predicate_op60_read_state1 == 1'b1)) | ((s_axis_rx_data_TVALID == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op81 == 1'b0) & (ap_predicate_op81_write_state2 == 1'b1)) | ((ei_state_load_reg_449 == 2'd2) & (io_acc_block_signal_op79 == 1'b0)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_rx_data_TVALID == 1'b0) & (ap_predicate_op60_read_state1 == 1'b1)) | ((s_axis_rx_data_TVALID == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op81 == 1'b0) & (ap_predicate_op81_write_state2 == 1'b1)) | ((ei_state_load_reg_449 == 2'd2) & (io_acc_block_signal_op79 == 1'b0)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_rx_data_TVALID == 1'b0) & (ap_predicate_op60_read_state1 == 1'b1)) | ((s_axis_rx_data_TVALID == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_rx_data_TVALID == 1'b0) & (ap_predicate_op60_read_state1 == 1'b1)) | ((s_axis_rx_data_TVALID == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((io_acc_block_signal_op81 == 1'b0) & (ap_predicate_op81_write_state2 == 1'b1)) | ((ei_state_load_reg_449 == 2'd2) & (io_acc_block_signal_op79 == 1'b0)));
end

always @ (*) begin
    ap_condition_146 = ((grp_fu_265_p1 == 1'd1) & (grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd1));
end

always @ (*) begin
    ap_condition_289 = ((grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd1) & (grp_fu_265_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_312 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_95 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ei_prevWord_last_V_f_reg_131 = 'bx;

assign ap_phi_reg_pp0_iter0_ei_prevWord_last_V_n_reg_155 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_keep_V_56_reg_176 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_V_43_reg_247 = 'bx;

always @ (*) begin
    ap_predicate_op44_read_state1 = ((grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd1));
end

always @ (*) begin
    ap_predicate_op60_read_state1 = ((grp_nbreadreq_fu_96_p5 == 1'd1) & (ei_state == 2'd0));
end

always @ (*) begin
    ap_predicate_op81_write_state2 = ((tmp_105_reg_470 == 1'd1) & (ei_state_load_reg_449 == 2'd1));
end

assign ei_state_load_load_fu_283_p1 = ei_state;

assign grp_fu_265_p1 = s_axis_rx_data_TLAST;

assign grp_nbreadreq_fu_96_p5 = s_axis_rx_data_TVALID;

assign io_acc_block_signal_op79 = (rx_crc2ipFifo_V_last_full_n & rx_crc2ipFifo_V_keep_full_n & rx_crc2ipFifo_V_data_full_n);

assign io_acc_block_signal_op81 = (rx_crc2ipFifo_V_last_full_n & rx_crc2ipFifo_V_keep_full_n & rx_crc2ipFifo_V_data_full_n);

assign or_ln91_fu_409_p2 = (xor_ln1054_fu_403_p2 | ei_prevWord_last_V);

assign rx_crc2ipFifo_V_data_din = tmp_data_V_64_reg_453;

assign select_ln79_fu_429_p3 = ((s_axis_rx_data_TLAST[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign select_ln91_fu_415_p3 = ((tmp_106_fu_395_p3[0:0] === 1'b1) ? 2'd2 : 2'd0);

assign tmp_106_fu_395_p3 = s_axis_rx_data_TKEEP[32'd4];

assign tmp_keep_V_55_load_fu_291_p1 = ei_prevWord_keep_V;

assign xor_ln1054_fu_403_p2 = (tmp_106_fu_395_p3 ^ 1'd1);

endmodule //extract_icrc_512_s
