{
	"route__net": 3303,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 1167,
	"route__wirelength__iter:1": 115229,
	"route__drc_errors__iter:2": 377,
	"route__wirelength__iter:2": 114813,
	"route__drc_errors__iter:3": 358,
	"route__wirelength__iter:3": 114766,
	"route__drc_errors__iter:4": 33,
	"route__wirelength__iter:4": 114764,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 114746,
	"route__drc_errors": 0,
	"route__wirelength": 114746,
	"route__vias": 22636,
	"route__vias__singlecut": 22636,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 250000,
	"design__core__area": 232536,
	"design__instance__count": 6593,
	"design__instance__area": 28894,
	"design__instance__count__stdcell": 6593,
	"design__instance__area__stdcell": 28894,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.124256,
	"design__instance__utilization__stdcell": 0.124256,
	"design__instance__count__class:fill_cell": 350,
	"design__instance__count__class:tap_cell": 3274,
	"design__instance__count__class:antenna_cell": 49,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 272,
	"design__instance__count__class:inverter": 68,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2910,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}