Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 3e9ed203b9fd49e4b71b28a0aaa7314c --debug typical --relax --mt 2 -L processing_system7_bfm_v2_0_5 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_10 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_10 -L fifo_generator_v13_1_2 -L axi_data_fifo_v2_1_9 -L axi_crossbar_v2_1_11 -L axi_protocol_converter_v2_1_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:8146]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:8196]
WARNING: [VRFC 10-1783] select index -1 into tmp_dout is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:7570]
WARNING: [VRFC 10-1783] select index -1 into tmp_dout is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:7572]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_s...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_p...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_COMMON_...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_fifo_gen(C_...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_fifo(C...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_a...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_w...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_s...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_p...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_COMMON_...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_fifo_gen(C_...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_fifo(C...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_a...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_r...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_a...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_1R706YB
Compiling module xil_defaultlib.s00_couplers_imp_7HNO1D
Compiling module xil_defaultlib.s01_couplers_imp_1W60HW0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_ndeep_srl(C...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_srl_fi...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_si_transact...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_splitter
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_ndeep_srl(C...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_reg_sr...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_wdata_route...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_ndeep_srl(C...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_srl_fi...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_si_transact...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_si_transact...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_ndeep_srl(C...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_reg_sr...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_wdata_route...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_addr_decode...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_reg_sr...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_srl_fi...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axi_r...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_reg_sr...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_srl_fi...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_addr_arbite...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_decerr_slav...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_crossbar(C_...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_mem_intercon_0
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ge...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ge...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_fm...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ss...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_sp...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_dd...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_oc...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_oc...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_re...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_re...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_pr...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axi_r...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axi_r...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_a...
Compiling module xil_defaultlib.design_1_auto_pc_1
Compiling module xil_defaultlib.m00_couplers_imp_15SPJYW
Compiling module xil_defaultlib.m01_couplers_imp_XU9C55
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_a...
Compiling module xil_defaultlib.design_1_auto_pc_2
Compiling module xil_defaultlib.s00_couplers_imp_UYSKKA
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_addr_decode...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_si_transact...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_reg_sr...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_wdata_route...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_9.axi_data_fifo_v2_1_9_axic_srl_fi...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axi_r...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_wdata_mux(C...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_wdata_mux(C...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_addr_arbite...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_decerr_slav...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_crossbar(C_...
Compiling module axi_crossbar_v2_1_11.axi_crossbar_v2_1_11_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_ps7_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_ps7_0_100m_0_arch of entity xil_defaultlib.design_1_rst_ps7_0_100M_0 [design_1_rst_ps7_0_100m_0_defaul...]
Compiling module xil_defaultlib.skipprefetch_Nelem_CFG_s_axi(C_S...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_t...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_f...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_b...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_f...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_f...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_f...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_w...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_b...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_r...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi_r...
Compiling module xil_defaultlib.skipprefetch_Nelem_A_BUS_m_axi(N...
Compiling module xil_defaultlib.skipprefetch_Nelebkb_ram
Compiling module xil_defaultlib.skipprefetch_Nelebkb(DataWidth=3...
Compiling module xil_defaultlib.skipprefetch_Nelem(C_M_AXI_A_BUS...
Compiling module xil_defaultlib.design_1_skipprefetch_Nelem_0_1
Compiling module xil_defaultlib.xlconstant(CONST_VAL=5'b11111,CO...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=4'b1111,CON...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
