$date
	Sat Nov 20 14:28:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testb_asyn_updown $end
$var wire 3 ! y [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ updown $end
$scope module counter1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ updown $end
$var reg 3 % y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 %
0$
0#
0"
b111 !
$end
#1
b110 !
b110 %
1"
#2
0"
#3
b101 !
b101 %
1"
#4
0"
#5
b100 !
b100 %
1"
#6
0"
#7
b11 !
b11 %
1"
#8
0"
#9
b10 !
b10 %
1"
#10
b0 !
b0 %
0"
1#
#11
1"
#12
0"
#13
1"
#14
0"
#15
b111 !
b111 %
1"
0#
#16
0"
#17
b110 !
b110 %
1"
#18
0"
#19
b101 !
b101 %
1"
#20
0"
1$
#21
b110 !
b110 %
1"
#22
0"
#23
b111 !
b111 %
1"
#24
0"
#25
b0 !
b0 %
1"
#26
0"
#27
b1 !
b1 %
1"
#28
0"
#29
b10 !
b10 %
1"
#30
0"
0$
#31
b1 !
b1 %
1"
#32
0"
#33
b0 !
b0 %
1"
#34
0"
#35
b111 !
b111 %
1"
#36
0"
#37
b110 !
b110 %
1"
#38
0"
#39
b101 !
b101 %
1"
#40
0"
#41
b100 !
b100 %
1"
#42
0"
#43
b11 !
b11 %
1"
#44
0"
#45
b10 !
b10 %
1"
#46
0"
#47
b1 !
b1 %
1"
#48
0"
#49
b0 !
b0 %
1"
#50
0"
