(export (version D)
  (design
    (source "C:\Users\sdine\Generatingcircuitagent\Generatingcircuitagent\test_chat_integration.py")
    (date "06/19/2025 01:25 AM")
    (tool "SKiDL (2.0.1)"))
  (components
    (comp (ref "C1")
      (value "0.09999999999999999µF")
      (footprint "Capacitor_SMD:C_0805_2012Metric")
      (libsource (lib Device) (part "C"))
      (sheetpath (names "/top/12597106885857260816") (tstamps "/top/12597106885857260816")))
    (comp (ref "R1")
      (value "10000")
      (footprint "Resistor_SMD:R_0805_2012Metric")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/16176128326558868870") (tstamps "/top/16176128326558868870")))
    (comp (ref "R1_1")
      (value "1591Ω")
      (footprint "Resistor_SMD:R_0805_2012Metric")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/10990442643384481307") (tstamps "/top/10990442643384481307")))
    (comp (ref "R2")
      (value "19411")
      (footprint "Resistor_SMD:R_0805_2012Metric")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/4338428095869530979") (tstamps "/top/4338428095869530979"))))
  (nets
    (net (code 1) (name "GND")
      (node (ref "R2") (pin "2")))
    (net (code 2) (name "GND")
      (node (ref "C1") (pin "2")))
    (net (code 3) (name "OUT")
      (node (ref "R1") (pin "2"))
      (node (ref "R2") (pin "1")))
    (net (code 4) (name "VCC")
      (node (ref "R1") (pin "1")))
    (net (code 5) (name "VIN")
      (node (ref "R1_1") (pin "1")))
    (net (code 6) (name "VOUT")
      (node (ref "C1") (pin "1"))
      (node (ref "R1_1") (pin "2"))))
)
