Commands (From RTL to Gate-level Netlist)
The following are the steps of how we reached to the gate-level netlist using the following commands:

# read design
read_verilog test.v
# generic synthesis
synth -top test
# faltten the gate
flatten; opt
# mapping to sky130 SCL
dfflibmap -liberty /pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
abc -D 1250 -liberty /pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
clean
#write synthesized design
write_verilog -noattr -noexpr test32bit.gl.v
#exit yosys shell
exit

