============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 08 2021  09:29:05 am
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (493 ps) Setup Check with Pin result_reg[7]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     493                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g620/z           (u)     in_1->z F     unmapped_complex2      2 14.8     0    19     177    (-,-) 
  g626/z           (u)     in_0->z F     unmapped_complex2      9 66.6     0    36     213    (-,-) 
  g726/z           (u)     in_0->z F     unmapped_complex2      8 59.2     0    34     248    (-,-) 
  g694/z           (u)     in_1->z F     unmapped_complex2      1  7.4     0    15     263    (-,-) 
  g683/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     278    (-,-) 
  result_reg[7]/d  -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (493 ps) Setup Check with Pin result_reg[6]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     493                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g620/z           (u)     in_1->z F     unmapped_complex2      2 14.8     0    19     177    (-,-) 
  g626/z           (u)     in_0->z F     unmapped_complex2      9 66.6     0    36     213    (-,-) 
  g726/z           (u)     in_0->z F     unmapped_complex2      8 59.2     0    34     248    (-,-) 
  g700/z           (u)     in_1->z F     unmapped_complex2      1  7.4     0    15     263    (-,-) 
  g686/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     278    (-,-) 
  result_reg[6]/d  -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (493 ps) Setup Check with Pin result_reg[5]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     493                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g620/z           (u)     in_1->z F     unmapped_complex2      2 14.8     0    19     177    (-,-) 
  g626/z           (u)     in_0->z F     unmapped_complex2      9 66.6     0    36     213    (-,-) 
  g726/z           (u)     in_0->z F     unmapped_complex2      8 59.2     0    34     248    (-,-) 
  g708/z           (u)     in_1->z F     unmapped_complex2      1  7.4     0    15     263    (-,-) 
  g689/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     278    (-,-) 
  result_reg[5]/d  -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (493 ps) Setup Check with Pin result_reg[4]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     493                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g620/z           (u)     in_1->z F     unmapped_complex2      2 14.8     0    19     177    (-,-) 
  g626/z           (u)     in_0->z F     unmapped_complex2      9 66.6     0    36     213    (-,-) 
  g726/z           (u)     in_0->z F     unmapped_complex2      8 59.2     0    34     248    (-,-) 
  g704/z           (u)     in_1->z F     unmapped_complex2      1  7.4     0    15     263    (-,-) 
  g687/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     278    (-,-) 
  result_reg[4]/d  -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (493 ps) Setup Check with Pin result_reg[3]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     493                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g620/z           (u)     in_1->z F     unmapped_complex2      2 14.8     0    19     177    (-,-) 
  g626/z           (u)     in_0->z F     unmapped_complex2      9 66.6     0    36     213    (-,-) 
  g726/z           (u)     in_0->z F     unmapped_complex2      8 59.2     0    34     248    (-,-) 
  g696/z           (u)     in_1->z F     unmapped_complex2      1  7.4     0    15     263    (-,-) 
  g690/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     278    (-,-) 
  result_reg[3]/d  -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (493 ps) Setup Check with Pin result_reg[2]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     493                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g620/z           (u)     in_1->z F     unmapped_complex2      2 14.8     0    19     177    (-,-) 
  g626/z           (u)     in_0->z F     unmapped_complex2      9 66.6     0    36     213    (-,-) 
  g726/z           (u)     in_0->z F     unmapped_complex2      8 59.2     0    34     248    (-,-) 
  g706/z           (u)     in_1->z F     unmapped_complex2      1  7.4     0    15     263    (-,-) 
  g678/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     278    (-,-) 
  result_reg[2]/d  -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (493 ps) Setup Check with Pin result_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     493                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g620/z           (u)     in_1->z F     unmapped_complex2      2 14.8     0    19     177    (-,-) 
  g626/z           (u)     in_0->z F     unmapped_complex2      9 66.6     0    36     213    (-,-) 
  g726/z           (u)     in_0->z F     unmapped_complex2      8 59.2     0    34     248    (-,-) 
  g702/z           (u)     in_1->z F     unmapped_complex2      1  7.4     0    15     263    (-,-) 
  g692/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     278    (-,-) 
  result_reg[1]/d  -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (493 ps) Setup Check with Pin result_reg[0]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     493                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g620/z           (u)     in_1->z F     unmapped_complex2      2 14.8     0    19     177    (-,-) 
  g626/z           (u)     in_0->z F     unmapped_complex2      9 66.6     0    36     213    (-,-) 
  g726/z           (u)     in_0->z F     unmapped_complex2      8 59.2     0    34     248    (-,-) 
  g698/z           (u)     in_1->z F     unmapped_complex2      1  7.4     0    15     263    (-,-) 
  g681/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     278    (-,-) 
  result_reg[0]/d  -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (511 ps) Setup Check with Pin temp_reg[6]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     511                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g490/z           (u)     in_1->z R     unmapped_complex2      3 22.2     0    22     180    (-,-) 
  g732/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     196    (-,-) 
  g713/z           (u)     in_1->z R     unmapped_nand2         8 59.2     0    34     230    (-,-) 
  g707/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     246    (-,-) 
  g684/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     261    (-,-) 
  temp_reg[6]/d    -       -       R     unmapped_d_flop        1    -     -     0     261    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (511 ps) Setup Check with Pin temp_reg[5]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     511                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g490/z           (u)     in_1->z R     unmapped_complex2      3 22.2     0    22     180    (-,-) 
  g732/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     196    (-,-) 
  g713/z           (u)     in_1->z R     unmapped_nand2         8 59.2     0    34     230    (-,-) 
  g701/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     246    (-,-) 
  g688/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     261    (-,-) 
  temp_reg[5]/d    -       -       R     unmapped_d_flop        1    -     -     0     261    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (511 ps) Setup Check with Pin temp_reg[4]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     511                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g490/z           (u)     in_1->z R     unmapped_complex2      3 22.2     0    22     180    (-,-) 
  g732/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     196    (-,-) 
  g713/z           (u)     in_1->z R     unmapped_nand2         8 59.2     0    34     230    (-,-) 
  g699/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     246    (-,-) 
  g685/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     261    (-,-) 
  temp_reg[4]/d    -       -       R     unmapped_d_flop        1    -     -     0     261    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (511 ps) Setup Check with Pin temp_reg[3]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     511                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g490/z           (u)     in_1->z R     unmapped_complex2      3 22.2     0    22     180    (-,-) 
  g732/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     196    (-,-) 
  g713/z           (u)     in_1->z R     unmapped_nand2         8 59.2     0    34     230    (-,-) 
  g705/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     246    (-,-) 
  g680/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     261    (-,-) 
  temp_reg[3]/d    -       -       R     unmapped_d_flop        1    -     -     0     261    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (511 ps) Setup Check with Pin temp_reg[2]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     511                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g490/z           (u)     in_1->z R     unmapped_complex2      3 22.2     0    22     180    (-,-) 
  g732/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     196    (-,-) 
  g713/z           (u)     in_1->z R     unmapped_nand2         8 59.2     0    34     230    (-,-) 
  g695/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     246    (-,-) 
  g679/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     261    (-,-) 
  temp_reg[2]/d    -       -       R     unmapped_d_flop        1    -     -     0     261    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (511 ps) Setup Check with Pin temp_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     511                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g490/z           (u)     in_1->z R     unmapped_complex2      3 22.2     0    22     180    (-,-) 
  g732/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     196    (-,-) 
  g713/z           (u)     in_1->z R     unmapped_nand2         8 59.2     0    34     230    (-,-) 
  g697/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     246    (-,-) 
  g682/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     261    (-,-) 
  temp_reg[1]/d    -       -       R     unmapped_d_flop        1    -     -     0     261    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (511 ps) Setup Check with Pin temp_reg[0]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     511                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g490/z           (u)     in_1->z R     unmapped_complex2      3 22.2     0    22     180    (-,-) 
  g732/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     196    (-,-) 
  g713/z           (u)     in_1->z R     unmapped_nand2         8 59.2     0    34     230    (-,-) 
  g703/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     246    (-,-) 
  g691/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     261    (-,-) 
  temp_reg[0]/d    -       -       R     unmapped_d_flop        1    -     -     0     261    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (528 ps) Setup Check with Pin temp_reg[7]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=     528                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g620/z           (u)     in_1->z R     unmapped_complex2      2 14.8     0    19     177    (-,-) 
  g626/z           (u)     in_0->z R     unmapped_complex2      9 66.6     0    36     213    (-,-) 
  g727/z           (u)     in_1->z F     unmapped_nand2         1  7.4     0    15     229    (-,-) 
  g693/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     244    (-,-) 
  temp_reg[7]/d    -       -       R     unmapped_d_flop        1    -     -     0     244    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (529 ps) Setup Check with Pin digital_out_reg[7]/clk->sena
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=     529                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  state_reg[0]/clk        -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[0]/q          (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g733/z                  (u)     in_1->z F     unmapped_nand2         2 14.8     0    19     177    (-,-) 
  g735/z                  (u)     in_0->z R     unmapped_complex2      8 29.6     0    35     212    (-,-) 
  digital_out_reg[7]/sena -       -       R     unmapped_d_flop        8    -     -     0     212    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (529 ps) Setup Check with Pin digital_out_reg[6]/clk->sena
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=     529                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  state_reg[0]/clk        -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[0]/q          (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g733/z                  (u)     in_1->z F     unmapped_nand2         2 14.8     0    19     177    (-,-) 
  g735/z                  (u)     in_0->z R     unmapped_complex2      8 29.6     0    35     212    (-,-) 
  digital_out_reg[6]/sena -       -       R     unmapped_d_flop        8    -     -     0     212    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (529 ps) Setup Check with Pin digital_out_reg[5]/clk->sena
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=     529                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  state_reg[0]/clk        -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[0]/q          (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g733/z                  (u)     in_1->z F     unmapped_nand2         2 14.8     0    19     177    (-,-) 
  g735/z                  (u)     in_0->z R     unmapped_complex2      8 29.6     0    35     212    (-,-) 
  digital_out_reg[5]/sena -       -       R     unmapped_d_flop        8    -     -     0     212    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (529 ps) Setup Check with Pin digital_out_reg[4]/clk->sena
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=     529                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  state_reg[0]/clk        -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[0]/q          (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g733/z                  (u)     in_1->z F     unmapped_nand2         2 14.8     0    19     177    (-,-) 
  g735/z                  (u)     in_0->z R     unmapped_complex2      8 29.6     0    35     212    (-,-) 
  digital_out_reg[4]/sena -       -       R     unmapped_d_flop        8    -     -     0     212    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (529 ps) Setup Check with Pin digital_out_reg[3]/clk->sena
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=     529                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  state_reg[0]/clk        -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[0]/q          (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g733/z                  (u)     in_1->z F     unmapped_nand2         2 14.8     0    19     177    (-,-) 
  g735/z                  (u)     in_0->z R     unmapped_complex2      8 29.6     0    35     212    (-,-) 
  digital_out_reg[3]/sena -       -       R     unmapped_d_flop        8    -     -     0     212    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (529 ps) Setup Check with Pin digital_out_reg[2]/clk->sena
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=     529                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  state_reg[0]/clk        -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[0]/q          (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g733/z                  (u)     in_1->z F     unmapped_nand2         2 14.8     0    19     177    (-,-) 
  g735/z                  (u)     in_0->z R     unmapped_complex2      8 29.6     0    35     212    (-,-) 
  digital_out_reg[2]/sena -       -       R     unmapped_d_flop        8    -     -     0     212    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (529 ps) Setup Check with Pin digital_out_reg[1]/clk->sena
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=     529                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  state_reg[0]/clk        -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[0]/q          (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g733/z                  (u)     in_1->z F     unmapped_nand2         2 14.8     0    19     177    (-,-) 
  g735/z                  (u)     in_0->z R     unmapped_complex2      8 29.6     0    35     212    (-,-) 
  digital_out_reg[1]/sena -       -       R     unmapped_d_flop        8    -     -     0     212    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (529 ps) Setup Check with Pin digital_out_reg[0]/clk->sena
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=     529                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  state_reg[0]/clk        -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[0]/q          (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g733/z                  (u)     in_1->z F     unmapped_nand2         2 14.8     0    19     177    (-,-) 
  g735/z                  (u)     in_0->z R     unmapped_complex2      8 29.6     0    35     212    (-,-) 
  digital_out_reg[0]/sena -       -       R     unmapped_d_flop        8    -     -     0     212    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (531 ps) Setup Check with Pin state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=     531                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g490/z           (u)     in_1->z F     unmapped_complex2      3 22.2     0    22     180    (-,-) 
  g732/z           (u)     in_1->z R     unmapped_nand2         1  7.4     0    15     196    (-,-) 
  g713/z           (u)     in_1->z F     unmapped_nand2         8 59.2     0    34     230    (-,-) 
  g595/z           (u)     in_0->z R     unmapped_not           1  7.4     0    11     241    (-,-) 
  state_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0     241    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (568 ps) Setup Check with Pin state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) temp_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     100                  
       Uncertainty:-      28                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     204                  
             Slack:=     568                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  temp_reg[0]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  temp_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g622/z          (u)     in_1->z R     unmapped_complex2      1  7.4     0    15     173    (-,-) 
  g729/z          (u)     in_1->z F     unmapped_complex2      1  7.4     0    15     189    (-,-) 
  g736/z          (u)     in_0->z R     unmapped_complex2      1  7.4     0    15     204    (-,-) 
  state_reg[0]/d  -       -       R     unmapped_d_flop        1    -     -     0     204    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (580 ps) Late External Delay Assertion at pin sample
          Group: VCLK
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) sample
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=     580                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_11_1 

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        4 29.6     0   158     158    (-,-) 
  g490/z           (u)     in_1->z F     unmapped_complex2      3 22.2     0    22     180    (-,-) 
  g11/z            (u)     in_0->z R     unmapped_not           1 50.0     0    28     208    (-,-) 
  sample           -       -       R     (port)                 -    -     -     0     208    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (583 ps) Late External Delay Assertion at pin out_flag
          Group: VCLK
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) out_flag
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     583                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_10_1 

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      4 29.6     0   158     158    (-,-) 
  g733/z           (u)     in_1->z F     unmapped_nand2       2 14.8     0    19     177    (-,-) 
  g734/z           (u)     in_0->z R     unmapped_not         1 50.0     0    28     205    (-,-) 
  out_flag         -       -       R     (port)               -    -     -     0     205    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (586 ps) Setup Check with Pin digital_out_reg[7]/clk->d
          Group: clk
     Startpoint: (R) result_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     586                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  result_reg[7]/clk    -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  result_reg[7]/q      (u)     clk->q R     unmapped_d_flop      3 22.2     0   155     155    (-,-) 
  digital_out_reg[7]/d -       -      R     unmapped_d_flop      3    -     -     0     155    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (586 ps) Setup Check with Pin digital_out_reg[6]/clk->d
          Group: clk
     Startpoint: (R) result_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     586                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  result_reg[6]/clk    -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  result_reg[6]/q      (u)     clk->q R     unmapped_d_flop      3 22.2     0   155     155    (-,-) 
  digital_out_reg[6]/d -       -      R     unmapped_d_flop      3    -     -     0     155    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (586 ps) Setup Check with Pin digital_out_reg[5]/clk->d
          Group: clk
     Startpoint: (R) result_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     586                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  result_reg[5]/clk    -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  result_reg[5]/q      (u)     clk->q R     unmapped_d_flop      3 22.2     0   155     155    (-,-) 
  digital_out_reg[5]/d -       -      R     unmapped_d_flop      3    -     -     0     155    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (586 ps) Setup Check with Pin digital_out_reg[4]/clk->d
          Group: clk
     Startpoint: (R) result_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     586                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  result_reg[4]/clk    -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  result_reg[4]/q      (u)     clk->q R     unmapped_d_flop      3 22.2     0   155     155    (-,-) 
  digital_out_reg[4]/d -       -      R     unmapped_d_flop      3    -     -     0     155    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (586 ps) Setup Check with Pin digital_out_reg[3]/clk->d
          Group: clk
     Startpoint: (R) result_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     586                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  result_reg[3]/clk    -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  result_reg[3]/q      (u)     clk->q R     unmapped_d_flop      3 22.2     0   155     155    (-,-) 
  digital_out_reg[3]/d -       -      R     unmapped_d_flop      3    -     -     0     155    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (586 ps) Setup Check with Pin digital_out_reg[2]/clk->d
          Group: clk
     Startpoint: (R) result_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     586                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  result_reg[2]/clk    -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  result_reg[2]/q      (u)     clk->q R     unmapped_d_flop      3 22.2     0   155     155    (-,-) 
  digital_out_reg[2]/d -       -      R     unmapped_d_flop      3    -     -     0     155    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (586 ps) Setup Check with Pin digital_out_reg[1]/clk->d
          Group: clk
     Startpoint: (R) result_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     586                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  result_reg[1]/clk    -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  result_reg[1]/q      (u)     clk->q R     unmapped_d_flop      3 22.2     0   155     155    (-,-) 
  digital_out_reg[1]/d -       -      R     unmapped_d_flop      3    -     -     0     155    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (586 ps) Setup Check with Pin digital_out_reg[0]/clk->d
          Group: clk
     Startpoint: (R) result_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     130                  
       Uncertainty:-      28                  
     Required Time:=     742                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     586                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  result_reg[0]/clk    -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  result_reg[0]/q      (u)     clk->q R     unmapped_d_flop      3 22.2     0   155     155    (-,-) 
  digital_out_reg[0]/d -       -      R     unmapped_d_flop      3    -     -     0     155    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (598 ps) Late External Delay Assertion at pin value[0]
          Group: VCLK
     Startpoint: (R) temp_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) value[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     598                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_19_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[0]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      4 29.6     0   158     158    (-,-) 
  g596/z          (u)     in_1->z R     unmapped_or2         1 50.0     0    33     190    (-,-) 
  value[0]        -       -       R     (port)               -    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (598 ps) Late External Delay Assertion at pin value[1]
          Group: VCLK
     Startpoint: (R) temp_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) value[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     598                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_18_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[1]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[1]/q   (u)     clk->q  R     unmapped_d_flop      4 29.6     0   158     158    (-,-) 
  g597/z          (u)     in_1->z R     unmapped_or2         1 50.0     0    33     190    (-,-) 
  value[1]        -       -       R     (port)               -    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (598 ps) Late External Delay Assertion at pin value[2]
          Group: VCLK
     Startpoint: (R) temp_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) value[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     598                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_17_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[2]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[2]/q   (u)     clk->q  R     unmapped_d_flop      4 29.6     0   158     158    (-,-) 
  g598/z          (u)     in_0->z R     unmapped_or2         1 50.0     0    33     190    (-,-) 
  value[2]        -       -       R     (port)               -    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (598 ps) Late External Delay Assertion at pin value[3]
          Group: VCLK
     Startpoint: (R) temp_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) value[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     598                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_16_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[3]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[3]/q   (u)     clk->q  R     unmapped_d_flop      4 29.6     0   158     158    (-,-) 
  g599/z          (u)     in_0->z R     unmapped_or2         1 50.0     0    33     190    (-,-) 
  value[3]        -       -       R     (port)               -    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (598 ps) Late External Delay Assertion at pin value[4]
          Group: VCLK
     Startpoint: (R) temp_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) value[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     598                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_15_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[4]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[4]/q   (u)     clk->q  R     unmapped_d_flop      4 29.6     0   158     158    (-,-) 
  g600/z          (u)     in_0->z R     unmapped_or2         1 50.0     0    33     190    (-,-) 
  value[4]        -       -       R     (port)               -    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (598 ps) Late External Delay Assertion at pin value[5]
          Group: VCLK
     Startpoint: (R) temp_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) value[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     598                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_14_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[5]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[5]/q   (u)     clk->q  R     unmapped_d_flop      4 29.6     0   158     158    (-,-) 
  g601/z          (u)     in_0->z R     unmapped_or2         1 50.0     0    33     190    (-,-) 
  value[5]        -       -       R     (port)               -    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (598 ps) Late External Delay Assertion at pin value[6]
          Group: VCLK
     Startpoint: (R) temp_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) value[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     598                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_13_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[6]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[6]/q   (u)     clk->q  R     unmapped_d_flop      4 29.6     0   158     158    (-,-) 
  g602/z          (u)     in_0->z R     unmapped_or2         1 50.0     0    33     190    (-,-) 
  value[6]        -       -       R     (port)               -    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (598 ps) Late External Delay Assertion at pin value[7]
          Group: VCLK
     Startpoint: (R) temp_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) value[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     190                  
             Slack:=     598                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_12_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[7]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[7]/q   (u)     clk->q  R     unmapped_d_flop      4 29.6     0   158     158    (-,-) 
  g603/z          (u)     in_0->z R     unmapped_or2         1 50.0     0    33     190    (-,-) 
  value[7]        -       -       R     (port)               -    -     -     0     190    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (623 ps) Late External Delay Assertion at pin digital_out[0]
          Group: VCLK
     Startpoint: (R) digital_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     165                  
             Slack:=     623                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_9_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[0]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[0]/q   (u)     clk->q R     unmapped_d_flop      1 50.0     0   165     165    (-,-) 
  digital_out[0]         -       -      R     (port)               -    -     -     0     165    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (623 ps) Late External Delay Assertion at pin digital_out[1]
          Group: VCLK
     Startpoint: (R) digital_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     165                  
             Slack:=     623                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_8_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[1]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[1]/q   (u)     clk->q R     unmapped_d_flop      1 50.0     0   165     165    (-,-) 
  digital_out[1]         -       -      R     (port)               -    -     -     0     165    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (623 ps) Late External Delay Assertion at pin digital_out[2]
          Group: VCLK
     Startpoint: (R) digital_out_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     165                  
             Slack:=     623                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_7_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[2]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[2]/q   (u)     clk->q R     unmapped_d_flop      1 50.0     0   165     165    (-,-) 
  digital_out[2]         -       -      R     (port)               -    -     -     0     165    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (623 ps) Late External Delay Assertion at pin digital_out[3]
          Group: VCLK
     Startpoint: (R) digital_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     165                  
             Slack:=     623                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_6_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[3]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[3]/q   (u)     clk->q R     unmapped_d_flop      1 50.0     0   165     165    (-,-) 
  digital_out[3]         -       -      R     (port)               -    -     -     0     165    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (623 ps) Late External Delay Assertion at pin digital_out[4]
          Group: VCLK
     Startpoint: (R) digital_out_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     165                  
             Slack:=     623                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_5_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[4]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[4]/q   (u)     clk->q R     unmapped_d_flop      1 50.0     0   165     165    (-,-) 
  digital_out[4]         -       -      R     (port)               -    -     -     0     165    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (623 ps) Late External Delay Assertion at pin digital_out[5]
          Group: VCLK
     Startpoint: (R) digital_out_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     165                  
             Slack:=     623                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_4_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[5]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[5]/q   (u)     clk->q R     unmapped_d_flop      1 50.0     0   165     165    (-,-) 
  digital_out[5]         -       -      R     (port)               -    -     -     0     165    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

