{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 16:00:34 2019 " "Info: Processing started: Mon May 06 16:00:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3project -c lab3project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3project -c lab3project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch " "Warning: Node \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch\" is a latch" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 144 56 224 160 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PRST " "Info: Assuming node \"PRST\" is an undefined clock" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 112 56 224 128 "PRST" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PRST" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 176 56 224 192 "CLR" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK50 " "Info: Assuming node \"CLK50\" is an undefined clock" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch " "Info: Detected ripple clock \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch\" as buffer" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst2\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst2\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst2\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "datapath2:inst\|Flag:inst3\|inst6 " "Info: Detected gated clock \"datapath2:inst\|Flag:inst3\|inst6\" as buffer" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "datapath2:inst\|Flag:inst3\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controller:inst1\|inst3~_emulated " "Info: Detected ripple clock \"Controller:inst1\|inst3~_emulated\" as buffer" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst1\|inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controller:inst1\|inst2~_emulated " "Info: Detected ripple clock \"Controller:inst1\|inst2~_emulated\" as buffer" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst1\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Controller:inst1\|inst3~head_lut " "Info: Detected gated clock \"Controller:inst1\|inst3~head_lut\" as buffer" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst1\|inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Controller:inst1\|inst2~head_lut " "Info: Detected gated clock \"Controller:inst1\|inst2~head_lut\" as buffer" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst1\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated register datapath2:inst\|reg2:inst1\|74195:inst1\|18 220.8 MHz 4.529 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 220.8 MHz between source register \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated\" and destination register \"datapath2:inst\|reg2:inst1\|74195:inst1\|18\" (period= 4.529 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.180 ns + Longest register register " "Info: + Longest register to register delay is 3.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated 1 REG LCFF_X64_Y26_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.275 ns) 0.777 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~head_lut 2 COMB LCCOMB_X64_Y25_N2 14 " "Info: 2: + IC(0.502 ns) + CELL(0.275 ns) = 0.777 ns; Loc. = LCCOMB_X64_Y25_N2; Fanout = 14; COMB Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated datapath2:inst|Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 1.195 ns datapath2:inst\|Athristis:inst4\|7483:inst16\|51~0 3 COMB LCCOMB_X64_Y25_N6 2 " "Info: 3: + IC(0.268 ns) + CELL(0.150 ns) = 1.195 ns; Loc. = LCCOMB_X64_Y25_N6; Fanout = 2; COMB Node = 'datapath2:inst\|Athristis:inst4\|7483:inst16\|51~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~head_lut datapath2:inst|Athristis:inst4|7483:inst16|51~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 648 616 680 688 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 1.594 ns datapath2:inst\|Athristis:inst4\|7483:inst16\|1~3 4 COMB LCCOMB_X64_Y25_N0 1 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 1.594 ns; Loc. = LCCOMB_X64_Y25_N0; Fanout = 1; COMB Node = 'datapath2:inst\|Athristis:inst4\|7483:inst16\|1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { datapath2:inst|Athristis:inst4|7483:inst16|51~0 datapath2:inst|Athristis:inst4|7483:inst16|1~3 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.989 ns datapath2:inst\|Athristis:inst4\|7483:inst16\|1~2 5 COMB LCCOMB_X64_Y25_N24 2 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 1.989 ns; Loc. = LCCOMB_X64_Y25_N24; Fanout = 2; COMB Node = 'datapath2:inst\|Athristis:inst4\|7483:inst16\|1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { datapath2:inst|Athristis:inst4|7483:inst16|1~3 datapath2:inst|Athristis:inst4|7483:inst16|1~2 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.437 ns) 2.700 ns datapath2:inst\|reg2:inst1\|74195:inst1\|18~0 6 COMB LCCOMB_X64_Y25_N26 1 " "Info: 6: + IC(0.274 ns) + CELL(0.437 ns) = 2.700 ns; Loc. = LCCOMB_X64_Y25_N26; Fanout = 1; COMB Node = 'datapath2:inst\|reg2:inst1\|74195:inst1\|18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { datapath2:inst|Athristis:inst4|7483:inst16|1~2 datapath2:inst|reg2:inst1|74195:inst1|18~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 3.096 ns datapath2:inst\|reg2:inst1\|74195:inst1\|18~feeder 7 COMB LCCOMB_X64_Y25_N16 1 " "Info: 7: + IC(0.247 ns) + CELL(0.149 ns) = 3.096 ns; Loc. = LCCOMB_X64_Y25_N16; Fanout = 1; COMB Node = 'datapath2:inst\|reg2:inst1\|74195:inst1\|18~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { datapath2:inst|reg2:inst1|74195:inst1|18~0 datapath2:inst|reg2:inst1|74195:inst1|18~feeder } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.180 ns datapath2:inst\|reg2:inst1\|74195:inst1\|18 8 REG LCFF_X64_Y25_N17 5 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.180 ns; Loc. = LCFF_X64_Y25_N17; Fanout = 5; REG Node = 'datapath2:inst\|reg2:inst1\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { datapath2:inst|reg2:inst1|74195:inst1|18~feeder datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.395 ns ( 43.87 % ) " "Info: Total cell delay = 1.395 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 56.13 % ) " "Info: Total interconnect delay = 1.785 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated datapath2:inst|Flag:inst3|7476:inst21|8~head_lut datapath2:inst|Athristis:inst4|7483:inst16|51~0 datapath2:inst|Athristis:inst4|7483:inst16|1~3 datapath2:inst|Athristis:inst4|7483:inst16|1~2 datapath2:inst|reg2:inst1|74195:inst1|18~0 datapath2:inst|reg2:inst1|74195:inst1|18~feeder datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} datapath2:inst|Flag:inst3|7476:inst21|8~head_lut {} datapath2:inst|Athristis:inst4|7483:inst16|51~0 {} datapath2:inst|Athristis:inst4|7483:inst16|1~3 {} datapath2:inst|Athristis:inst4|7483:inst16|1~2 {} datapath2:inst|reg2:inst1|74195:inst1|18~0 {} datapath2:inst|reg2:inst1|74195:inst1|18~feeder {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.502ns 0.268ns 0.249ns 0.245ns 0.274ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.437ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.135 ns - Smallest " "Info: - Smallest clock skew is -1.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.434 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 144 56 224 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.537 ns) 3.434 ns datapath2:inst\|reg2:inst1\|74195:inst1\|18 2 REG LCFF_X64_Y25_N17 5 " "Info: 2: + IC(2.035 ns) + CELL(0.537 ns) = 3.434 ns; Loc. = LCFF_X64_Y25_N17; Fanout = 5; REG Node = 'datapath2:inst\|reg2:inst1\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { CLK datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.74 % ) " "Info: Total cell delay = 1.399 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.035 ns ( 59.26 % ) " "Info: Total interconnect delay = 2.035 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { CLK datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { CLK {} CLK~combout {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.569 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 144 56 224 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.787 ns) 2.706 ns Controller:inst1\|inst2~_emulated 2 REG LCFF_X64_Y26_N3 1 " "Info: 2: + IC(1.057 ns) + CELL(0.787 ns) = 2.706 ns; Loc. = LCFF_X64_Y26_N3; Fanout = 1; REG Node = 'Controller:inst1\|inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { CLK Controller:inst1|inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.150 ns) 3.154 ns Controller:inst1\|inst2~head_lut 3 COMB LCCOMB_X64_Y26_N4 21 " "Info: 3: + IC(0.298 ns) + CELL(0.150 ns) = 3.154 ns; Loc. = LCCOMB_X64_Y26_N4; Fanout = 21; COMB Node = 'Controller:inst1\|inst2~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { Controller:inst1|inst2~_emulated Controller:inst1|inst2~head_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.371 ns) 3.796 ns datapath2:inst\|Flag:inst3\|inst6 4 COMB LCCOMB_X64_Y26_N14 1 " "Info: 4: + IC(0.271 ns) + CELL(0.371 ns) = 3.796 ns; Loc. = LCCOMB_X64_Y26_N14; Fanout = 1; COMB Node = 'datapath2:inst\|Flag:inst3\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Controller:inst1|inst2~head_lut datapath2:inst|Flag:inst3|inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.537 ns) 4.569 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated 5 REG LCFF_X64_Y26_N17 1 " "Info: 5: + IC(0.236 ns) + CELL(0.537 ns) = 4.569 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.707 ns ( 59.25 % ) " "Info: Total cell delay = 2.707 ns ( 59.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.862 ns ( 40.75 % ) " "Info: Total interconnect delay = 1.862 ns ( 40.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { CLK Controller:inst1|inst2~_emulated Controller:inst1|inst2~head_lut datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { CLK {} CLK~combout {} Controller:inst1|inst2~_emulated {} Controller:inst1|inst2~head_lut {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.057ns 0.298ns 0.271ns 0.236ns } { 0.000ns 0.862ns 0.787ns 0.150ns 0.371ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { CLK datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { CLK {} CLK~combout {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { CLK Controller:inst1|inst2~_emulated Controller:inst1|inst2~head_lut datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { CLK {} CLK~combout {} Controller:inst1|inst2~_emulated {} Controller:inst1|inst2~head_lut {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.057ns 0.298ns 0.271ns 0.236ns } { 0.000ns 0.862ns 0.787ns 0.150ns 0.371ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated datapath2:inst|Flag:inst3|7476:inst21|8~head_lut datapath2:inst|Athristis:inst4|7483:inst16|51~0 datapath2:inst|Athristis:inst4|7483:inst16|1~3 datapath2:inst|Athristis:inst4|7483:inst16|1~2 datapath2:inst|reg2:inst1|74195:inst1|18~0 datapath2:inst|reg2:inst1|74195:inst1|18~feeder datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} datapath2:inst|Flag:inst3|7476:inst21|8~head_lut {} datapath2:inst|Athristis:inst4|7483:inst16|51~0 {} datapath2:inst|Athristis:inst4|7483:inst16|1~3 {} datapath2:inst|Athristis:inst4|7483:inst16|1~2 {} datapath2:inst|reg2:inst1|74195:inst1|18~0 {} datapath2:inst|reg2:inst1|74195:inst1|18~feeder {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.502ns 0.268ns 0.249ns 0.245ns 0.274ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.437ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { CLK datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { CLK {} CLK~combout {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { CLK Controller:inst1|inst2~_emulated Controller:inst1|inst2~head_lut datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { CLK {} CLK~combout {} Controller:inst1|inst2~_emulated {} Controller:inst1|inst2~head_lut {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.057ns 0.298ns 0.271ns 0.236ns } { 0.000ns 0.862ns 0.787ns 0.150ns 0.371ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PRST " "Info: No valid register-to-register data paths exist for clock \"PRST\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLR " "Info: No valid register-to-register data paths exist for clock \"CLR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK50 memory newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 138.91 MHz 7.199 ns Internal " "Info: Clock \"CLK50\" has Internal fmax of 138.91 MHz between source memory \"newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" (period= 7.199 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.974 ns + Longest memory register " "Info: + Longest memory to register delay is 6.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y28 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y28; Fanout = 8; MEM Node = 'newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y28 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y28; Fanout = 3; MEM Node = 'newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.398 ns) 4.103 ns newlcd:inst2\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X55_Y28_N22 14 " "Info: 3: + IC(0.712 ns) + CELL(0.398 ns) = 4.103 ns; Loc. = LCCOMB_X55_Y28_N22; Fanout = 14; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] newlcd:inst2|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.150 ns) 4.551 ns newlcd:inst2\|LCD_Display:inst\|Next_Char\[2\]~1 4 COMB LCCOMB_X55_Y28_N8 4 " "Info: 4: + IC(0.298 ns) + CELL(0.150 ns) = 4.551 ns; Loc. = LCCOMB_X55_Y28_N8; Fanout = 4; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Next_Char\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { newlcd:inst2|LCD_Display:inst|Equal0~0 newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.242 ns) 5.073 ns newlcd:inst2\|LCD_Display:inst\|Next_Char\[2\]~3 5 COMB LCCOMB_X55_Y28_N4 4 " "Info: 5: + IC(0.280 ns) + CELL(0.242 ns) = 5.073 ns; Loc. = LCCOMB_X55_Y28_N4; Fanout = 4; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Next_Char\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.393 ns) 5.744 ns newlcd:inst2\|LCD_Display:inst\|Selector6~2 6 COMB LCCOMB_X55_Y28_N0 3 " "Info: 6: + IC(0.278 ns) + CELL(0.393 ns) = 5.744 ns; Loc. = LCCOMB_X55_Y28_N0; Fanout = 3; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 newlcd:inst2|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.275 ns) 6.474 ns newlcd:inst2\|LCD_Display:inst\|Selector6~3 7 COMB LCCOMB_X55_Y28_N18 1 " "Info: 7: + IC(0.455 ns) + CELL(0.275 ns) = 6.474 ns; Loc. = LCCOMB_X55_Y28_N18; Fanout = 1; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { newlcd:inst2|LCD_Display:inst|Selector6~2 newlcd:inst2|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 6.890 ns newlcd:inst2\|LCD_Display:inst\|Selector6~4 8 COMB LCCOMB_X55_Y28_N24 1 " "Info: 8: + IC(0.266 ns) + CELL(0.150 ns) = 6.890 ns; Loc. = LCCOMB_X55_Y28_N24; Fanout = 1; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { newlcd:inst2|LCD_Display:inst|Selector6~3 newlcd:inst2|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.974 ns newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 9 REG LCFF_X55_Y28_N25 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 6.974 ns; Loc. = LCFF_X55_Y28_N25; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst2|LCD_Display:inst|Selector6~4 newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.685 ns ( 67.18 % ) " "Info: Total cell delay = 4.685 ns ( 67.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.289 ns ( 32.82 % ) " "Info: Total interconnect delay = 2.289 ns ( 32.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] newlcd:inst2|LCD_Display:inst|Equal0~0 newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 newlcd:inst2|LCD_Display:inst|Selector6~2 newlcd:inst2|LCD_Display:inst|Selector6~3 newlcd:inst2|LCD_Display:inst|Selector6~4 newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] {} newlcd:inst2|LCD_Display:inst|Equal0~0 {} newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 {} newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 {} newlcd:inst2|LCD_Display:inst|Selector6~2 {} newlcd:inst2|LCD_Display:inst|Selector6~3 {} newlcd:inst2|LCD_Display:inst|Selector6~4 {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.712ns 0.298ns 0.280ns 0.278ns 0.455ns 0.266ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.242ns 0.393ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.052 ns - Smallest " "Info: - Smallest clock skew is -0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 7.667 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK50\" to destination register is 7.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.787 ns) 4.232 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X53_Y28_N31 2 " "Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 6.137 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 7.667 ns newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X55_Y28_N25 2 " "Info: 4: + IC(0.993 ns) + CELL(0.537 ns) = 7.667 ns; Loc. = LCFF_X55_Y28_N25; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.30 % ) " "Info: Total cell delay = 2.323 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.344 ns ( 69.70 % ) " "Info: Total interconnect delay = 5.344 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 7.719 ns - Longest memory " "Info: - Longest clock path from clock \"CLK50\" to source memory is 7.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.787 ns) 4.232 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X53_Y28_N31 2 " "Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 6.137 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.661 ns) 7.719 ns newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X52_Y28 8 " "Info: 4: + IC(0.921 ns) + CELL(0.661 ns) = 7.719 ns; Loc. = M4K_X52_Y28; Fanout = 8; MEM Node = 'newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 31.70 % ) " "Info: Total cell delay = 2.447 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.272 ns ( 68.30 % ) " "Info: Total interconnect delay = 5.272 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.921ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.921ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] newlcd:inst2|LCD_Display:inst|Equal0~0 newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 newlcd:inst2|LCD_Display:inst|Selector6~2 newlcd:inst2|LCD_Display:inst|Selector6~3 newlcd:inst2|LCD_Display:inst|Selector6~4 newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] {} newlcd:inst2|LCD_Display:inst|Equal0~0 {} newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 {} newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 {} newlcd:inst2|LCD_Display:inst|Selector6~2 {} newlcd:inst2|LCD_Display:inst|Selector6~3 {} newlcd:inst2|LCD_Display:inst|Selector6~4 {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.712ns 0.298ns 0.280ns 0.278ns 0.455ns 0.266ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.242ns 0.393ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.921ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated CLR CLK 3.333 ns register " "Info: tsu for register \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated\" (data pin = \"CLR\", clock pin = \"CLK\") is 3.333 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.227 ns + Longest pin register " "Info: + Longest pin to register delay is 6.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLR 1 CLK PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; CLK Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 176 56 224 192 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.420 ns) 2.416 ns Controller:inst1\|inst2~head_lut 2 COMB LCCOMB_X64_Y26_N4 21 " "Info: 2: + IC(0.997 ns) + CELL(0.420 ns) = 2.416 ns; Loc. = LCCOMB_X64_Y26_N4; Fanout = 21; COMB Node = 'Controller:inst1\|inst2~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { CLR Controller:inst1|inst2~head_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.438 ns) 3.688 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|1~0 3 COMB LCCOMB_X63_Y25_N24 2 " "Info: 3: + IC(0.834 ns) + CELL(0.438 ns) = 3.688 ns; Loc. = LCCOMB_X63_Y25_N24; Fanout = 2; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.416 ns) 4.553 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|1~1 4 COMB LCCOMB_X62_Y25_N6 1 " "Info: 4: + IC(0.449 ns) + CELL(0.416 ns) = 4.553 ns; Loc. = LCCOMB_X62_Y25_N6; Fanout = 1; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 4.942 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|45 5 COMB LCCOMB_X62_Y25_N10 8 " "Info: 5: + IC(0.239 ns) + CELL(0.150 ns) = 4.942 ns; Loc. = LCCOMB_X62_Y25_N10; Fanout = 8; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.275 ns) 6.143 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~data_lut 6 COMB LCCOMB_X64_Y26_N16 1 " "Info: 6: + IC(0.926 ns) + CELL(0.275 ns) = 6.143 ns; Loc. = LCCOMB_X64_Y26_N16; Fanout = 1; COMB Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { datapath2:inst|Athristis:inst2|7483:inst16|45 datapath2:inst|Flag:inst3|7476:inst21|8~data_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.227 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated 7 REG LCFF_X64_Y26_N17 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 6.227 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~data_lut datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.782 ns ( 44.68 % ) " "Info: Total cell delay = 2.782 ns ( 44.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.445 ns ( 55.32 % ) " "Info: Total interconnect delay = 3.445 ns ( 55.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { CLR Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 datapath2:inst|Flag:inst3|7476:inst21|8~data_lut datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { CLR {} CLR~combout {} Controller:inst1|inst2~head_lut {} datapath2:inst|Athristis:inst2|7483:inst16|1~0 {} datapath2:inst|Athristis:inst2|7483:inst16|1~1 {} datapath2:inst|Athristis:inst2|7483:inst16|45 {} datapath2:inst|Flag:inst3|7476:inst21|8~data_lut {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.997ns 0.834ns 0.449ns 0.239ns 0.926ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.416ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.858 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 144 56 224 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.150 ns) 2.085 ns datapath2:inst\|Flag:inst3\|inst6 2 COMB LCCOMB_X64_Y26_N14 1 " "Info: 2: + IC(1.073 ns) + CELL(0.150 ns) = 2.085 ns; Loc. = LCCOMB_X64_Y26_N14; Fanout = 1; COMB Node = 'datapath2:inst\|Flag:inst3\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { CLK datapath2:inst|Flag:inst3|inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.537 ns) 2.858 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated 3 REG LCFF_X64_Y26_N17 1 " "Info: 3: + IC(0.236 ns) + CELL(0.537 ns) = 2.858 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 54.20 % ) " "Info: Total cell delay = 1.549 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 45.80 % ) " "Info: Total interconnect delay = 1.309 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.073ns 0.236ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { CLR Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 datapath2:inst|Flag:inst3|7476:inst21|8~data_lut datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { CLR {} CLR~combout {} Controller:inst1|inst2~head_lut {} datapath2:inst|Athristis:inst2|7483:inst16|1~0 {} datapath2:inst|Athristis:inst2|7483:inst16|1~1 {} datapath2:inst|Athristis:inst2|7483:inst16|45 {} datapath2:inst|Flag:inst3|7476:inst21|8~data_lut {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.997ns 0.834ns 0.449ns 0.239ns 0.926ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.416ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.073ns 0.236ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK50 DBUS\[2\] newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 15.219 ns register " "Info: tco from clock \"CLK50\" to destination pin \"DBUS\[2\]\" through register \"newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]\" is 15.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 7.667 ns + Longest register " "Info: + Longest clock path from clock \"CLK50\" to source register is 7.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.787 ns) 4.232 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X53_Y28_N31 2 " "Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 6.137 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 7.667 ns newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 4 REG LCFF_X55_Y28_N3 2 " "Info: 4: + IC(0.993 ns) + CELL(0.537 ns) = 7.667 ns; Loc. = LCFF_X55_Y28_N3; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.30 % ) " "Info: Total cell delay = 2.323 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.344 ns ( 69.70 % ) " "Info: Total interconnect delay = 5.344 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.302 ns + Longest register pin " "Info: + Longest register to pin delay is 7.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 1 REG LCFF_X55_Y28_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y28_N3; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.650 ns) + CELL(2.652 ns) 7.302 ns DBUS\[2\] 2 PIN PIN_H1 0 " "Info: 2: + IC(4.650 ns) + CELL(2.652 ns) = 7.302 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'DBUS\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] DBUS[2] } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 64 1704 1880 80 "DBUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 36.32 % ) " "Info: Total cell delay = 2.652 ns ( 36.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.650 ns ( 63.68 % ) " "Info: Total interconnect delay = 4.650 ns ( 63.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] DBUS[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] {} DBUS[2] {} } { 0.000ns 4.650ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] DBUS[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] {} DBUS[2] {} } { 0.000ns 4.650ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR oSEG\[4\] 13.025 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"oSEG\[4\]\" is 13.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLR 1 CLK PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; CLK Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 176 56 224 192 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.420 ns) 2.416 ns Controller:inst1\|inst2~head_lut 2 COMB LCCOMB_X64_Y26_N4 21 " "Info: 2: + IC(0.997 ns) + CELL(0.420 ns) = 2.416 ns; Loc. = LCCOMB_X64_Y26_N4; Fanout = 21; COMB Node = 'Controller:inst1\|inst2~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { CLR Controller:inst1|inst2~head_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.438 ns) 3.688 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|1~0 3 COMB LCCOMB_X63_Y25_N24 2 " "Info: 3: + IC(0.834 ns) + CELL(0.438 ns) = 3.688 ns; Loc. = LCCOMB_X63_Y25_N24; Fanout = 2; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.416 ns) 4.553 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|1~1 4 COMB LCCOMB_X62_Y25_N6 1 " "Info: 4: + IC(0.449 ns) + CELL(0.416 ns) = 4.553 ns; Loc. = LCCOMB_X62_Y25_N6; Fanout = 1; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 4.942 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|45 5 COMB LCCOMB_X62_Y25_N10 8 " "Info: 5: + IC(0.239 ns) + CELL(0.150 ns) = 4.942 ns; Loc. = LCCOMB_X62_Y25_N10; Fanout = 8; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.416 ns) 6.375 ns SEG7_LUT:inst8\|WideOr2~0 6 COMB LCCOMB_X64_Y26_N8 1 " "Info: 6: + IC(1.017 ns) + CELL(0.416 ns) = 6.375 ns; Loc. = LCCOMB_X64_Y26_N8; Fanout = 1; COMB Node = 'SEG7_LUT:inst8\|WideOr2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { datapath2:inst|Athristis:inst2|7483:inst16|45 SEG7_LUT:inst8|WideOr2~0 } "NODE_NAME" } } { "seg7_lut.v" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/seg7_lut.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.852 ns) + CELL(2.798 ns) 13.025 ns oSEG\[4\] 7 PIN PIN_B11 0 " "Info: 7: + IC(3.852 ns) + CELL(2.798 ns) = 13.025 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'oSEG\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.650 ns" { SEG7_LUT:inst8|WideOr2~0 oSEG[4] } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 480 1152 1328 496 "oSEG\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.637 ns ( 43.28 % ) " "Info: Total cell delay = 5.637 ns ( 43.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.388 ns ( 56.72 % ) " "Info: Total interconnect delay = 7.388 ns ( 56.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.025 ns" { CLR Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 SEG7_LUT:inst8|WideOr2~0 oSEG[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.025 ns" { CLR {} CLR~combout {} Controller:inst1|inst2~head_lut {} datapath2:inst|Athristis:inst2|7483:inst16|1~0 {} datapath2:inst|Athristis:inst2|7483:inst16|1~1 {} datapath2:inst|Athristis:inst2|7483:inst16|45 {} SEG7_LUT:inst8|WideOr2~0 {} oSEG[4] {} } { 0.000ns 0.000ns 0.997ns 0.834ns 0.449ns 0.239ns 1.017ns 3.852ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.416ns 0.150ns 0.416ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\] PRST CLK50 4.617 ns register " "Info: th for register \"newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\]\" (data pin = \"PRST\", clock pin = \"CLK50\") is 4.617 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 7.665 ns + Longest register " "Info: + Longest clock path from clock \"CLK50\" to destination register is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.787 ns) 4.232 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X53_Y28_N31 2 " "Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 6.137 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 7.665 ns newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\] 4 REG LCFF_X53_Y28_N29 11 " "Info: 4: + IC(0.991 ns) + CELL(0.537 ns) = 7.665 ns; Loc. = LCFF_X53_Y28_N29; Fanout = 11; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.31 % ) " "Info: Total cell delay = 2.323 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.342 ns ( 69.69 % ) " "Info: Total interconnect delay = 5.342 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.991ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.314 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PRST 1 CLK PIN_N26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 13; CLK Node = 'PRST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRST } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 112 56 224 128 "PRST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.660 ns) 3.314 ns newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\] 2 REG LCFF_X53_Y28_N29 11 " "Info: 2: + IC(1.655 ns) + CELL(0.660 ns) = 3.314 ns; Loc. = LCFF_X53_Y28_N29; Fanout = 11; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { PRST newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 50.06 % ) " "Info: Total cell delay = 1.659 ns ( 50.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.655 ns ( 49.94 % ) " "Info: Total interconnect delay = 1.655 ns ( 49.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { PRST newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { PRST {} PRST~combout {} newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.655ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.991ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { PRST newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { PRST {} PRST~combout {} newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.655ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 16:00:34 2019 " "Info: Processing ended: Mon May 06 16:00:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
