Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 18:58:33 2025
| Host         : DESKTOP-J6QLH0T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file YAHTZEE_control_sets_placed.rpt
| Design       : YAHTZEE
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |              63 |           27 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |              41 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------+-------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |   Enable Signal  |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              |                  | fsm/FSM_sequential_etapa[3]_i_2_n_0 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG              | fsm/letras0      |                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG              | fsm/tirar_dados0 |                                     |                3 |              5 |         1.67 |
|  display/HZ1/CLK_TEMP_reg_0 | fsm/E[0]         |                                     |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG              |                  |                                     |                8 |             14 |         1.75 |
|  display/HZ1/CLK_TEMP_reg_0 |                  | fsm/intermitente                    |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG              | reset_IBUF       |                                     |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG              |                  | display/HZ1/CONTADOR0               |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG              |                  | reset_IBUF                          |               16 |             44 |         2.75 |
+-----------------------------+------------------+-------------------------------------+------------------+----------------+--------------+


