{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 00:49:07 2016 " "Info: Processing started: Tue Dec 13 00:49:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lap8_pre -c lap8_pre --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lap8_pre -c lap8_pre --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q\[1\]~reg0 ADDR\[0\] CLK 9.546 ns register " "Info: tsu for register \"Q\[1\]~reg0\" (data pin = \"ADDR\[0\]\", clock pin = \"CLK\") is 9.546 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.921 ns + Longest pin register " "Info: + Longest pin to register delay is 11.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ADDR\[0\] 1 PIN PIN_40 52 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_40; Fanout = 52; PIN Node = 'ADDR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.592 ns) + CELL(0.420 ns) 7.862 ns Mux5~7 2 COMB LCCOMB_X24_Y7_N30 1 " "Info: 2: + IC(6.592 ns) + CELL(0.420 ns) = 7.862 ns; Loc. = LCCOMB_X24_Y7_N30; Fanout = 1; COMB Node = 'Mux5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { ADDR[0] Mux5~7 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.415 ns) 8.526 ns Mux5~9 3 COMB LCCOMB_X24_Y7_N18 1 " "Info: 3: + IC(0.249 ns) + CELL(0.415 ns) = 8.526 ns; Loc. = LCCOMB_X24_Y7_N18; Fanout = 1; COMB Node = 'Mux5~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { Mux5~7 Mux5~9 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.438 ns) 10.733 ns Mux5~11 4 COMB LCCOMB_X9_Y6_N30 1 " "Info: 4: + IC(1.769 ns) + CELL(0.438 ns) = 10.733 ns; Loc. = LCCOMB_X9_Y6_N30; Fanout = 1; COMB Node = 'Mux5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { Mux5~9 Mux5~11 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 11.132 ns Mux5~18 5 COMB LCCOMB_X9_Y6_N18 1 " "Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 11.132 ns; Loc. = LCCOMB_X9_Y6_N18; Fanout = 1; COMB Node = 'Mux5~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Mux5~11 Mux5~18 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.275 ns) 11.837 ns Mux5~25 6 COMB LCCOMB_X9_Y6_N16 1 " "Info: 6: + IC(0.430 ns) + CELL(0.275 ns) = 11.837 ns; Loc. = LCCOMB_X9_Y6_N16; Fanout = 1; COMB Node = 'Mux5~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Mux5~18 Mux5~25 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.921 ns Q\[1\]~reg0 7 REG LCFF_X9_Y6_N17 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 11.921 ns; Loc. = LCFF_X9_Y6_N17; Fanout = 1; REG Node = 'Q\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux5~25 Q[1]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 22.08 % ) " "Info: Total cell delay = 2.632 ns ( 22.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.289 ns ( 77.92 % ) " "Info: Total interconnect delay = 9.289 ns ( 77.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.921 ns" { ADDR[0] Mux5~7 Mux5~9 Mux5~11 Mux5~18 Mux5~25 Q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.921 ns" { ADDR[0] {} ADDR[0]~combout {} Mux5~7 {} Mux5~9 {} Mux5~11 {} Mux5~18 {} Mux5~25 {} Q[1]~reg0 {} } { 0.000ns 0.000ns 6.592ns 0.249ns 1.769ns 0.249ns 0.430ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.415ns 0.438ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.339 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.537 ns) 2.339 ns Q\[1\]~reg0 3 REG LCFF_X9_Y6_N17 1 " "Info: 3: + IC(0.691 ns) + CELL(0.537 ns) = 2.339 ns; Loc. = LCFF_X9_Y6_N17; Fanout = 1; REG Node = 'Q\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { CLK~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.24 % ) " "Info: Total cell delay = 1.526 ns ( 65.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.813 ns ( 34.76 % ) " "Info: Total interconnect delay = 0.813 ns ( 34.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { CLK CLK~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.691ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.921 ns" { ADDR[0] Mux5~7 Mux5~9 Mux5~11 Mux5~18 Mux5~25 Q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.921 ns" { ADDR[0] {} ADDR[0]~combout {} Mux5~7 {} Mux5~9 {} Mux5~11 {} Mux5~18 {} Mux5~25 {} Q[1]~reg0 {} } { 0.000ns 0.000ns 6.592ns 0.249ns 1.769ns 0.249ns 0.430ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.415ns 0.438ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { CLK CLK~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.691ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q\[0\] Q\[0\]~reg0 7.375 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\[0\]\" through register \"Q\[0\]~reg0\" is 7.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.364 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.537 ns) 2.364 ns Q\[0\]~reg0 3 REG LCFF_X24_Y8_N25 1 " "Info: 3: + IC(0.716 ns) + CELL(0.537 ns) = 2.364 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 1; REG Node = 'Q\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { CLK~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.55 % ) " "Info: Total cell delay = 1.526 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.838 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { CLK CLK~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.364 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.761 ns + Longest register pin " "Info: + Longest register to pin delay is 4.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[0\]~reg0 1 REG LCFF_X24_Y8_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 1; REG Node = 'Q\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[0]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(2.798 ns) 4.761 ns Q\[0\] 2 PIN PIN_51 0 " "Info: 2: + IC(1.963 ns) + CELL(2.798 ns) = 4.761 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { Q[0]~reg0 Q[0] } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 58.77 % ) " "Info: Total cell delay = 2.798 ns ( 58.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.963 ns ( 41.23 % ) " "Info: Total interconnect delay = 1.963 ns ( 41.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { Q[0]~reg0 Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { Q[0]~reg0 {} Q[0] {} } { 0.000ns 1.963ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { CLK CLK~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.364 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { Q[0]~reg0 Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { Q[0]~reg0 {} Q[0] {} } { 0.000ns 1.963ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q\[0\]~reg0 ENA CLK 0.131 ns register " "Info: th for register \"Q\[0\]~reg0\" (data pin = \"ENA\", clock pin = \"CLK\") is 0.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.364 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.537 ns) 2.364 ns Q\[0\]~reg0 3 REG LCFF_X24_Y8_N25 1 " "Info: 3: + IC(0.716 ns) + CELL(0.537 ns) = 2.364 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 1; REG Node = 'Q\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { CLK~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.55 % ) " "Info: Total cell delay = 1.526 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.838 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { CLK CLK~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.364 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.499 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ENA 1 PIN PIN_89 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_89; Fanout = 8; PIN Node = 'ENA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.660 ns) 2.499 ns Q\[0\]~reg0 2 REG LCFF_X24_Y8_N25 1 " "Info: 2: + IC(0.840 ns) + CELL(0.660 ns) = 2.499 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 1; REG Node = 'Q\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { ENA Q[0]~reg0 } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/Kareen/Desktop/HomeWork/lab1_electrical/week8/SinTableTC.vhd" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 66.39 % ) " "Info: Total cell delay = 1.659 ns ( 66.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.840 ns ( 33.61 % ) " "Info: Total interconnect delay = 0.840 ns ( 33.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { ENA Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { ENA {} ENA~combout {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.840ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { CLK CLK~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.364 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { ENA Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { ENA {} ENA~combout {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.840ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 00:49:08 2016 " "Info: Processing ended: Tue Dec 13 00:49:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
