// Seed: 2736899987
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd31
) (
    _id_1,
    id_2[id_1 :-1],
    id_3,
    id_4
);
  output wire id_4;
  output reg id_3;
  output logic [7:0] id_2;
  input wire _id_1;
  wire [id_1 : -1] id_5;
  always id_3 = id_1;
  assign #id_6 id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input wire id_1,
    output supply1 id_2,
    input wand id_3,
    output tri id_4
);
  wire [1 : -1] id_6, id_7;
  bit   id_8;
  logic id_9;
  wire  id_10;
  always_ff id_9 = id_7;
  always_comb id_8 <= -1'b0 << 1'd0;
  module_0 modCall_1 ();
  int id_11;
  ;
  assign id_4 = 1'b0;
endmodule
