
MotorController_2018.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000030  00800100  00001eae  00001f42  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001eae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000246  00800130  00800130  00001f72  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001f72  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001fd0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000480  00000000  00000000  00002010  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004f3a  00000000  00000000  00002490  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001942  00000000  00000000  000073ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000257d  00000000  00000000  00008d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000e00  00000000  00000000  0000b28c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001562  00000000  00000000  0000c08c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003b68  00000000  00000000  0000d5ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003c0  00000000  00000000  00011156  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	51 c0       	rjmp	.+162    	; 0xa4 <__ctors_end>
       2:	00 00       	nop
       4:	6d c0       	rjmp	.+218    	; 0xe0 <__bad_interrupt>
       6:	00 00       	nop
       8:	6b c0       	rjmp	.+214    	; 0xe0 <__bad_interrupt>
       a:	00 00       	nop
       c:	69 c0       	rjmp	.+210    	; 0xe0 <__bad_interrupt>
       e:	00 00       	nop
      10:	67 c0       	rjmp	.+206    	; 0xe0 <__bad_interrupt>
      12:	00 00       	nop
      14:	65 c0       	rjmp	.+202    	; 0xe0 <__bad_interrupt>
      16:	00 00       	nop
      18:	fc c5       	rjmp	.+3064   	; 0xc12 <__vector_6>
      1a:	00 00       	nop
      1c:	61 c0       	rjmp	.+194    	; 0xe0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	5f c0       	rjmp	.+190    	; 0xe0 <__bad_interrupt>
      22:	00 00       	nop
      24:	5d c0       	rjmp	.+186    	; 0xe0 <__bad_interrupt>
      26:	00 00       	nop
      28:	5b c0       	rjmp	.+182    	; 0xe0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	59 c0       	rjmp	.+178    	; 0xe0 <__bad_interrupt>
      2e:	00 00       	nop
      30:	96 c5       	rjmp	.+2860   	; 0xb5e <__vector_12>
      32:	00 00       	nop
      34:	55 c0       	rjmp	.+170    	; 0xe0 <__bad_interrupt>
      36:	00 00       	nop
      38:	53 c0       	rjmp	.+166    	; 0xe0 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	51 c0       	rjmp	.+162    	; 0xe0 <__bad_interrupt>
      3e:	00 00       	nop
      40:	2d c5       	rjmp	.+2650   	; 0xa9c <__vector_16>
      42:	00 00       	nop
      44:	0c 94 0b 0a 	jmp	0x1416	; 0x1416 <__vector_17>
      48:	5a c7       	rjmp	.+3764   	; 0xefe <__vector_18>
      4a:	00 00       	nop
      4c:	49 c0       	rjmp	.+146    	; 0xe0 <__bad_interrupt>
      4e:	00 00       	nop
      50:	47 c0       	rjmp	.+142    	; 0xe0 <__bad_interrupt>
      52:	00 00       	nop
      54:	5a c4       	rjmp	.+2228   	; 0x90a <__vector_21>
      56:	00 00       	nop
      58:	3a c4       	rjmp	.+2164   	; 0x8ce <__vector_22>
      5a:	00 00       	nop
      5c:	41 c0       	rjmp	.+130    	; 0xe0 <__bad_interrupt>
      5e:	00 00       	nop
      60:	3f c0       	rjmp	.+126    	; 0xe0 <__bad_interrupt>
      62:	00 00       	nop
      64:	3d c0       	rjmp	.+122    	; 0xe0 <__bad_interrupt>
      66:	00 00       	nop
      68:	3b c0       	rjmp	.+118    	; 0xe0 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	39 c0       	rjmp	.+114    	; 0xe0 <__bad_interrupt>
      6e:	00 00       	nop
      70:	37 c0       	rjmp	.+110    	; 0xe0 <__bad_interrupt>
      72:	00 00       	nop
      74:	35 c0       	rjmp	.+106    	; 0xe0 <__bad_interrupt>
      76:	00 00       	nop
      78:	33 c0       	rjmp	.+102    	; 0xe0 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	31 c0       	rjmp	.+98     	; 0xe0 <__bad_interrupt>
      7e:	00 00       	nop
      80:	7d c4       	rjmp	.+2298   	; 0x97c <__vector_32>
      82:	00 00       	nop
      84:	5d c4       	rjmp	.+2234   	; 0x940 <__vector_33>
      86:	00 00       	nop
      88:	2b c0       	rjmp	.+86     	; 0xe0 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	29 c0       	rjmp	.+82     	; 0xe0 <__bad_interrupt>
      8e:	00 00       	nop
      90:	27 c0       	rjmp	.+78     	; 0xe0 <__bad_interrupt>
      92:	00 00       	nop
      94:	51 07       	cpc	r21, r17
      96:	56 07       	cpc	r21, r22
      98:	5c 07       	cpc	r21, r28
      9a:	62 07       	cpc	r22, r18
      9c:	68 07       	cpc	r22, r24
      9e:	6d 07       	cpc	r22, r29
      a0:	73 07       	cpc	r23, r19
      a2:	79 07       	cpc	r23, r25

000000a4 <__ctors_end>:
      a4:	11 24       	eor	r1, r1
      a6:	1f be       	out	0x3f, r1	; 63
      a8:	cf ef       	ldi	r28, 0xFF	; 255
      aa:	d0 e1       	ldi	r29, 0x10	; 16
      ac:	de bf       	out	0x3e, r29	; 62
      ae:	cd bf       	out	0x3d, r28	; 61

000000b0 <__do_copy_data>:
      b0:	11 e0       	ldi	r17, 0x01	; 1
      b2:	a0 e0       	ldi	r26, 0x00	; 0
      b4:	b1 e0       	ldi	r27, 0x01	; 1
      b6:	ee ea       	ldi	r30, 0xAE	; 174
      b8:	fe e1       	ldi	r31, 0x1E	; 30
      ba:	00 e0       	ldi	r16, 0x00	; 0
      bc:	0b bf       	out	0x3b, r16	; 59
      be:	02 c0       	rjmp	.+4      	; 0xc4 <__do_copy_data+0x14>
      c0:	07 90       	elpm	r0, Z+
      c2:	0d 92       	st	X+, r0
      c4:	a0 33       	cpi	r26, 0x30	; 48
      c6:	b1 07       	cpc	r27, r17
      c8:	d9 f7       	brne	.-10     	; 0xc0 <__do_copy_data+0x10>

000000ca <__do_clear_bss>:
      ca:	23 e0       	ldi	r18, 0x03	; 3
      cc:	a0 e3       	ldi	r26, 0x30	; 48
      ce:	b1 e0       	ldi	r27, 0x01	; 1
      d0:	01 c0       	rjmp	.+2      	; 0xd4 <.do_clear_bss_start>

000000d2 <.do_clear_bss_loop>:
      d2:	1d 92       	st	X+, r1

000000d4 <.do_clear_bss_start>:
      d4:	a6 37       	cpi	r26, 0x76	; 118
      d6:	b2 07       	cpc	r27, r18
      d8:	e1 f7       	brne	.-8      	; 0xd2 <.do_clear_bss_loop>
      da:	92 d4       	rcall	.+2340   	; 0xa00 <main>
      dc:	0c 94 55 0f 	jmp	0x1eaa	; 0x1eaa <_exit>

000000e0 <__bad_interrupt>:
      e0:	8f cf       	rjmp	.-226    	; 0x0 <__vectors>

000000e2 <reset_I>:

static bool b_saturation = false;

void reset_I(void)
{
	f32_Integrator = 0;
      e2:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <f32_Integrator>
      e6:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <f32_Integrator+0x1>
      ea:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <f32_Integrator+0x2>
      ee:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <f32_Integrator+0x3>
      f2:	08 95       	ret

000000f4 <controller>:
}

void controller(float f32_current_cmd, float f32_prev_current, uint8_t * u8_duty){
      f4:	4f 92       	push	r4
      f6:	5f 92       	push	r5
      f8:	6f 92       	push	r6
      fa:	7f 92       	push	r7
      fc:	8f 92       	push	r8
      fe:	9f 92       	push	r9
     100:	af 92       	push	r10
     102:	bf 92       	push	r11
     104:	cf 92       	push	r12
     106:	df 92       	push	r13
     108:	ef 92       	push	r14
     10a:	ff 92       	push	r15
     10c:	0f 93       	push	r16
     10e:	1f 93       	push	r17
     110:	cf 93       	push	r28
     112:	df 93       	push	r29
     114:	4b 01       	movw	r8, r22
     116:	5c 01       	movw	r10, r24
     118:	29 01       	movw	r4, r18
     11a:	3a 01       	movw	r6, r20

	if (f32_DutyCycleCmd >= 95 || f32_DutyCycleCmd <= 50)
     11c:	c0 90 00 01 	lds	r12, 0x0100	; 0x800100 <__data_start>
     120:	d0 90 01 01 	lds	r13, 0x0101	; 0x800101 <__data_start+0x1>
     124:	e0 90 02 01 	lds	r14, 0x0102	; 0x800102 <__data_start+0x2>
     128:	f0 90 03 01 	lds	r15, 0x0103	; 0x800103 <__data_start+0x3>
     12c:	20 e0       	ldi	r18, 0x00	; 0
     12e:	30 e0       	ldi	r19, 0x00	; 0
     130:	4e eb       	ldi	r20, 0xBE	; 190
     132:	52 e4       	ldi	r21, 0x42	; 66
     134:	c7 01       	movw	r24, r14
     136:	b6 01       	movw	r22, r12
     138:	0e 94 fb 0b 	call	0x17f6	; 0x17f6 <__gesf2>
     13c:	88 23       	and	r24, r24
     13e:	54 f4       	brge	.+20     	; 0x154 <controller+0x60>
     140:	20 e0       	ldi	r18, 0x00	; 0
     142:	30 e0       	ldi	r19, 0x00	; 0
     144:	48 e4       	ldi	r20, 0x48	; 72
     146:	52 e4       	ldi	r21, 0x42	; 66
     148:	c7 01       	movw	r24, r14
     14a:	b6 01       	movw	r22, r12
     14c:	0e 94 ac 0a 	call	0x1558	; 0x1558 <__cmpsf2>
     150:	18 16       	cp	r1, r24
     152:	24 f0       	brlt	.+8      	; 0x15c <controller+0x68>
	{
		b_saturation = true ;
     154:	81 e0       	ldi	r24, 0x01	; 1
     156:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <__data_end>
     15a:	02 c0       	rjmp	.+4      	; 0x160 <controller+0x6c>
		} else {
		b_saturation = false;
     15c:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <__data_end>
	}
	
	f32_CurrentDelta = (f32_current_cmd-f32_prev_current)	;
     160:	a3 01       	movw	r20, r6
     162:	92 01       	movw	r18, r4
     164:	c5 01       	movw	r24, r10
     166:	b4 01       	movw	r22, r8
     168:	0e 94 47 0a 	call	0x148e	; 0x148e <__subsf3>
     16c:	6b 01       	movw	r12, r22
     16e:	7c 01       	movw	r14, r24
     170:	60 93 31 01 	sts	0x0131, r22	; 0x800131 <f32_CurrentDelta>
     174:	70 93 32 01 	sts	0x0132, r23	; 0x800132 <f32_CurrentDelta+0x1>
     178:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <f32_CurrentDelta+0x2>
     17c:	90 93 34 01 	sts	0x0134, r25	; 0x800134 <f32_CurrentDelta+0x3>
	
	if (!b_saturation) // prevents over integration of an error that cannot be dealt with (because the duty cycle reaches a limit) intgral windup protection
     180:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <__data_end>
     184:	81 11       	cpse	r24, r1
     186:	1c c0       	rjmp	.+56     	; 0x1c0 <controller+0xcc>
	{
		f32_Integrator+=f32_CurrentDelta*TimeStep ;
     188:	2a e0       	ldi	r18, 0x0A	; 10
     18a:	37 ed       	ldi	r19, 0xD7	; 215
     18c:	43 e2       	ldi	r20, 0x23	; 35
     18e:	5c e3       	ldi	r21, 0x3C	; 60
     190:	c7 01       	movw	r24, r14
     192:	b6 01       	movw	r22, r12
     194:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <__mulsf3>
     198:	9b 01       	movw	r18, r22
     19a:	ac 01       	movw	r20, r24
     19c:	60 91 35 01 	lds	r22, 0x0135	; 0x800135 <f32_Integrator>
     1a0:	70 91 36 01 	lds	r23, 0x0136	; 0x800136 <f32_Integrator+0x1>
     1a4:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <f32_Integrator+0x2>
     1a8:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <f32_Integrator+0x3>
     1ac:	0e 94 48 0a 	call	0x1490	; 0x1490 <__addsf3>
     1b0:	60 93 35 01 	sts	0x0135, r22	; 0x800135 <f32_Integrator>
     1b4:	70 93 36 01 	sts	0x0136, r23	; 0x800136 <f32_Integrator+0x1>
     1b8:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <f32_Integrator+0x2>
     1bc:	90 93 38 01 	sts	0x0138, r25	; 0x800138 <f32_Integrator+0x3>
	}
	
	f32_DutyCycleCmd=Kp*f32_CurrentDelta+f32_Integrator*Ki ;
	f32_DutyCycleCmd=f32_DutyCycleCmd+50.0 ;
     1c0:	23 e3       	ldi	r18, 0x33	; 51
     1c2:	33 e3       	ldi	r19, 0x33	; 51
     1c4:	43 e7       	ldi	r20, 0x73	; 115
     1c6:	52 e4       	ldi	r21, 0x42	; 66
     1c8:	60 91 35 01 	lds	r22, 0x0135	; 0x800135 <f32_Integrator>
     1cc:	70 91 36 01 	lds	r23, 0x0136	; 0x800136 <f32_Integrator+0x1>
     1d0:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <f32_Integrator+0x2>
     1d4:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <f32_Integrator+0x3>
     1d8:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <__mulsf3>
     1dc:	4b 01       	movw	r8, r22
     1de:	5c 01       	movw	r10, r24
     1e0:	29 ef       	ldi	r18, 0xF9	; 249
     1e2:	3f e0       	ldi	r19, 0x0F	; 15
     1e4:	49 e7       	ldi	r20, 0x79	; 121
     1e6:	5f e3       	ldi	r21, 0x3F	; 63
     1e8:	c7 01       	movw	r24, r14
     1ea:	b6 01       	movw	r22, r12
     1ec:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <__mulsf3>
     1f0:	9b 01       	movw	r18, r22
     1f2:	ac 01       	movw	r20, r24
     1f4:	c5 01       	movw	r24, r10
     1f6:	b4 01       	movw	r22, r8
     1f8:	0e 94 48 0a 	call	0x1490	; 0x1490 <__addsf3>
     1fc:	20 e0       	ldi	r18, 0x00	; 0
     1fe:	30 e0       	ldi	r19, 0x00	; 0
     200:	48 e4       	ldi	r20, 0x48	; 72
     202:	52 e4       	ldi	r21, 0x42	; 66
     204:	0e 94 48 0a 	call	0x1490	; 0x1490 <__addsf3>
     208:	6b 01       	movw	r12, r22
     20a:	7c 01       	movw	r14, r24
     20c:	60 93 00 01 	sts	0x0100, r22	; 0x800100 <__data_start>
     210:	70 93 01 01 	sts	0x0101, r23	; 0x800101 <__data_start+0x1>
     214:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_start+0x2>
     218:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <__data_start+0x3>
	
	//bounding of duty cycle for well function of bootstrap capacitors
	if (f32_DutyCycleCmd > 95)
     21c:	20 e0       	ldi	r18, 0x00	; 0
     21e:	30 e0       	ldi	r19, 0x00	; 0
     220:	4e eb       	ldi	r20, 0xBE	; 190
     222:	52 e4       	ldi	r21, 0x42	; 66
     224:	0e 94 fb 0b 	call	0x17f6	; 0x17f6 <__gesf2>
     228:	18 16       	cp	r1, r24
     22a:	6c f4       	brge	.+26     	; 0x246 <controller+0x152>
	{
		f32_DutyCycleCmd = 95;
     22c:	80 e0       	ldi	r24, 0x00	; 0
     22e:	90 e0       	ldi	r25, 0x00	; 0
     230:	ae eb       	ldi	r26, 0xBE	; 190
     232:	b2 e4       	ldi	r27, 0x42	; 66
     234:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     238:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     23c:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__data_start+0x2>
     240:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__data_start+0x3>
     244:	16 c0       	rjmp	.+44     	; 0x272 <controller+0x17e>
	}
	
	if (f32_DutyCycleCmd < 50)
     246:	20 e0       	ldi	r18, 0x00	; 0
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	48 e4       	ldi	r20, 0x48	; 72
     24c:	52 e4       	ldi	r21, 0x42	; 66
     24e:	c7 01       	movw	r24, r14
     250:	b6 01       	movw	r22, r12
     252:	0e 94 ac 0a 	call	0x1558	; 0x1558 <__cmpsf2>
     256:	88 23       	and	r24, r24
     258:	64 f4       	brge	.+24     	; 0x272 <controller+0x17e>
	{
		f32_DutyCycleCmd = 50;
     25a:	80 e0       	ldi	r24, 0x00	; 0
     25c:	90 e0       	ldi	r25, 0x00	; 0
     25e:	a8 e4       	ldi	r26, 0x48	; 72
     260:	b2 e4       	ldi	r27, 0x42	; 66
     262:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     266:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     26a:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__data_start+0x2>
     26e:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__data_start+0x3>
	}
	
	OCR3A = (int)((f32_DutyCycleCmd/100.0)*ICR3) ; //PWM_PE3 (non inverted)
     272:	c0 91 96 00 	lds	r28, 0x0096	; 0x800096 <__TEXT_REGION_LENGTH__+0x7e0096>
     276:	d0 91 97 00 	lds	r29, 0x0097	; 0x800097 <__TEXT_REGION_LENGTH__+0x7e0097>
     27a:	20 e0       	ldi	r18, 0x00	; 0
     27c:	30 e0       	ldi	r19, 0x00	; 0
     27e:	48 ec       	ldi	r20, 0xC8	; 200
     280:	52 e4       	ldi	r21, 0x42	; 66
     282:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__data_start>
     286:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <__data_start+0x1>
     28a:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_start+0x2>
     28e:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <__data_start+0x3>
     292:	0e 94 b0 0a 	call	0x1560	; 0x1560 <__divsf3>
     296:	6b 01       	movw	r12, r22
     298:	7c 01       	movw	r14, r24
     29a:	be 01       	movw	r22, r28
     29c:	80 e0       	ldi	r24, 0x00	; 0
     29e:	90 e0       	ldi	r25, 0x00	; 0
     2a0:	0e 94 49 0b 	call	0x1692	; 0x1692 <__floatunsisf>
     2a4:	9b 01       	movw	r18, r22
     2a6:	ac 01       	movw	r20, r24
     2a8:	c7 01       	movw	r24, r14
     2aa:	b6 01       	movw	r22, r12
     2ac:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <__mulsf3>
     2b0:	0e 94 18 0b 	call	0x1630	; 0x1630 <__fixsfsi>
     2b4:	e8 e9       	ldi	r30, 0x98	; 152
     2b6:	f0 e0       	ldi	r31, 0x00	; 0
     2b8:	71 83       	std	Z+1, r23	; 0x01
     2ba:	60 83       	st	Z, r22
	OCR3B = OCR3A ; //PWM_PE4 (inverted)
     2bc:	80 81       	ld	r24, Z
     2be:	91 81       	ldd	r25, Z+1	; 0x01
     2c0:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     2c4:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	
	*u8_duty = (uint16_t)f32_DutyCycleCmd ;
     2c8:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__data_start>
     2cc:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <__data_start+0x1>
     2d0:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_start+0x2>
     2d4:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <__data_start+0x3>
     2d8:	0e 94 1d 0b 	call	0x163a	; 0x163a <__fixunssfsi>
     2dc:	f8 01       	movw	r30, r16
     2de:	60 83       	st	Z, r22
}
     2e0:	df 91       	pop	r29
     2e2:	cf 91       	pop	r28
     2e4:	1f 91       	pop	r17
     2e6:	0f 91       	pop	r16
     2e8:	ff 90       	pop	r15
     2ea:	ef 90       	pop	r14
     2ec:	df 90       	pop	r13
     2ee:	cf 90       	pop	r12
     2f0:	bf 90       	pop	r11
     2f2:	af 90       	pop	r10
     2f4:	9f 90       	pop	r9
     2f6:	8f 90       	pop	r8
     2f8:	7f 90       	pop	r7
     2fa:	6f 90       	pop	r6
     2fc:	5f 90       	pop	r5
     2fe:	4f 90       	pop	r4
     300:	08 95       	ret

00000302 <drivers_init>:

void drivers_init()
{
	DDRB |= (1 << PB4) ;
     302:	24 9a       	sbi	0x04, 4	; 4
     304:	08 95       	ret

00000306 <drivers>:
}

void drivers(uint8_t b_state)
{
	if (b_state)
     306:	88 23       	and	r24, r24
     308:	11 f0       	breq	.+4      	; 0x30e <drivers+0x8>
	{
		PORTB |= (1 << PB4) ;
     30a:	2c 9a       	sbi	0x05, 4	; 5
     30c:	08 95       	ret
	}else{
		PORTB &= ~(1 << PB4) ;
     30e:	2c 98       	cbi	0x05, 4	; 5
     310:	08 95       	ret

00000312 <manage_motor>:
	}
}

void manage_motor(ModuleValues_t * vals)
{
     312:	cf 92       	push	r12
     314:	df 92       	push	r13
     316:	ef 92       	push	r14
     318:	ff 92       	push	r15
     31a:	0f 93       	push	r16
     31c:	1f 93       	push	r17
     31e:	cf 93       	push	r28
     320:	df 93       	push	r29
     322:	ec 01       	movw	r28, r24
		if (vals->f32_batt_volt > 15.0) //if motor controller card powered
     324:	20 e0       	ldi	r18, 0x00	; 0
     326:	30 e0       	ldi	r19, 0x00	; 0
     328:	40 e7       	ldi	r20, 0x70	; 112
     32a:	51 e4       	ldi	r21, 0x41	; 65
     32c:	68 85       	ldd	r22, Y+8	; 0x08
     32e:	79 85       	ldd	r23, Y+9	; 0x09
     330:	8a 85       	ldd	r24, Y+10	; 0x0a
     332:	9b 85       	ldd	r25, Y+11	; 0x0b
     334:	0e 94 fb 0b 	call	0x17f6	; 0x17f6 <__gesf2>
     338:	18 16       	cp	r1, r24
     33a:	0c f0       	brlt	.+2      	; 0x33e <manage_motor+0x2c>
     33c:	46 c0       	rjmp	.+140    	; 0x3ca <manage_motor+0xb8>
	{
		if (vals->motor_status == BRAKE)
     33e:	8e 89       	ldd	r24, Y+22	; 0x16
     340:	82 30       	cpi	r24, 0x02	; 2
     342:	d9 f4       	brne	.+54     	; 0x37a <manage_motor+0x68>
		{
			vals->u16_watchdog = WATCHDOG_RELOAD_VALUE ;
     344:	84 ef       	ldi	r24, 0xF4	; 244
     346:	91 e0       	ldi	r25, 0x01	; 1
     348:	9d 8b       	std	Y+21, r25	; 0x15
     34a:	8c 8b       	std	Y+20, r24	; 0x14
			drivers(1); //drivers turn on
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	db df       	rcall	.-74     	; 0x306 <drivers>
			controller(-vals->u8_throttle_cmd, vals->f32_motor_current,&vals->u8_duty_cycle);
     350:	c8 80       	ld	r12, Y
     352:	d9 80       	ldd	r13, Y+1	; 0x01
     354:	ea 80       	ldd	r14, Y+2	; 0x02
     356:	fb 80       	ldd	r15, Y+3	; 0x03
     358:	6a 89       	ldd	r22, Y+18	; 0x12
     35a:	70 e0       	ldi	r23, 0x00	; 0
     35c:	71 95       	neg	r23
     35e:	61 95       	neg	r22
     360:	71 09       	sbc	r23, r1
     362:	07 2e       	mov	r0, r23
     364:	00 0c       	add	r0, r0
     366:	88 0b       	sbc	r24, r24
     368:	99 0b       	sbc	r25, r25
     36a:	0e 94 4b 0b 	call	0x1696	; 0x1696 <__floatsisf>
     36e:	8e 01       	movw	r16, r28
     370:	0d 5e       	subi	r16, 0xED	; 237
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	a7 01       	movw	r20, r14
     376:	96 01       	movw	r18, r12
     378:	bd de       	rcall	.-646    	; 0xf4 <controller>
		}
	
		if (vals->motor_status == ACCEL)
     37a:	8e 89       	ldd	r24, Y+22	; 0x16
     37c:	81 30       	cpi	r24, 0x01	; 1
     37e:	b1 f4       	brne	.+44     	; 0x3ac <manage_motor+0x9a>
		{
			vals->u16_watchdog = WATCHDOG_RELOAD_VALUE ;
     380:	84 ef       	ldi	r24, 0xF4	; 244
     382:	91 e0       	ldi	r25, 0x01	; 1
     384:	9d 8b       	std	Y+21, r25	; 0x15
			drivers(1); //drivers turn on
     386:	8c 8b       	std	Y+20, r24	; 0x14
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	bd df       	rcall	.-134    	; 0x306 <drivers>
			controller(vals->u8_throttle_cmd, vals->f32_motor_current, &vals->u8_duty_cycle);
     38c:	c8 80       	ld	r12, Y
     38e:	d9 80       	ldd	r13, Y+1	; 0x01
     390:	ea 80       	ldd	r14, Y+2	; 0x02
     392:	fb 80       	ldd	r15, Y+3	; 0x03
     394:	6a 89       	ldd	r22, Y+18	; 0x12
     396:	70 e0       	ldi	r23, 0x00	; 0
     398:	80 e0       	ldi	r24, 0x00	; 0
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	0e 94 49 0b 	call	0x1692	; 0x1692 <__floatunsisf>
     3a0:	8e 01       	movw	r16, r28
     3a2:	0d 5e       	subi	r16, 0xED	; 237
     3a4:	1f 4f       	sbci	r17, 0xFF	; 255
     3a6:	a7 01       	movw	r20, r14
     3a8:	96 01       	movw	r18, r12
     3aa:	a4 de       	rcall	.-696    	; 0xf4 <controller>
		}
		if (vals->motor_status == IDLE)
     3ac:	8e 89       	ldd	r24, Y+22	; 0x16
     3ae:	81 11       	cpse	r24, r1
     3b0:	0f c0       	rjmp	.+30     	; 0x3d0 <manage_motor+0xbe>
				drivers(0);//drivers shutdown
				reset_I(); //reset integrator
			}else{
				vals->u16_watchdog -- ;
			}*/
			controller(0.0, vals->f32_motor_current,&vals->u8_duty_cycle);		
     3b2:	8e 01       	movw	r16, r28
     3b4:	0d 5e       	subi	r16, 0xED	; 237
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	28 81       	ld	r18, Y
     3ba:	39 81       	ldd	r19, Y+1	; 0x01
     3bc:	4a 81       	ldd	r20, Y+2	; 0x02
     3be:	5b 81       	ldd	r21, Y+3	; 0x03
     3c0:	60 e0       	ldi	r22, 0x00	; 0
     3c2:	70 e0       	ldi	r23, 0x00	; 0
     3c4:	cb 01       	movw	r24, r22
		}
	}else{
		drivers(0);//drivers shutdown
     3c6:	96 de       	rcall	.-724    	; 0xf4 <controller>
     3c8:	03 c0       	rjmp	.+6      	; 0x3d0 <manage_motor+0xbe>
     3ca:	80 e0       	ldi	r24, 0x00	; 0
		reset_I(); //reset integrator
     3cc:	9c df       	rcall	.-200    	; 0x306 <drivers>
     3ce:	89 de       	rcall	.-750    	; 0xe2 <reset_I>
	}
     3d0:	df 91       	pop	r29
     3d2:	cf 91       	pop	r28
     3d4:	1f 91       	pop	r17
     3d6:	0f 91       	pop	r16
     3d8:	ff 90       	pop	r15
     3da:	ef 90       	pop	r14
     3dc:	df 90       	pop	r13
     3de:	cf 90       	pop	r12
     3e0:	08 95       	ret

000003e2 <SPI_handler_0>:
static uint8_t u8_rxBuffer[3];

/////////////////////////  SPI  /////////////////////////

void SPI_handler_0(float * f32_motcurrent) // motor current
{
     3e2:	cf 93       	push	r28
     3e4:	df 93       	push	r29
     3e6:	ec 01       	movw	r28, r24
	Set_ADC_Channel_ext(0, u8_txBuffer);
     3e8:	6c e3       	ldi	r22, 0x3C	; 60
     3ea:	71 e0       	ldi	r23, 0x01	; 1
     3ec:	80 e0       	ldi	r24, 0x00	; 0
     3ee:	51 d5       	rcall	.+2722   	; 0xe92 <Set_ADC_Channel_ext>
	spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     3f0:	21 e0       	ldi	r18, 0x01	; 1
     3f2:	43 e0       	ldi	r20, 0x03	; 3
     3f4:	50 e0       	ldi	r21, 0x00	; 0
     3f6:	69 e3       	ldi	r22, 0x39	; 57
     3f8:	71 e0       	ldi	r23, 0x01	; 1
     3fa:	8c e3       	ldi	r24, 0x3C	; 60
     3fc:	91 e0       	ldi	r25, 0x01	; 1
     3fe:	e7 d7       	rcall	.+4046   	; 0x13ce <spi_trancieve>
	u8_rxBuffer[1]&= ~(0b111<<5);
     400:	e9 e3       	ldi	r30, 0x39	; 57
     402:	f1 e0       	ldi	r31, 0x01	; 1
     404:	61 81       	ldd	r22, Z+1	; 0x01
     406:	6f 71       	andi	r22, 0x1F	; 31
     408:	61 83       	std	Z+1, r22	; 0x01
	u16_ADC0_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
	
	handle_current_sensor(f32_motcurrent, u16_ADC0_reg);
     40a:	70 e0       	ldi	r23, 0x00	; 0
     40c:	76 2f       	mov	r23, r22
     40e:	66 27       	eor	r22, r22
     410:	82 81       	ldd	r24, Z+2	; 0x02
     412:	68 2b       	or	r22, r24
     414:	ce 01       	movw	r24, r28
     416:	14 d4       	rcall	.+2088   	; 0xc40 <handle_current_sensor>
}
     418:	df 91       	pop	r29
     41a:	cf 91       	pop	r28
     41c:	08 95       	ret

0000041e <SPI_handler_1>:

void SPI_handler_1(float * f32_batcurrent) // battery current
{
     41e:	cf 93       	push	r28
     420:	df 93       	push	r29
     422:	ec 01       	movw	r28, r24
	Set_ADC_Channel_ext(1, u8_txBuffer);
     424:	6c e3       	ldi	r22, 0x3C	; 60
     426:	71 e0       	ldi	r23, 0x01	; 1
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	33 d5       	rcall	.+2662   	; 0xe92 <Set_ADC_Channel_ext>
	spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     42c:	21 e0       	ldi	r18, 0x01	; 1
     42e:	43 e0       	ldi	r20, 0x03	; 3
     430:	50 e0       	ldi	r21, 0x00	; 0
     432:	69 e3       	ldi	r22, 0x39	; 57
     434:	71 e0       	ldi	r23, 0x01	; 1
     436:	8c e3       	ldi	r24, 0x3C	; 60
     438:	91 e0       	ldi	r25, 0x01	; 1
     43a:	c9 d7       	rcall	.+3986   	; 0x13ce <spi_trancieve>
	u8_rxBuffer[1]&= ~(0b111<<5);
     43c:	e9 e3       	ldi	r30, 0x39	; 57
     43e:	f1 e0       	ldi	r31, 0x01	; 1
     440:	61 81       	ldd	r22, Z+1	; 0x01
     442:	6f 71       	andi	r22, 0x1F	; 31
     444:	61 83       	std	Z+1, r22	; 0x01
	u16_ADC1_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
	
	handle_current_sensor(f32_batcurrent, u16_ADC1_reg);
     446:	70 e0       	ldi	r23, 0x00	; 0
     448:	76 2f       	mov	r23, r22
     44a:	66 27       	eor	r22, r22
     44c:	82 81       	ldd	r24, Z+2	; 0x02
     44e:	68 2b       	or	r22, r24
     450:	ce 01       	movw	r24, r28
     452:	f6 d3       	rcall	.+2028   	; 0xc40 <handle_current_sensor>
}
     454:	df 91       	pop	r29
     456:	cf 91       	pop	r28
     458:	08 95       	ret

0000045a <SPI_handler_2>:

void SPI_handler_2(float * f32_batvolt) //battery voltage
{
     45a:	cf 93       	push	r28
     45c:	df 93       	push	r29
     45e:	ec 01       	movw	r28, r24
	Set_ADC_Channel_ext(2, u8_txBuffer);
     460:	6c e3       	ldi	r22, 0x3C	; 60
     462:	71 e0       	ldi	r23, 0x01	; 1
     464:	82 e0       	ldi	r24, 0x02	; 2
     466:	15 d5       	rcall	.+2602   	; 0xe92 <Set_ADC_Channel_ext>
	spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     468:	21 e0       	ldi	r18, 0x01	; 1
     46a:	43 e0       	ldi	r20, 0x03	; 3
     46c:	50 e0       	ldi	r21, 0x00	; 0
     46e:	69 e3       	ldi	r22, 0x39	; 57
     470:	71 e0       	ldi	r23, 0x01	; 1
     472:	8c e3       	ldi	r24, 0x3C	; 60
     474:	91 e0       	ldi	r25, 0x01	; 1
     476:	ab d7       	rcall	.+3926   	; 0x13ce <spi_trancieve>
	u8_rxBuffer[1]&= ~(0b111<<5);
     478:	e9 e3       	ldi	r30, 0x39	; 57
     47a:	f1 e0       	ldi	r31, 0x01	; 1
     47c:	61 81       	ldd	r22, Z+1	; 0x01
     47e:	6f 71       	andi	r22, 0x1F	; 31
     480:	61 83       	std	Z+1, r22	; 0x01
	u16_ADC2_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
	
	*f32_batvolt = (float)u16_ADC2_reg/66.1 -0.37; // *5/4096 (12bit ADC with Vref = 5V) *0.1 (divider bridge 50V -> 5V) *coeff - offset(trimming)
     482:	70 e0       	ldi	r23, 0x00	; 0
     484:	76 2f       	mov	r23, r22
     486:	66 27       	eor	r22, r22
     488:	82 81       	ldd	r24, Z+2	; 0x02
     48a:	68 2b       	or	r22, r24
     48c:	80 e0       	ldi	r24, 0x00	; 0
     48e:	90 e0       	ldi	r25, 0x00	; 0
     490:	0e 94 49 0b 	call	0x1692	; 0x1692 <__floatunsisf>
     494:	23 e3       	ldi	r18, 0x33	; 51
     496:	33 e3       	ldi	r19, 0x33	; 51
     498:	44 e8       	ldi	r20, 0x84	; 132
     49a:	52 e4       	ldi	r21, 0x42	; 66
     49c:	0e 94 b0 0a 	call	0x1560	; 0x1560 <__divsf3>
     4a0:	24 ea       	ldi	r18, 0xA4	; 164
     4a2:	30 e7       	ldi	r19, 0x70	; 112
     4a4:	4d eb       	ldi	r20, 0xBD	; 189
     4a6:	5e e3       	ldi	r21, 0x3E	; 62
     4a8:	f2 d7       	rcall	.+4068   	; 0x148e <__subsf3>
     4aa:	68 83       	st	Y, r22
     4ac:	79 83       	std	Y+1, r23	; 0x01
     4ae:	8a 83       	std	Y+2, r24	; 0x02
     4b0:	9b 83       	std	Y+3, r25	; 0x03
}
     4b2:	df 91       	pop	r29
     4b4:	cf 91       	pop	r28
     4b6:	08 95       	ret

000004b8 <SPI_handler_4>:

void SPI_handler_4(uint8_t * u8_mottemp) //motor temperature
{
     4b8:	cf 93       	push	r28
     4ba:	df 93       	push	r29
     4bc:	ec 01       	movw	r28, r24
	Set_ADC_Channel_ext(4, u8_txBuffer);
     4be:	6c e3       	ldi	r22, 0x3C	; 60
     4c0:	71 e0       	ldi	r23, 0x01	; 1
     4c2:	84 e0       	ldi	r24, 0x04	; 4
     4c4:	e6 d4       	rcall	.+2508   	; 0xe92 <Set_ADC_Channel_ext>
	spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     4c6:	21 e0       	ldi	r18, 0x01	; 1
     4c8:	43 e0       	ldi	r20, 0x03	; 3
     4ca:	50 e0       	ldi	r21, 0x00	; 0
     4cc:	69 e3       	ldi	r22, 0x39	; 57
     4ce:	71 e0       	ldi	r23, 0x01	; 1
     4d0:	8c e3       	ldi	r24, 0x3C	; 60
     4d2:	91 e0       	ldi	r25, 0x01	; 1
     4d4:	7c d7       	rcall	.+3832   	; 0x13ce <spi_trancieve>
	u8_rxBuffer[1]&= ~(0b111<<5);
     4d6:	e9 e3       	ldi	r30, 0x39	; 57
     4d8:	f1 e0       	ldi	r31, 0x01	; 1
     4da:	61 81       	ldd	r22, Z+1	; 0x01
     4dc:	6f 71       	andi	r22, 0x1F	; 31
     4de:	61 83       	std	Z+1, r22	; 0x01
	u16_ADC4_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
	
	handle_temp_sensor(u8_mottemp, u16_ADC4_reg);
     4e0:	70 e0       	ldi	r23, 0x00	; 0
     4e2:	76 2f       	mov	r23, r22
     4e4:	66 27       	eor	r22, r22
     4e6:	82 81       	ldd	r24, Z+2	; 0x02
     4e8:	68 2b       	or	r22, r24
     4ea:	ce 01       	movw	r24, r28
     4ec:	19 d4       	rcall	.+2098   	; 0xd20 <handle_temp_sensor>
}
     4ee:	df 91       	pop	r29
     4f0:	cf 91       	pop	r28
     4f2:	08 95       	ret

000004f4 <handle_can>:

///////////////////////  CAN  /////////////////////////


//recieving
void handle_can(ModuleValues_t *vals, CanMessage_t *rx){
     4f4:	0f 93       	push	r16
     4f6:	1f 93       	push	r17
     4f8:	cf 93       	push	r28
     4fa:	df 93       	push	r29
     4fc:	8c 01       	movw	r16, r24
     4fe:	eb 01       	movw	r28, r22
	if (can_read_message_if_new(rx)){
     500:	cb 01       	movw	r24, r22
     502:	43 d6       	rcall	.+3206   	; 0x118a <can_read_message_if_new>
     504:	88 23       	and	r24, r24
     506:	09 f4       	brne	.+2      	; 0x50a <handle_can+0x16>
     508:	4d c0       	rjmp	.+154    	; 0x5a4 <handle_can+0xb0>
		switch (rx->id){
     50a:	88 81       	ld	r24, Y
     50c:	99 81       	ldd	r25, Y+1	; 0x01
     50e:	80 31       	cpi	r24, 0x10	; 16
     510:	21 e0       	ldi	r18, 0x01	; 1
     512:	92 07       	cpc	r25, r18
     514:	11 f1       	breq	.+68     	; 0x55a <handle_can+0x66>
     516:	80 33       	cpi	r24, 0x30	; 48
     518:	92 40       	sbci	r25, 0x02	; 2
     51a:	09 f0       	breq	.+2      	; 0x51e <handle_can+0x2a>
     51c:	43 c0       	rjmp	.+134    	; 0x5a4 <handle_can+0xb0>
			case FORWARD_CAN_ID:
			
			if (rx->data.u8[3] > 10)
     51e:	8e 81       	ldd	r24, Y+6	; 0x06
     520:	8b 30       	cpi	r24, 0x0B	; 11
     522:	a0 f0       	brcs	.+40     	; 0x54c <handle_can+0x58>
			{
				vals->motor_status = ACCEL ;
     524:	81 e0       	ldi	r24, 0x01	; 1
     526:	f8 01       	movw	r30, r16
     528:	86 8b       	std	Z+22, r24	; 0x16
				vals->u8_throttle_cmd = rx->data.u8[3]/10.0 ;
     52a:	6e 81       	ldd	r22, Y+6	; 0x06
     52c:	70 e0       	ldi	r23, 0x00	; 0
     52e:	80 e0       	ldi	r24, 0x00	; 0
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	0e 94 4b 0b 	call	0x1696	; 0x1696 <__floatsisf>
     536:	20 e0       	ldi	r18, 0x00	; 0
     538:	30 e0       	ldi	r19, 0x00	; 0
     53a:	40 e2       	ldi	r20, 0x20	; 32
     53c:	51 e4       	ldi	r21, 0x41	; 65
     53e:	0e 94 b0 0a 	call	0x1560	; 0x1560 <__divsf3>
     542:	0e 94 1d 0b 	call	0x163a	; 0x163a <__fixunssfsi>
     546:	f8 01       	movw	r30, r16
     548:	62 8b       	std	Z+18, r22	; 0x12
     54a:	2c c0       	rjmp	.+88     	; 0x5a4 <handle_can+0xb0>
				} else {
				vals->motor_status = IDLE ;
     54c:	f8 01       	movw	r30, r16
     54e:	16 8a       	std	Z+22, r1	; 0x16
				vals->u8_throttle_cmd = 0;
     550:	12 8a       	std	Z+18, r1	; 0x12
			}
			
			if (rx->data.u8[2] > 25 && vals->motor_status == IDLE)
     552:	8d 81       	ldd	r24, Y+5	; 0x05
     554:	8a 31       	cpi	r24, 0x1A	; 26
     556:	a0 f4       	brcc	.+40     	; 0x580 <handle_can+0x8c>
     558:	25 c0       	rjmp	.+74     	; 0x5a4 <handle_can+0xb0>
			
			
			break;
			
			case BRAKE_CAN_ID:
				vals->motor_status = BRAKE;
     55a:	82 e0       	ldi	r24, 0x02	; 2
     55c:	f8 01       	movw	r30, r16
     55e:	86 8b       	std	Z+22, r24	; 0x16
				vals->u8_throttle_cmd = rx->data.u8[2]/10.0 ;
     560:	6d 81       	ldd	r22, Y+5	; 0x05
     562:	70 e0       	ldi	r23, 0x00	; 0
     564:	80 e0       	ldi	r24, 0x00	; 0
     566:	90 e0       	ldi	r25, 0x00	; 0
     568:	0e 94 4b 0b 	call	0x1696	; 0x1696 <__floatsisf>
     56c:	20 e0       	ldi	r18, 0x00	; 0
     56e:	30 e0       	ldi	r19, 0x00	; 0
     570:	40 e2       	ldi	r20, 0x20	; 32
     572:	51 e4       	ldi	r21, 0x41	; 65
     574:	f5 d7       	rcall	.+4074   	; 0x1560 <__divsf3>
     576:	0e 94 1d 0b 	call	0x163a	; 0x163a <__fixunssfsi>
     57a:	f8 01       	movw	r30, r16
     57c:	62 8b       	std	Z+18, r22	; 0x12
			break;
		}
	}
}
     57e:	12 c0       	rjmp	.+36     	; 0x5a4 <handle_can+0xb0>
				vals->u8_throttle_cmd = 0;
			}
			
			if (rx->data.u8[2] > 25 && vals->motor_status == IDLE)
			{
				vals->motor_status = BRAKE ;
     580:	82 e0       	ldi	r24, 0x02	; 2
     582:	f8 01       	movw	r30, r16
     584:	86 8b       	std	Z+22, r24	; 0x16
				vals->u8_throttle_cmd = rx->data.u8[2]/10.0 ;
     586:	6d 81       	ldd	r22, Y+5	; 0x05
     588:	70 e0       	ldi	r23, 0x00	; 0
     58a:	80 e0       	ldi	r24, 0x00	; 0
     58c:	90 e0       	ldi	r25, 0x00	; 0
     58e:	0e 94 4b 0b 	call	0x1696	; 0x1696 <__floatsisf>
     592:	20 e0       	ldi	r18, 0x00	; 0
     594:	30 e0       	ldi	r19, 0x00	; 0
     596:	40 e2       	ldi	r20, 0x20	; 32
     598:	51 e4       	ldi	r21, 0x41	; 65
     59a:	e2 d7       	rcall	.+4036   	; 0x1560 <__divsf3>
     59c:	0e 94 1d 0b 	call	0x163a	; 0x163a <__fixunssfsi>
     5a0:	f8 01       	movw	r30, r16
     5a2:	62 8b       	std	Z+18, r22	; 0x12
				vals->motor_status = BRAKE;
				vals->u8_throttle_cmd = rx->data.u8[2]/10.0 ;
			break;
		}
	}
}
     5a4:	df 91       	pop	r29
     5a6:	cf 91       	pop	r28
     5a8:	1f 91       	pop	r17
     5aa:	0f 91       	pop	r16
     5ac:	08 95       	ret

000005ae <handle_motor_status_can_msg>:

//sending
void handle_motor_status_can_msg(uint8_t *send, ModuleValues_t *vals){
     5ae:	ef 92       	push	r14
     5b0:	ff 92       	push	r15
     5b2:	0f 93       	push	r16
     5b4:	1f 93       	push	r17
     5b6:	cf 93       	push	r28
     5b8:	df 93       	push	r29
	
	txFrame.id = MOTOR_CAN_ID;
     5ba:	ed ed       	ldi	r30, 0xDD	; 221
     5bc:	f2 e0       	ldi	r31, 0x02	; 2
     5be:	20 e5       	ldi	r18, 0x50	; 80
     5c0:	34 e0       	ldi	r19, 0x04	; 4
     5c2:	31 83       	std	Z+1, r19	; 0x01
     5c4:	20 83       	st	Z, r18
	txFrame.length = 8;
     5c6:	28 e0       	ldi	r18, 0x08	; 8
     5c8:	22 83       	std	Z+2, r18	; 0x02
	
	if(*send){
     5ca:	fc 01       	movw	r30, r24
     5cc:	20 81       	ld	r18, Z
     5ce:	22 23       	and	r18, r18
     5d0:	c9 f1       	breq	.+114    	; 0x644 <handle_motor_status_can_msg+0x96>
     5d2:	eb 01       	movw	r28, r22
     5d4:	7c 01       	movw	r14, r24
		txFrame.data.u8[0] = vals->motor_status;
     5d6:	0d ed       	ldi	r16, 0xDD	; 221
     5d8:	12 e0       	ldi	r17, 0x02	; 2
     5da:	8e 89       	ldd	r24, Y+22	; 0x16
     5dc:	f8 01       	movw	r30, r16
     5de:	83 83       	std	Z+3, r24	; 0x03
		txFrame.data.u8[1] = 0;
     5e0:	14 82       	std	Z+4, r1	; 0x04
		txFrame.data.u16[1] = (uint16_t)(vals->f32_motor_current);
     5e2:	68 81       	ld	r22, Y
     5e4:	79 81       	ldd	r23, Y+1	; 0x01
     5e6:	8a 81       	ldd	r24, Y+2	; 0x02
     5e8:	9b 81       	ldd	r25, Y+3	; 0x03
     5ea:	0e 94 1d 0b 	call	0x163a	; 0x163a <__fixunssfsi>
     5ee:	f8 01       	movw	r30, r16
     5f0:	76 83       	std	Z+6, r23	; 0x06
     5f2:	65 83       	std	Z+5, r22	; 0x05
		txFrame.data.u16[2] = (uint16_t)(vals->f32_energy*1000) ;
     5f4:	20 e0       	ldi	r18, 0x00	; 0
     5f6:	30 e0       	ldi	r19, 0x00	; 0
     5f8:	4a e7       	ldi	r20, 0x7A	; 122
     5fa:	54 e4       	ldi	r21, 0x44	; 68
     5fc:	6c 85       	ldd	r22, Y+12	; 0x0c
     5fe:	7d 85       	ldd	r23, Y+13	; 0x0d
     600:	8e 85       	ldd	r24, Y+14	; 0x0e
     602:	9f 85       	ldd	r25, Y+15	; 0x0f
     604:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <__mulsf3>
     608:	0e 94 1d 0b 	call	0x163a	; 0x163a <__fixunssfsi>
     60c:	f8 01       	movw	r30, r16
     60e:	70 87       	std	Z+8, r23	; 0x08
     610:	67 83       	std	Z+7, r22	; 0x07
		txFrame.data.u16[3] = (uint16_t)(vals->u8_car_speed) ;
     612:	89 89       	ldd	r24, Y+17	; 0x11
     614:	90 e0       	ldi	r25, 0x00	; 0
     616:	92 87       	std	Z+10, r25	; 0x0a
     618:	81 87       	std	Z+9, r24	; 0x09
		printf("%i",txFrame.length) ;
     61a:	1f 92       	push	r1
     61c:	88 e0       	ldi	r24, 0x08	; 8
     61e:	8f 93       	push	r24
     620:	8c e2       	ldi	r24, 0x2C	; 44
     622:	91 e0       	ldi	r25, 0x01	; 1
     624:	9f 93       	push	r25
     626:	8f 93       	push	r24
     628:	0e 94 90 0c 	call	0x1920	; 0x1920 <printf>
		printf("\n");
     62c:	8a e0       	ldi	r24, 0x0A	; 10
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	0e 94 a3 0c 	call	0x1946	; 0x1946 <putchar>
		can_send_message(&txFrame);
     634:	c8 01       	movw	r24, r16
     636:	ec d5       	rcall	.+3032   	; 0x1210 <can_send_message>
		*send = 0;
     638:	f7 01       	movw	r30, r14
     63a:	10 82       	st	Z, r1
     63c:	0f 90       	pop	r0
     63e:	0f 90       	pop	r0
     640:	0f 90       	pop	r0
     642:	0f 90       	pop	r0
	}
}
     644:	df 91       	pop	r29
     646:	cf 91       	pop	r28
     648:	1f 91       	pop	r17
     64a:	0f 91       	pop	r16
     64c:	ff 90       	pop	r15
     64e:	ef 90       	pop	r14
     650:	08 95       	ret

00000652 <receive_uart>:

///////////////////  UART  ////////////////////

void receive_uart(ModuleValues_t * vals)
{
     652:	0f 93       	push	r16
     654:	1f 93       	push	r17
     656:	cf 93       	push	r28
     658:	df 93       	push	r29
     65a:	00 d0       	rcall	.+0      	; 0x65c <receive_uart+0xa>
     65c:	cd b7       	in	r28, 0x3d	; 61
     65e:	de b7       	in	r29, 0x3e	; 62
     660:	ac 01       	movw	r20, r24
		int16_t uart0_getData(void); // reads single byte from a buffer // returns negative value if buffer is empty (upper byte is non zero)
		uint8_t uart0_LoadData(uint8_t *data); // reads single byte from a buffer and loads it into *data byte
		// in case of empty buffers returned flag is set to BUFFER_EMPTY - NULL
		
		extern volatile uint8_t rx0_Head, rx0_Tail;
		inline uint8_t uart0_AvailableBytes(void) { return (rx0_Head - rx0_Tail) & RX0_BUFFER_MASK; }
     662:	90 91 4c 03 	lds	r25, 0x034C	; 0x80034c <rx0_Head>
     666:	20 91 0a 03 	lds	r18, 0x030A	; 0x80030a <rx0_Tail>
	if(uart_AvailableBytes()!=0){
     66a:	92 1b       	sub	r25, r18
     66c:	9f 71       	andi	r25, 0x1F	; 31
     66e:	59 f1       	breq	.+86     	; 0x6c6 <receive_uart+0x74>
		volatile uint16_t u16_data_received=uart_getint(); //in Amps. if >10, braking, else accelerating. eg : 12 -> brake 2 amps; 2 -> accel 2 amps
     670:	8a 01       	movw	r16, r20
     672:	ce d0       	rcall	.+412    	; 0x810 <uart0_getint>
		uart_flush();
     674:	9a 83       	std	Y+2, r25	; 0x02
     676:	89 83       	std	Y+1, r24	; 0x01
		if (u16_data_received >10 && u16_data_received <= 20)
     678:	50 d0       	rcall	.+160    	; 0x71a <uart0_flush>
     67a:	89 81       	ldd	r24, Y+1	; 0x01
     67c:	9a 81       	ldd	r25, Y+2	; 0x02
     67e:	0b 97       	sbiw	r24, 0x0b	; 11
     680:	58 f0       	brcs	.+22     	; 0x698 <receive_uart+0x46>
     682:	89 81       	ldd	r24, Y+1	; 0x01
     684:	9a 81       	ldd	r25, Y+2	; 0x02
     686:	45 97       	sbiw	r24, 0x15	; 21
		{
			vals->u8_throttle_cmd = u16_data_received-10 ;
     688:	38 f4       	brcc	.+14     	; 0x698 <receive_uart+0x46>
     68a:	89 81       	ldd	r24, Y+1	; 0x01
     68c:	9a 81       	ldd	r25, Y+2	; 0x02
     68e:	8a 50       	subi	r24, 0x0A	; 10
     690:	f8 01       	movw	r30, r16
			vals->motor_status = BRAKE ;
     692:	82 8b       	std	Z+18, r24	; 0x12
     694:	82 e0       	ldi	r24, 0x02	; 2
		}
		if (u16_data_received>0 && u16_data_received <= 10)
     696:	86 8b       	std	Z+22, r24	; 0x16
     698:	89 81       	ldd	r24, Y+1	; 0x01
     69a:	9a 81       	ldd	r25, Y+2	; 0x02
     69c:	89 2b       	or	r24, r25
     69e:	51 f0       	breq	.+20     	; 0x6b4 <receive_uart+0x62>
     6a0:	89 81       	ldd	r24, Y+1	; 0x01
     6a2:	9a 81       	ldd	r25, Y+2	; 0x02
     6a4:	0b 97       	sbiw	r24, 0x0b	; 11
		{
			vals->u8_throttle_cmd = u16_data_received ;
     6a6:	30 f4       	brcc	.+12     	; 0x6b4 <receive_uart+0x62>
     6a8:	89 81       	ldd	r24, Y+1	; 0x01
     6aa:	9a 81       	ldd	r25, Y+2	; 0x02
     6ac:	f8 01       	movw	r30, r16
			vals->motor_status = ACCEL;
     6ae:	82 8b       	std	Z+18, r24	; 0x12
     6b0:	81 e0       	ldi	r24, 0x01	; 1
		}
		if (u16_data_received == 0)
     6b2:	86 8b       	std	Z+22, r24	; 0x16
     6b4:	89 81       	ldd	r24, Y+1	; 0x01
     6b6:	9a 81       	ldd	r25, Y+2	; 0x02
     6b8:	89 2b       	or	r24, r25
		{
			vals->u8_throttle_cmd = u16_data_received ;
     6ba:	29 f4       	brne	.+10     	; 0x6c6 <receive_uart+0x74>
     6bc:	89 81       	ldd	r24, Y+1	; 0x01
     6be:	9a 81       	ldd	r25, Y+2	; 0x02
     6c0:	f8 01       	movw	r30, r16
			vals->motor_status = IDLE;
     6c2:	82 8b       	std	Z+18, r24	; 0x12
		}
	}
     6c4:	16 8a       	std	Z+22, r1	; 0x16
     6c6:	0f 90       	pop	r0
     6c8:	0f 90       	pop	r0
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
     6ce:	1f 91       	pop	r17
     6d0:	0f 91       	pop	r16
     6d2:	08 95       	ret

000006d4 <speed_init>:
#define LOWPASS_CONSTANT_S 0.1

void speed_init()
{
	//pin
	DDRE &= ~(1<<PE5); //define pin as input
     6d4:	6d 98       	cbi	0x0d, 5	; 13
	PORTE &= ~(1<<PE5); //no pull-up 
     6d6:	75 98       	cbi	0x0e, 5	; 14
	//int
	EIMSK &= ~(1<<INT5) ; // interrupt disable to prevent interrupt raise during init
     6d8:	ed 98       	cbi	0x1d, 5	; 29
	EICRB |= (1<<ISC50)|(1<<ISC51); // interrupt on rising edge
     6da:	ea e6       	ldi	r30, 0x6A	; 106
     6dc:	f0 e0       	ldi	r31, 0x00	; 0
     6de:	80 81       	ld	r24, Z
     6e0:	8c 60       	ori	r24, 0x0C	; 12
     6e2:	80 83       	st	Z, r24
	EIFR |= (1<<INTF5) ; // clear flag
     6e4:	e5 9a       	sbi	0x1c, 5	; 28
	EIMSK |= (1<<INT5) ; // interrupt enable
     6e6:	ed 9a       	sbi	0x1d, 5	; 29
     6e8:	08 95       	ret

000006ea <uart0_putc>:
	//}
	
	uint8_t uart1_peek(void)
	{
		return rx1_buffer[(rx1_Tail+1) & RX1_BUFFER_MASK];
	}
     6ea:	90 91 2b 03 	lds	r25, 0x032B	; 0x80032b <tx0_Head>
     6ee:	9f 5f       	subi	r25, 0xFF	; 255
     6f0:	9f 71       	andi	r25, 0x1F	; 31
     6f2:	20 91 09 03 	lds	r18, 0x0309	; 0x800309 <tx0_Tail>
     6f6:	92 17       	cp	r25, r18
     6f8:	e1 f3       	breq	.-8      	; 0x6f2 <uart0_putc+0x8>
     6fa:	e9 2f       	mov	r30, r25
     6fc:	f0 e0       	ldi	r31, 0x00	; 0
     6fe:	e0 5b       	subi	r30, 0xB0	; 176
     700:	fc 4f       	sbci	r31, 0xFC	; 252
     702:	80 83       	st	Z, r24
     704:	2f b7       	in	r18, 0x3f	; 63
     706:	f8 94       	cli
     708:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <tx0_Head>
     70c:	e1 ec       	ldi	r30, 0xC1	; 193
     70e:	f0 e0       	ldi	r31, 0x00	; 0
     710:	80 81       	ld	r24, Z
     712:	80 62       	ori	r24, 0x20	; 32
     714:	80 83       	st	Z, r24
     716:	2f bf       	out	0x3f, r18	; 63
     718:	08 95       	ret

0000071a <uart0_flush>:
     71a:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <tx0_Tail>
     71e:	80 91 2b 03 	lds	r24, 0x032B	; 0x80032b <tx0_Head>
     722:	98 13       	cpse	r25, r24
     724:	fa cf       	rjmp	.-12     	; 0x71a <uart0_flush>
     726:	08 95       	ret

00000728 <uart1_putc>:
     728:	90 91 4f 03 	lds	r25, 0x034F	; 0x80034f <tx1_Head>
     72c:	9f 5f       	subi	r25, 0xFF	; 255
     72e:	9f 71       	andi	r25, 0x1F	; 31
     730:	20 91 4d 03 	lds	r18, 0x034D	; 0x80034d <tx1_Tail>
     734:	92 17       	cp	r25, r18
     736:	e1 f3       	breq	.-8      	; 0x730 <uart1_putc+0x8>
     738:	e9 2f       	mov	r30, r25
     73a:	f0 e0       	ldi	r31, 0x00	; 0
     73c:	e5 5f       	subi	r30, 0xF5	; 245
     73e:	fc 4f       	sbci	r31, 0xFC	; 252
     740:	80 83       	st	Z, r24
     742:	2f b7       	in	r18, 0x3f	; 63
     744:	f8 94       	cli
     746:	90 93 4f 03 	sts	0x034F, r25	; 0x80034f <tx1_Head>
     74a:	e9 ec       	ldi	r30, 0xC9	; 201
     74c:	f0 e0       	ldi	r31, 0x00	; 0
     74e:	80 81       	ld	r24, Z
     750:	80 62       	ori	r24, 0x20	; 32
     752:	80 83       	st	Z, r24
     754:	2f bf       	out	0x3f, r18	; 63
     756:	08 95       	ret

00000758 <uart_putchar>:
     758:	cf 93       	push	r28
     75a:	c8 2f       	mov	r28, r24
     75c:	fb 01       	movw	r30, r22
     75e:	84 85       	ldd	r24, Z+12	; 0x0c
     760:	95 85       	ldd	r25, Z+13	; 0x0d
     762:	01 97       	sbiw	r24, 0x01	; 1
     764:	39 f0       	breq	.+14     	; 0x774 <uart_putchar+0x1c>
     766:	ca 30       	cpi	r28, 0x0A	; 10
     768:	11 f4       	brne	.+4      	; 0x76e <uart_putchar+0x16>
     76a:	8d e0       	ldi	r24, 0x0D	; 13
     76c:	be df       	rcall	.-132    	; 0x6ea <uart0_putc>
     76e:	8c 2f       	mov	r24, r28
     770:	bc df       	rcall	.-136    	; 0x6ea <uart0_putc>
     772:	06 c0       	rjmp	.+12     	; 0x780 <uart_putchar+0x28>
     774:	ca 30       	cpi	r28, 0x0A	; 10
     776:	11 f4       	brne	.+4      	; 0x77c <uart_putchar+0x24>
     778:	8d e0       	ldi	r24, 0x0D	; 13
     77a:	d6 df       	rcall	.-84     	; 0x728 <uart1_putc>
     77c:	8c 2f       	mov	r24, r28
     77e:	d4 df       	rcall	.-88     	; 0x728 <uart1_putc>
     780:	80 e0       	ldi	r24, 0x00	; 0
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	cf 91       	pop	r28
     786:	08 95       	ret

00000788 <uart0_getc>:
     788:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <rx0_Tail>
     78c:	90 91 4c 03 	lds	r25, 0x034C	; 0x80034c <rx0_Head>
     790:	89 17       	cp	r24, r25
     792:	59 f0       	breq	.+22     	; 0x7aa <uart0_getc+0x22>
     794:	8f 5f       	subi	r24, 0xFF	; 255
     796:	98 2f       	mov	r25, r24
     798:	9f 71       	andi	r25, 0x1F	; 31
     79a:	e9 2f       	mov	r30, r25
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	e8 51       	subi	r30, 0x18	; 24
     7a0:	fd 4f       	sbci	r31, 0xFD	; 253
     7a2:	80 81       	ld	r24, Z
     7a4:	90 93 0a 03 	sts	0x030A, r25	; 0x80030a <rx0_Tail>
     7a8:	08 95       	ret
     7aa:	80 e0       	ldi	r24, 0x00	; 0
     7ac:	08 95       	ret

000007ae <uart0_getlnToFirstWhiteSpace>:
     7ae:	ef 92       	push	r14
     7b0:	ff 92       	push	r15
     7b2:	0f 93       	push	r16
     7b4:	1f 93       	push	r17
     7b6:	cf 93       	push	r28
     7b8:	df 93       	push	r29
     7ba:	7c 01       	movw	r14, r24
     7bc:	16 2f       	mov	r17, r22
     7be:	e4 df       	rcall	.-56     	; 0x788 <uart0_getc>
     7c0:	f7 01       	movw	r30, r14
     7c2:	80 83       	st	Z, r24
     7c4:	81 32       	cpi	r24, 0x21	; 33
     7c6:	d8 f3       	brcs	.-10     	; 0x7be <uart0_getlnToFirstWhiteSpace+0x10>
     7c8:	e7 01       	movw	r28, r14
     7ca:	21 96       	adiw	r28, 0x01	; 1
     7cc:	12 30       	cpi	r17, 0x02	; 2
     7ce:	c1 f0       	breq	.+48     	; 0x800 <uart0_getlnToFirstWhiteSpace+0x52>
     7d0:	13 50       	subi	r17, 0x03	; 3
     7d2:	81 2f       	mov	r24, r17
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	02 96       	adiw	r24, 0x02	; 2
     7d8:	87 01       	movw	r16, r14
     7da:	08 0f       	add	r16, r24
     7dc:	19 1f       	adc	r17, r25
     7de:	d4 df       	rcall	.-88     	; 0x788 <uart0_getc>
     7e0:	88 83       	st	Y, r24
     7e2:	88 23       	and	r24, r24
     7e4:	e1 f3       	breq	.-8      	; 0x7de <uart0_getlnToFirstWhiteSpace+0x30>
     7e6:	8d 30       	cpi	r24, 0x0D	; 13
     7e8:	21 f4       	brne	.+8      	; 0x7f2 <uart0_getlnToFirstWhiteSpace+0x44>
     7ea:	ce df       	rcall	.-100    	; 0x788 <uart0_getc>
     7ec:	88 23       	and	r24, r24
     7ee:	e9 f3       	breq	.-6      	; 0x7ea <uart0_getlnToFirstWhiteSpace+0x3c>
     7f0:	07 c0       	rjmp	.+14     	; 0x800 <uart0_getlnToFirstWhiteSpace+0x52>
     7f2:	81 32       	cpi	r24, 0x21	; 33
     7f4:	28 f0       	brcs	.+10     	; 0x800 <uart0_getlnToFirstWhiteSpace+0x52>
     7f6:	21 96       	adiw	r28, 0x01	; 1
     7f8:	0c 17       	cp	r16, r28
     7fa:	1d 07       	cpc	r17, r29
     7fc:	81 f7       	brne	.-32     	; 0x7de <uart0_getlnToFirstWhiteSpace+0x30>
     7fe:	e8 01       	movw	r28, r16
     800:	18 82       	st	Y, r1
     802:	df 91       	pop	r29
     804:	cf 91       	pop	r28
     806:	1f 91       	pop	r17
     808:	0f 91       	pop	r16
     80a:	ff 90       	pop	r15
     80c:	ef 90       	pop	r14
     80e:	08 95       	ret

00000810 <uart0_getint>:
     810:	cf 93       	push	r28
     812:	df 93       	push	r29
     814:	cd b7       	in	r28, 0x3d	; 61
     816:	de b7       	in	r29, 0x3e	; 62
     818:	27 97       	sbiw	r28, 0x07	; 7
     81a:	0f b6       	in	r0, 0x3f	; 63
     81c:	f8 94       	cli
     81e:	de bf       	out	0x3e, r29	; 62
     820:	0f be       	out	0x3f, r0	; 63
     822:	cd bf       	out	0x3d, r28	; 61
     824:	67 e0       	ldi	r22, 0x07	; 7
     826:	ce 01       	movw	r24, r28
     828:	01 96       	adiw	r24, 0x01	; 1
     82a:	c1 df       	rcall	.-126    	; 0x7ae <uart0_getlnToFirstWhiteSpace>
     82c:	ce 01       	movw	r24, r28
     82e:	01 96       	adiw	r24, 0x01	; 1
     830:	0e 94 6b 0c 	call	0x18d6	; 0x18d6 <atoi>
     834:	27 96       	adiw	r28, 0x07	; 7
     836:	0f b6       	in	r0, 0x3f	; 63
     838:	f8 94       	cli
     83a:	de bf       	out	0x3e, r29	; 62
     83c:	0f be       	out	0x3f, r0	; 63
     83e:	cd bf       	out	0x3d, r28	; 61
     840:	df 91       	pop	r29
     842:	cf 91       	pop	r28
     844:	08 95       	ret

00000846 <uart0_getData>:
     846:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <rx0_Tail>
     84a:	90 91 4c 03 	lds	r25, 0x034C	; 0x80034c <rx0_Head>
     84e:	89 17       	cp	r24, r25
     850:	61 f0       	breq	.+24     	; 0x86a <uart0_getData+0x24>
     852:	8f 5f       	subi	r24, 0xFF	; 255
     854:	8f 71       	andi	r24, 0x1F	; 31
     856:	e8 2f       	mov	r30, r24
     858:	f0 e0       	ldi	r31, 0x00	; 0
     85a:	e8 51       	subi	r30, 0x18	; 24
     85c:	fd 4f       	sbci	r31, 0xFD	; 253
     85e:	90 81       	ld	r25, Z
     860:	80 93 0a 03 	sts	0x030A, r24	; 0x80030a <rx0_Tail>
     864:	89 2f       	mov	r24, r25
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	08 95       	ret
     86a:	8f ef       	ldi	r24, 0xFF	; 255
     86c:	9f ef       	ldi	r25, 0xFF	; 255
     86e:	08 95       	ret

00000870 <uart1_getData>:
     870:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <rx1_Tail>
     874:	90 91 4e 03 	lds	r25, 0x034E	; 0x80034e <rx1_Head>
     878:	89 17       	cp	r24, r25
     87a:	61 f0       	breq	.+24     	; 0x894 <uart1_getData+0x24>
     87c:	8f 5f       	subi	r24, 0xFF	; 255
     87e:	8f 71       	andi	r24, 0x1F	; 31
     880:	e8 2f       	mov	r30, r24
     882:	f0 e0       	ldi	r31, 0x00	; 0
     884:	e4 5d       	subi	r30, 0xD4	; 212
     886:	fc 4f       	sbci	r31, 0xFC	; 252
     888:	90 81       	ld	r25, Z
     88a:	80 93 08 03 	sts	0x0308, r24	; 0x800308 <rx1_Tail>
     88e:	89 2f       	mov	r24, r25
     890:	90 e0       	ldi	r25, 0x00	; 0
     892:	08 95       	ret
     894:	8f ef       	ldi	r24, 0xFF	; 255
     896:	9f ef       	ldi	r25, 0xFF	; 255
     898:	08 95       	ret

0000089a <uart_getchar>:
     89a:	cf 93       	push	r28
     89c:	df 93       	push	r29
     89e:	fc 01       	movw	r30, r24
     8a0:	84 85       	ldd	r24, Z+12	; 0x0c
     8a2:	95 85       	ldd	r25, Z+13	; 0x0d
     8a4:	01 97       	sbiw	r24, 0x01	; 1
     8a6:	41 f0       	breq	.+16     	; 0x8b8 <uart_getchar+0x1e>
     8a8:	ce df       	rcall	.-100    	; 0x846 <uart0_getData>
     8aa:	ec 01       	movw	r28, r24
     8ac:	99 23       	and	r25, r25
     8ae:	e4 f3       	brlt	.-8      	; 0x8a8 <uart_getchar+0xe>
     8b0:	1c df       	rcall	.-456    	; 0x6ea <uart0_putc>
     8b2:	ce 01       	movw	r24, r28
     8b4:	99 27       	eor	r25, r25
     8b6:	07 c0       	rjmp	.+14     	; 0x8c6 <uart_getchar+0x2c>
     8b8:	db df       	rcall	.-74     	; 0x870 <uart1_getData>
     8ba:	ec 01       	movw	r28, r24
     8bc:	99 23       	and	r25, r25
     8be:	e4 f3       	brlt	.-8      	; 0x8b8 <uart_getchar+0x1e>
     8c0:	33 df       	rcall	.-410    	; 0x728 <uart1_putc>
     8c2:	ce 01       	movw	r24, r28
     8c4:	99 27       	eor	r25, r25
     8c6:	99 27       	eor	r25, r25
     8c8:	df 91       	pop	r29
     8ca:	cf 91       	pop	r28
     8cc:	08 95       	ret

000008ce <__vector_22>:

#ifndef NO_TX0_INTERRUPT

	ISR(UDRE0_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     8ce:	0f 93       	push	r16
     8d0:	0f b7       	in	r16, 0x3f	; 63
     8d2:	ef 93       	push	r30
     8d4:	ff 93       	push	r31
     8d6:	e0 91 09 03 	lds	r30, 0x0309	; 0x800309 <tx0_Tail>
     8da:	f0 91 2b 03 	lds	r31, 0x032B	; 0x80032b <tx0_Head>
     8de:	e3 95       	inc	r30
     8e0:	ef 71       	andi	r30, 0x1F	; 31
     8e2:	ef 13       	cpse	r30, r31
     8e4:	05 c0       	rjmp	.+10     	; 0x8f0 <USART0_TX_CONTINUE>
     8e6:	f0 91 c1 00 	lds	r31, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     8ea:	ff 7d       	andi	r31, 0xDF	; 223
     8ec:	f0 93 c1 00 	sts	0x00C1, r31	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>

000008f0 <USART0_TX_CONTINUE>:
     8f0:	e0 93 09 03 	sts	0x0309, r30	; 0x800309 <tx0_Tail>
     8f4:	f0 e0       	ldi	r31, 0x00	; 0
     8f6:	e0 5b       	subi	r30, 0xB0	; 176
     8f8:	fc 4f       	sbci	r31, 0xFC	; 252
     8fa:	e0 81       	ld	r30, Z
     8fc:	e0 93 c6 00 	sts	0x00C6, r30	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>

00000900 <USART0_TX_EXIT>:
     900:	ff 91       	pop	r31
     902:	ef 91       	pop	r30
     904:	0f bf       	out	0x3f, r16	; 63
     906:	0f 91       	pop	r16
     908:	18 95       	reti

0000090a <__vector_21>:

#ifndef NO_RX0_INTERRUPT

	ISR(RX0_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     90a:	0f 93       	push	r16
     90c:	0f b7       	in	r16, 0x3f	; 63
     90e:	9f 93       	push	r25
     910:	90 91 c6 00 	lds	r25, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
     914:	ef 93       	push	r30
     916:	ff 93       	push	r31
     918:	e0 91 4c 03 	lds	r30, 0x034C	; 0x80034c <rx0_Head>
     91c:	f0 91 0a 03 	lds	r31, 0x030A	; 0x80030a <rx0_Tail>
     920:	e3 95       	inc	r30
     922:	ef 71       	andi	r30, 0x1F	; 31
     924:	fe 17       	cp	r31, r30
     926:	31 f0       	breq	.+12     	; 0x934 <USART0_RX_EXIT>
     928:	e0 93 4c 03 	sts	0x034C, r30	; 0x80034c <rx0_Head>
     92c:	f0 e0       	ldi	r31, 0x00	; 0
     92e:	e8 51       	subi	r30, 0x18	; 24
     930:	fd 4f       	sbci	r31, 0xFD	; 253
     932:	90 83       	st	Z, r25

00000934 <USART0_RX_EXIT>:
     934:	ff 91       	pop	r31
     936:	ef 91       	pop	r30
     938:	9f 91       	pop	r25
     93a:	0f bf       	out	0x3f, r16	; 63
     93c:	0f 91       	pop	r16
     93e:	18 95       	reti

00000940 <__vector_33>:

#ifndef NO_TX1_INTERRUPT

	ISR(UDRE1_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     940:	0f 93       	push	r16
     942:	0f b7       	in	r16, 0x3f	; 63
     944:	ef 93       	push	r30
     946:	ff 93       	push	r31
     948:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <tx1_Tail>
     94c:	f0 91 4f 03 	lds	r31, 0x034F	; 0x80034f <tx1_Head>
     950:	e3 95       	inc	r30
     952:	ef 71       	andi	r30, 0x1F	; 31
     954:	ef 13       	cpse	r30, r31
     956:	05 c0       	rjmp	.+10     	; 0x962 <USART1_TX_CONTINUE>
     958:	f0 91 c9 00 	lds	r31, 0x00C9	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     95c:	ff 7d       	andi	r31, 0xDF	; 223
     95e:	f0 93 c9 00 	sts	0x00C9, r31	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>

00000962 <USART1_TX_CONTINUE>:
     962:	e0 93 4d 03 	sts	0x034D, r30	; 0x80034d <tx1_Tail>
     966:	f0 e0       	ldi	r31, 0x00	; 0
     968:	e5 5f       	subi	r30, 0xF5	; 245
     96a:	fc 4f       	sbci	r31, 0xFC	; 252
     96c:	e0 81       	ld	r30, Z
     96e:	e0 93 ce 00 	sts	0x00CE, r30	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>

00000972 <USART1_TX_EXIT>:
     972:	ff 91       	pop	r31
     974:	ef 91       	pop	r30
     976:	0f bf       	out	0x3f, r16	; 63
     978:	0f 91       	pop	r16
     97a:	18 95       	reti

0000097c <__vector_32>:

#ifndef NO_RX1_INTERRUPT
	
	ISR(RX1_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     97c:	0f 93       	push	r16
     97e:	0f b7       	in	r16, 0x3f	; 63
     980:	9f 93       	push	r25
     982:	90 91 ce 00 	lds	r25, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
     986:	ef 93       	push	r30
     988:	ff 93       	push	r31
     98a:	e0 91 4e 03 	lds	r30, 0x034E	; 0x80034e <rx1_Head>
     98e:	f0 91 08 03 	lds	r31, 0x0308	; 0x800308 <rx1_Tail>
     992:	e3 95       	inc	r30
     994:	ef 71       	andi	r30, 0x1F	; 31
     996:	fe 17       	cp	r31, r30
     998:	31 f0       	breq	.+12     	; 0x9a6 <USART1_RX_EXIT>
     99a:	e0 93 4e 03 	sts	0x034E, r30	; 0x80034e <rx1_Head>
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	e4 5d       	subi	r30, 0xD4	; 212
     9a2:	fc 4f       	sbci	r31, 0xFC	; 252
     9a4:	90 83       	st	Z, r25

000009a6 <USART1_RX_EXIT>:
     9a6:	ff 91       	pop	r31
     9a8:	ef 91       	pop	r30
     9aa:	9f 91       	pop	r25
     9ac:	0f bf       	out	0x3f, r16	; 63
     9ae:	0f 91       	pop	r16
     9b0:	18 95       	reti

000009b2 <timer1_init_ts>:

//for speed
static uint16_t u16_speed_count = 0;

void timer1_init_ts(){
	TCCR1B |= (1<<CS10)|(1<<CS11); // timer 1 prescaler set CLK/64
     9b2:	e1 e8       	ldi	r30, 0x81	; 129
     9b4:	f0 e0       	ldi	r31, 0x00	; 0
     9b6:	80 81       	ld	r24, Z
     9b8:	83 60       	ori	r24, 0x03	; 3
     9ba:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM12); //CTC
     9bc:	80 81       	ld	r24, Z
     9be:	88 60       	ori	r24, 0x08	; 8
     9c0:	80 83       	st	Z, r24
	TCNT1 = 0; //reset timer value
     9c2:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     9c6:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	TIMSK1 |= (1<<OCIE1A); //enable interrupt
     9ca:	ef e6       	ldi	r30, 0x6F	; 111
     9cc:	f0 e0       	ldi	r31, 0x00	; 0
     9ce:	80 81       	ld	r24, Z
     9d0:	82 60       	ori	r24, 0x02	; 2
     9d2:	80 83       	st	Z, r24
	OCR1A = 125; //compare value //every 1ms
     9d4:	8d e7       	ldi	r24, 0x7D	; 125
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     9dc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     9e0:	08 95       	ret

000009e2 <timer0_init_ts>:
}

void timer0_init_ts(){ 
	TCCR0A |= (1<<CS02)|(1<<CS00); // timer 0 prescaler set CLK/1024
     9e2:	84 b5       	in	r24, 0x24	; 36
     9e4:	85 60       	ori	r24, 0x05	; 5
     9e6:	84 bd       	out	0x24, r24	; 36
	TCCR0A |= (1<<WGM01); //CTC
     9e8:	84 b5       	in	r24, 0x24	; 36
     9ea:	88 60       	ori	r24, 0x08	; 8
     9ec:	84 bd       	out	0x24, r24	; 36
	TCNT0 = 0; //reset timer value
     9ee:	16 bc       	out	0x26, r1	; 38
	TIMSK0 |= (1<<OCIE0A); //enable interrupt
     9f0:	ee e6       	ldi	r30, 0x6E	; 110
     9f2:	f0 e0       	ldi	r31, 0x00	; 0
     9f4:	80 81       	ld	r24, Z
     9f6:	82 60       	ori	r24, 0x02	; 2
     9f8:	80 83       	st	Z, r24
	OCR0A = 39; //compare value // 78 for 10ms, 39 for 5ms
     9fa:	87 e2       	ldi	r24, 0x27	; 39
     9fc:	87 bd       	out	0x27, r24	; 39
     9fe:	08 95       	ret

00000a00 <main>:
};

int main(void)	
{
	cli();
	pwm_init();
     a00:	f8 94       	cli
	can_init(0,0);
     a02:	84 d4       	rcall	.+2312   	; 0x130c <pwm_init>
     a04:	60 e0       	ldi	r22, 0x00	; 0
	timer1_init_ts();
	timer0_init_ts();
     a06:	70 e0       	ldi	r23, 0x00	; 0
	speed_init();
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	90 e0       	ldi	r25, 0x00	; 0
	spi_init(DIV_4); // clk at clkio/4 = 2MHz init of SPI for external ADC device
     a0c:	69 d3       	rcall	.+1746   	; 0x10e0 <can_init>
     a0e:	d1 df       	rcall	.-94     	; 0x9b2 <timer1_init_ts>
     a10:	e8 df       	rcall	.-48     	; 0x9e2 <timer0_init_ts>
	{
	#ifdef USART0_RS485_MODE
		RS485_CONTROL0_DDR |= (1<<RS485_CONTROL0_IONUM); // default pin state is low
	#endif
		
		UBRR0L_REGISTER = (uint8_t) ubrr_value;
     a12:	60 de       	rcall	.-832    	; 0x6d4 <speed_init>
     a14:	80 e0       	ldi	r24, 0x00	; 0
		
	#ifdef USART_SKIP_UBRRH_IF_ZERO
		if(__builtin_constant_p(ubrr_value))
			if(((ubrr_value>>8) != 0)) // requires -Os flag - do not use in non-inline functions
	#endif
			UBRR0H_REGISTER = (ubrr_value>>8);
     a16:	ca d4       	rcall	.+2452   	; 0x13ac <spi_init>
     a18:	10 92 c4 00 	sts	0x00C4, r1	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
		#endif
	#elif defined(USART0_MPCM_MODE)
		UCSR0A_REGISTER |= (1<<MPCM0_BIT);
	#endif
		
		UCSR0B_REGISTER = USART0_CONFIG_B;
     a1c:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
	
	//uart_set_FrameFormat(USART_8BIT_DATA|USART_1STOP_BIT|USART_NO_PARITY|USART_ASYNC_MODE); // default settings
	uart_init(BAUD_CALC(500000)); // 8n1 transmission is set as default
	stdout = &uart0_io; // attach uart stream to stdout & stdin
     a20:	88 e9       	ldi	r24, 0x98	; 152
     a22:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	stdin = &uart0_io; // uart0_in and uart0_out are only available if NO_USART_RX or NO_USART_TX is defined
     a26:	e0 e7       	ldi	r30, 0x70	; 112
	
	rgbled_init();
     a28:	f3 e0       	ldi	r31, 0x03	; 3
     a2a:	84 e0       	ldi	r24, 0x04	; 4
	drivers_init();
     a2c:	91 e0       	ldi	r25, 0x01	; 1
     a2e:	93 83       	std	Z+3, r25	; 0x03
	sei();
	
	rgbled_turn_on(LED_BLUE);
     a30:	82 83       	std	Z+2, r24	; 0x02
     a32:	91 83       	std	Z+1, r25	; 0x01
		
		handle_motor_status_can_msg(&send_can, &ComValues);
		handle_can(&ComValues, &rxFrame);
	
		//sends motor current and current cmd through USB
		printf("%i",ComValues.u8_car_speed);
     a34:	80 83       	st	Z, r24
	
	rgbled_turn_on(LED_BLUE);

    while (1){
		
		handle_motor_status_can_msg(&send_can, &ComValues);
     a36:	af d4       	rcall	.+2398   	; 0x1396 <rgbled_init>
     a38:	64 dc       	rcall	.-1848   	; 0x302 <drivers_init>
     a3a:	78 94       	sei
     a3c:	80 e8       	ldi	r24, 0x80	; 128
     a3e:	b1 d4       	rcall	.+2402   	; 0x13a2 <rgbled_turn_on>
		handle_can(&ComValues, &rxFrame);
     a40:	cc e2       	ldi	r28, 0x2C	; 44
     a42:	d1 e0       	ldi	r29, 0x01	; 1
     a44:	62 e1       	ldi	r22, 0x12	; 18
     a46:	71 e0       	ldi	r23, 0x01	; 1
	
		//sends motor current and current cmd through USB
		printf("%i",ComValues.u8_car_speed);
     a48:	81 e4       	ldi	r24, 0x41	; 65
     a4a:	91 e0       	ldi	r25, 0x01	; 1
     a4c:	b0 dd       	rcall	.-1184   	; 0x5ae <handle_motor_status_can_msg>
     a4e:	62 ed       	ldi	r22, 0xD2	; 210
     a50:	72 e0       	ldi	r23, 0x02	; 2
     a52:	82 e1       	ldi	r24, 0x12	; 18
     a54:	91 e0       	ldi	r25, 0x01	; 1
		printf(",");
     a56:	4e dd       	rcall	.-1380   	; 0x4f4 <handle_can>
     a58:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <ComValues+0x11>
		printf("%i",u16_speed_count);
     a5c:	1f 92       	push	r1
     a5e:	8f 93       	push	r24
     a60:	df 93       	push	r29
     a62:	cf 93       	push	r28
     a64:	5d d7       	rcall	.+3770   	; 0x1920 <printf>
     a66:	8c e2       	ldi	r24, 0x2C	; 44
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	6d d7       	rcall	.+3802   	; 0x1946 <putchar>
     a6c:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <u16_speed_count+0x1>
		printf("\n");
     a70:	8f 93       	push	r24
     a72:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <u16_speed_count>
		printf("%u",ComValues.u8_throttle_cmd*1000);
		printf(",");
		printf("%u",(uint16_t)(ComValues.u8_duty_cycle*10.0));
		printf("\n");
		*/
		receive_uart(&ComValues);
     a76:	8f 93       	push	r24
     a78:	df 93       	push	r29
     a7a:	cf 93       	push	r28
     a7c:	51 d7       	rcall	.+3746   	; 0x1920 <printf>
     a7e:	8a e0       	ldi	r24, 0x0A	; 10
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	61 d7       	rcall	.+3778   	; 0x1946 <putchar>
     a84:	82 e1       	ldi	r24, 0x12	; 18
     a86:	91 e0       	ldi	r25, 0x01	; 1
     a88:	e4 dd       	rcall	.-1080   	; 0x652 <receive_uart>
     a8a:	8d b7       	in	r24, 0x3d	; 61
     a8c:	9e b7       	in	r25, 0x3e	; 62
     a8e:	08 96       	adiw	r24, 0x08	; 8
     a90:	0f b6       	in	r0, 0x3f	; 63
     a92:	f8 94       	cli
     a94:	9e bf       	out	0x3e, r25	; 62
     a96:	0f be       	out	0x3f, r0	; 63
     a98:	8d bf       	out	0x3d, r24	; 61
     a9a:	d4 cf       	rjmp	.-88     	; 0xa44 <main+0x44>

00000a9c <__vector_16>:
	}
}


ISR(TIMER0_COMP_vect){ // every 5ms
     a9c:	1f 92       	push	r1
     a9e:	0f 92       	push	r0
     aa0:	0f b6       	in	r0, 0x3f	; 63
     aa2:	0f 92       	push	r0
     aa4:	11 24       	eor	r1, r1
     aa6:	0b b6       	in	r0, 0x3b	; 59
     aa8:	0f 92       	push	r0
     aaa:	ef 92       	push	r14
     aac:	0f 93       	push	r16
     aae:	1f 93       	push	r17
     ab0:	2f 93       	push	r18
     ab2:	3f 93       	push	r19
     ab4:	4f 93       	push	r20
     ab6:	5f 93       	push	r21
     ab8:	6f 93       	push	r22
     aba:	7f 93       	push	r23
     abc:	8f 93       	push	r24
     abe:	9f 93       	push	r25
     ac0:	af 93       	push	r26
     ac2:	bf 93       	push	r27
     ac4:	ef 93       	push	r30
     ac6:	ff 93       	push	r31
	
	if (can_sender_counter == 1) // every 10ms
     ac8:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <can_sender_counter>
     acc:	81 30       	cpi	r24, 0x01	; 1
     ace:	b9 f4       	brne	.+46     	; 0xafe <__vector_16+0x62>
	{
		//handle_speed_sensor(&ComValues.u8_car_speed, &u16_speed_count, 10.0);
		handle_joulemeter(&ComValues.f32_energy, ComValues.f32_batt_current, ComValues.f32_batt_volt, 10) ;
     ad0:	e2 e1       	ldi	r30, 0x12	; 18
     ad2:	f1 e0       	ldi	r31, 0x01	; 1
     ad4:	00 85       	ldd	r16, Z+8	; 0x08
     ad6:	11 85       	ldd	r17, Z+9	; 0x09
     ad8:	22 85       	ldd	r18, Z+10	; 0x0a
     ada:	33 85       	ldd	r19, Z+11	; 0x0b
     adc:	44 81       	ldd	r20, Z+4	; 0x04
     ade:	55 81       	ldd	r21, Z+5	; 0x05
     ae0:	66 81       	ldd	r22, Z+6	; 0x06
     ae2:	77 81       	ldd	r23, Z+7	; 0x07
     ae4:	0f 2e       	mov	r0, r31
     ae6:	fa e0       	ldi	r31, 0x0A	; 10
     ae8:	ef 2e       	mov	r14, r31
     aea:	f0 2d       	mov	r31, r0
     aec:	8e e1       	ldi	r24, 0x1E	; 30
     aee:	91 e0       	ldi	r25, 0x01	; 1
     af0:	99 d1       	rcall	.+818    	; 0xe24 <handle_joulemeter>
		send_can = 1;
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <send_can>
		can_sender_counter = 0;
     af8:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <can_sender_counter>
     afc:	03 c0       	rjmp	.+6      	; 0xb04 <__vector_16+0x68>
	} else {
		can_sender_counter ++;
     afe:	8f 5f       	subi	r24, 0xFF	; 255
     b00:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <can_sender_counter>
	}
	
	if (speed_handler_counter == 100) // every 1s
     b04:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <speed_handler_counter>
     b08:	84 36       	cpi	r24, 0x64	; 100
     b0a:	69 f4       	brne	.+26     	; 0xb26 <__vector_16+0x8a>
	{
		//handle_speed_sensor(&ComValues.u8_car_speed, &u16_speed_count, 1000);
		//for test
		ComValues.u8_car_speed ++ ;
     b0c:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <ComValues+0x11>
     b10:	8f 5f       	subi	r24, 0xFF	; 255
		if (ComValues.u8_car_speed == 99)
     b12:	83 36       	cpi	r24, 0x63	; 99
     b14:	19 f0       	breq	.+6      	; 0xb1c <__vector_16+0x80>
	
	if (speed_handler_counter == 100) // every 1s
	{
		//handle_speed_sensor(&ComValues.u8_car_speed, &u16_speed_count, 1000);
		//for test
		ComValues.u8_car_speed ++ ;
     b16:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <ComValues+0x11>
     b1a:	02 c0       	rjmp	.+4      	; 0xb20 <__vector_16+0x84>
		if (ComValues.u8_car_speed == 99)
		{
			ComValues.u8_car_speed = 0 ;
     b1c:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <ComValues+0x11>
		}
		
		speed_handler_counter = 0;
     b20:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <speed_handler_counter>
     b24:	03 c0       	rjmp	.+6      	; 0xb2c <__vector_16+0x90>
		} else {
		speed_handler_counter ++;
     b26:	8f 5f       	subi	r24, 0xFF	; 255
     b28:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <speed_handler_counter>
	}
	
	manage_motor(&ComValues);
     b2c:	82 e1       	ldi	r24, 0x12	; 18
     b2e:	91 e0       	ldi	r25, 0x01	; 1
     b30:	f0 db       	rcall	.-2080   	; 0x312 <manage_motor>
}
     b32:	ff 91       	pop	r31
     b34:	ef 91       	pop	r30
     b36:	bf 91       	pop	r27
     b38:	af 91       	pop	r26
     b3a:	9f 91       	pop	r25
     b3c:	8f 91       	pop	r24
     b3e:	7f 91       	pop	r23
     b40:	6f 91       	pop	r22
     b42:	5f 91       	pop	r21
     b44:	4f 91       	pop	r20
     b46:	3f 91       	pop	r19
     b48:	2f 91       	pop	r18
     b4a:	1f 91       	pop	r17
     b4c:	0f 91       	pop	r16
     b4e:	ef 90       	pop	r14
     b50:	0f 90       	pop	r0
     b52:	0b be       	out	0x3b, r0	; 59
     b54:	0f 90       	pop	r0
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	0f 90       	pop	r0
     b5a:	1f 90       	pop	r1
     b5c:	18 95       	reti

00000b5e <__vector_12>:
*	CH2 : Battery voltage
*	CH4 : Motor temperature
*/


ISR(TIMER1_COMPA_vect){// every 1ms
     b5e:	1f 92       	push	r1
     b60:	0f 92       	push	r0
     b62:	0f b6       	in	r0, 0x3f	; 63
     b64:	0f 92       	push	r0
     b66:	11 24       	eor	r1, r1
     b68:	0b b6       	in	r0, 0x3b	; 59
     b6a:	0f 92       	push	r0
     b6c:	2f 93       	push	r18
     b6e:	3f 93       	push	r19
     b70:	4f 93       	push	r20
     b72:	5f 93       	push	r21
     b74:	6f 93       	push	r22
     b76:	7f 93       	push	r23
     b78:	8f 93       	push	r24
     b7a:	9f 93       	push	r25
     b7c:	af 93       	push	r26
     b7e:	bf 93       	push	r27
     b80:	ef 93       	push	r30
     b82:	ff 93       	push	r31

	if (u8_SPI_count == 4)
     b84:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <u8_SPI_count>
     b88:	84 30       	cpi	r24, 0x04	; 4
     b8a:	31 f4       	brne	.+12     	; 0xb98 <__vector_12+0x3a>
	{
		//motor temp
		SPI_handler_4(&ComValues.u8_motor_temp);
     b8c:	82 e2       	ldi	r24, 0x22	; 34
     b8e:	91 e0       	ldi	r25, 0x01	; 1
     b90:	93 dc       	rcall	.-1754   	; 0x4b8 <SPI_handler_4>
		u8_SPI_count = 0 ;
     b92:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <u8_SPI_count>
     b96:	12 c0       	rjmp	.+36     	; 0xbbc <__vector_12+0x5e>
	}
	
	if (u8_SPI_count == 3)
     b98:	83 30       	cpi	r24, 0x03	; 3
     b9a:	21 f4       	brne	.+8      	; 0xba4 <__vector_12+0x46>
	{
		u8_SPI_count ++ ;
     b9c:	84 e0       	ldi	r24, 0x04	; 4
     b9e:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <u8_SPI_count>
     ba2:	18 c0       	rjmp	.+48     	; 0xbd4 <__vector_12+0x76>
	}
	
	if (u8_SPI_count == 2)
     ba4:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <u8_SPI_count>
     ba8:	82 30       	cpi	r24, 0x02	; 2
     baa:	41 f4       	brne	.+16     	; 0xbbc <__vector_12+0x5e>
	{
		//batt volt
		SPI_handler_2(&ComValues.f32_batt_volt);
     bac:	8a e1       	ldi	r24, 0x1A	; 26
     bae:	91 e0       	ldi	r25, 0x01	; 1
     bb0:	54 dc       	rcall	.-1880   	; 0x45a <SPI_handler_2>
		u8_SPI_count ++ ;
     bb2:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <u8_SPI_count>
     bb6:	8f 5f       	subi	r24, 0xFF	; 255
     bb8:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <u8_SPI_count>
	}
	
	if (u8_SPI_count == 1)
     bbc:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <u8_SPI_count>
     bc0:	81 30       	cpi	r24, 0x01	; 1
	{
		//batt current
		SPI_handler_1(&ComValues.f32_batt_current);
     bc2:	41 f4       	brne	.+16     	; 0xbd4 <__vector_12+0x76>
     bc4:	86 e1       	ldi	r24, 0x16	; 22
     bc6:	91 e0       	ldi	r25, 0x01	; 1
		u8_SPI_count ++ ;
     bc8:	2a dc       	rcall	.-1964   	; 0x41e <SPI_handler_1>
     bca:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <u8_SPI_count>
     bce:	8f 5f       	subi	r24, 0xFF	; 255
     bd0:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <u8_SPI_count>
	}	
	
	if (u8_SPI_count == 0)
     bd4:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <u8_SPI_count>
	{
		//motor current
		SPI_handler_0(&ComValues.f32_motor_current);
     bd8:	81 11       	cpse	r24, r1
     bda:	08 c0       	rjmp	.+16     	; 0xbec <__vector_12+0x8e>
     bdc:	82 e1       	ldi	r24, 0x12	; 18
     bde:	91 e0       	ldi	r25, 0x01	; 1
		u8_SPI_count ++ ;
     be0:	00 dc       	rcall	.-2048   	; 0x3e2 <SPI_handler_0>
     be2:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <u8_SPI_count>
     be6:	8f 5f       	subi	r24, 0xFF	; 255
     be8:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <u8_SPI_count>
	}
}
     bec:	ff 91       	pop	r31
     bee:	ef 91       	pop	r30
     bf0:	bf 91       	pop	r27
     bf2:	af 91       	pop	r26
     bf4:	9f 91       	pop	r25
     bf6:	8f 91       	pop	r24
     bf8:	7f 91       	pop	r23
     bfa:	6f 91       	pop	r22
     bfc:	5f 91       	pop	r21
     bfe:	4f 91       	pop	r20
     c00:	3f 91       	pop	r19
     c02:	2f 91       	pop	r18
     c04:	0f 90       	pop	r0
     c06:	0b be       	out	0x3b, r0	; 59
     c08:	0f 90       	pop	r0
     c0a:	0f be       	out	0x3f, r0	; 63
     c0c:	0f 90       	pop	r0
     c0e:	1f 90       	pop	r1
     c10:	18 95       	reti

00000c12 <__vector_6>:


ISR(INT5_vect)
{
     c12:	1f 92       	push	r1
     c14:	0f 92       	push	r0
     c16:	0f b6       	in	r0, 0x3f	; 63
     c18:	0f 92       	push	r0
     c1a:	11 24       	eor	r1, r1
     c1c:	8f 93       	push	r24
     c1e:	9f 93       	push	r25
	u16_speed_count ++ ;
     c20:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <u16_speed_count>
     c24:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <u16_speed_count+0x1>
     c28:	01 96       	adiw	r24, 0x01	; 1
     c2a:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <u16_speed_count+0x1>
     c2e:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <u16_speed_count>
}
     c32:	9f 91       	pop	r25
     c34:	8f 91       	pop	r24
     c36:	0f 90       	pop	r0
     c38:	0f be       	out	0x3f, r0	; 63
     c3a:	0f 90       	pop	r0
     c3c:	1f 90       	pop	r1
     c3e:	18 95       	reti

00000c40 <handle_current_sensor>:
#define TRANSDUCER_SENSIBILITY 0.0416
#define TRANSDUCER_OFFSET 2.26
#define LOWPASS_CONSTANT 0.1

void handle_current_sensor(float *f32_current, uint16_t u16_ADC_reg)
{
     c40:	8f 92       	push	r8
     c42:	9f 92       	push	r9
     c44:	af 92       	push	r10
     c46:	bf 92       	push	r11
     c48:	cf 92       	push	r12
     c4a:	df 92       	push	r13
     c4c:	ef 92       	push	r14
     c4e:	ff 92       	push	r15
     c50:	0f 93       	push	r16
     c52:	1f 93       	push	r17
     c54:	cf 93       	push	r28
     c56:	df 93       	push	r29
     c58:	00 d0       	rcall	.+0      	; 0xc5a <handle_current_sensor+0x1a>
     c5a:	00 d0       	rcall	.+0      	; 0xc5c <handle_current_sensor+0x1c>
     c5c:	cd b7       	in	r28, 0x3d	; 61
     c5e:	de b7       	in	r29, 0x3e	; 62
     c60:	8c 01       	movw	r16, r24
	volatile float f_new_current = ((((float)u16_ADC_reg*5/4096) - TRANSDUCER_OFFSET)/TRANSDUCER_SENSIBILITY)/3 ;// /3 because current passes 3x in transducer for more precision.
     c62:	80 e0       	ldi	r24, 0x00	; 0
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	15 d5       	rcall	.+2602   	; 0x1692 <__floatunsisf>
     c68:	20 e0       	ldi	r18, 0x00	; 0
     c6a:	30 e0       	ldi	r19, 0x00	; 0
     c6c:	40 ea       	ldi	r20, 0xA0	; 160
     c6e:	50 e4       	ldi	r21, 0x40	; 64
     c70:	c6 d5       	rcall	.+2956   	; 0x17fe <__mulsf3>
     c72:	20 e0       	ldi	r18, 0x00	; 0
     c74:	30 e0       	ldi	r19, 0x00	; 0
     c76:	40 e8       	ldi	r20, 0x80	; 128
     c78:	59 e3       	ldi	r21, 0x39	; 57
     c7a:	c1 d5       	rcall	.+2946   	; 0x17fe <__mulsf3>
     c7c:	27 ed       	ldi	r18, 0xD7	; 215
     c7e:	33 ea       	ldi	r19, 0xA3	; 163
     c80:	40 e1       	ldi	r20, 0x10	; 16
     c82:	50 e4       	ldi	r21, 0x40	; 64
     c84:	04 d4       	rcall	.+2056   	; 0x148e <__subsf3>
     c86:	23 ec       	ldi	r18, 0xC3	; 195
     c88:	34 e6       	ldi	r19, 0x64	; 100
     c8a:	4a e2       	ldi	r20, 0x2A	; 42
     c8c:	5d e3       	ldi	r21, 0x3D	; 61
     c8e:	68 d4       	rcall	.+2256   	; 0x1560 <__divsf3>
     c90:	20 e0       	ldi	r18, 0x00	; 0
     c92:	30 e0       	ldi	r19, 0x00	; 0
     c94:	40 e4       	ldi	r20, 0x40	; 64
     c96:	50 e4       	ldi	r21, 0x40	; 64
     c98:	63 d4       	rcall	.+2246   	; 0x1560 <__divsf3>
     c9a:	69 83       	std	Y+1, r22	; 0x01
     c9c:	7a 83       	std	Y+2, r23	; 0x02
     c9e:	8b 83       	std	Y+3, r24	; 0x03
     ca0:	9c 83       	std	Y+4, r25	; 0x04
	f_new_current = (f_new_current-1.76);// correction of offset and ramp error (conversion + hardware) measured with ampmeter of the power supply : bad
     ca2:	69 81       	ldd	r22, Y+1	; 0x01
     ca4:	7a 81       	ldd	r23, Y+2	; 0x02
     ca6:	8b 81       	ldd	r24, Y+3	; 0x03
     ca8:	9c 81       	ldd	r25, Y+4	; 0x04
     caa:	2e ea       	ldi	r18, 0xAE	; 174
     cac:	37 e4       	ldi	r19, 0x47	; 71
     cae:	41 ee       	ldi	r20, 0xE1	; 225
     cb0:	5f e3       	ldi	r21, 0x3F	; 63
     cb2:	ed d3       	rcall	.+2010   	; 0x148e <__subsf3>
     cb4:	69 83       	std	Y+1, r22	; 0x01
     cb6:	7a 83       	std	Y+2, r23	; 0x02
     cb8:	8b 83       	std	Y+3, r24	; 0x03
     cba:	9c 83       	std	Y+4, r25	; 0x04
	*f32_current = (*f32_current)*(1-LOWPASS_CONSTANT) + LOWPASS_CONSTANT*f_new_current ;// low pass filter ---------------------TODO test
     cbc:	89 80       	ldd	r8, Y+1	; 0x01
     cbe:	9a 80       	ldd	r9, Y+2	; 0x02
     cc0:	ab 80       	ldd	r10, Y+3	; 0x03
     cc2:	bc 80       	ldd	r11, Y+4	; 0x04
     cc4:	26 e6       	ldi	r18, 0x66	; 102
     cc6:	36 e6       	ldi	r19, 0x66	; 102
     cc8:	46 e6       	ldi	r20, 0x66	; 102
     cca:	5f e3       	ldi	r21, 0x3F	; 63
     ccc:	f8 01       	movw	r30, r16
     cce:	60 81       	ld	r22, Z
     cd0:	71 81       	ldd	r23, Z+1	; 0x01
     cd2:	82 81       	ldd	r24, Z+2	; 0x02
     cd4:	93 81       	ldd	r25, Z+3	; 0x03
     cd6:	93 d5       	rcall	.+2854   	; 0x17fe <__mulsf3>
     cd8:	6b 01       	movw	r12, r22
     cda:	7c 01       	movw	r14, r24
     cdc:	2d ec       	ldi	r18, 0xCD	; 205
     cde:	3c ec       	ldi	r19, 0xCC	; 204
     ce0:	4c ec       	ldi	r20, 0xCC	; 204
     ce2:	5d e3       	ldi	r21, 0x3D	; 61
     ce4:	c5 01       	movw	r24, r10
     ce6:	b4 01       	movw	r22, r8
     ce8:	8a d5       	rcall	.+2836   	; 0x17fe <__mulsf3>
     cea:	9b 01       	movw	r18, r22
     cec:	ac 01       	movw	r20, r24
     cee:	c7 01       	movw	r24, r14
     cf0:	b6 01       	movw	r22, r12
     cf2:	ce d3       	rcall	.+1948   	; 0x1490 <__addsf3>
     cf4:	f8 01       	movw	r30, r16
     cf6:	60 83       	st	Z, r22
     cf8:	71 83       	std	Z+1, r23	; 0x01
     cfa:	82 83       	std	Z+2, r24	; 0x02
     cfc:	93 83       	std	Z+3, r25	; 0x03
}
     cfe:	0f 90       	pop	r0
     d00:	0f 90       	pop	r0
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
     d06:	df 91       	pop	r29
     d08:	cf 91       	pop	r28
     d0a:	1f 91       	pop	r17
     d0c:	0f 91       	pop	r16
     d0e:	ff 90       	pop	r15
     d10:	ef 90       	pop	r14
     d12:	df 90       	pop	r13
     d14:	cf 90       	pop	r12
     d16:	bf 90       	pop	r11
     d18:	af 90       	pop	r10
     d1a:	9f 90       	pop	r9
     d1c:	8f 90       	pop	r8
     d1e:	08 95       	ret

00000d20 <handle_temp_sensor>:

void handle_temp_sensor(uint8_t *u8_temp, uint16_t u16_ADC_reg)
{
     d20:	0f 93       	push	r16
     d22:	1f 93       	push	r17
     d24:	cf 93       	push	r28
     d26:	df 93       	push	r29
     d28:	00 d0       	rcall	.+0      	; 0xd2a <handle_temp_sensor+0xa>
     d2a:	00 d0       	rcall	.+0      	; 0xd2c <handle_temp_sensor+0xc>
     d2c:	cd b7       	in	r28, 0x3d	; 61
     d2e:	de b7       	in	r29, 0x3e	; 62
     d30:	8c 01       	movw	r16, r24
	volatile float f_sens_volt = ((float)u16_ADC_reg*5/4096);
     d32:	80 e0       	ldi	r24, 0x00	; 0
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	ad d4       	rcall	.+2394   	; 0x1692 <__floatunsisf>
     d38:	20 e0       	ldi	r18, 0x00	; 0
     d3a:	30 e0       	ldi	r19, 0x00	; 0
     d3c:	40 ea       	ldi	r20, 0xA0	; 160
     d3e:	50 e4       	ldi	r21, 0x40	; 64
     d40:	5e d5       	rcall	.+2748   	; 0x17fe <__mulsf3>
     d42:	20 e0       	ldi	r18, 0x00	; 0
     d44:	30 e0       	ldi	r19, 0x00	; 0
     d46:	40 e8       	ldi	r20, 0x80	; 128
     d48:	59 e3       	ldi	r21, 0x39	; 57
     d4a:	59 d5       	rcall	.+2738   	; 0x17fe <__mulsf3>
     d4c:	69 83       	std	Y+1, r22	; 0x01
     d4e:	7a 83       	std	Y+2, r23	; 0x02
     d50:	8b 83       	std	Y+3, r24	; 0x03
     d52:	9c 83       	std	Y+4, r25	; 0x04
	// 0 -> 3.7V => T = 20*V-22
	// 3.7 -> 4.7V => T = 55.5*V-155.5
	// 4.7 -> 5V => T = 220*V-840
	// this approximation system is used because it requires less processing power and variable accuracy than the 3rd order polyfit.
	
	if (f_sens_volt <= 3.7)
     d54:	69 81       	ldd	r22, Y+1	; 0x01
     d56:	7a 81       	ldd	r23, Y+2	; 0x02
     d58:	8b 81       	ldd	r24, Y+3	; 0x03
     d5a:	9c 81       	ldd	r25, Y+4	; 0x04
     d5c:	2d ec       	ldi	r18, 0xCD	; 205
     d5e:	3c ec       	ldi	r19, 0xCC	; 204
     d60:	4c e6       	ldi	r20, 0x6C	; 108
     d62:	50 e4       	ldi	r21, 0x40	; 64
     d64:	f9 d3       	rcall	.+2034   	; 0x1558 <__cmpsf2>
     d66:	18 16       	cp	r1, r24
     d68:	8c f0       	brlt	.+34     	; 0xd8c <handle_temp_sensor+0x6c>
	{
		*u8_temp = (uint8_t)(20*f_sens_volt-22);
     d6a:	69 81       	ldd	r22, Y+1	; 0x01
     d6c:	7a 81       	ldd	r23, Y+2	; 0x02
     d6e:	8b 81       	ldd	r24, Y+3	; 0x03
     d70:	9c 81       	ldd	r25, Y+4	; 0x04
     d72:	20 e0       	ldi	r18, 0x00	; 0
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	40 ea       	ldi	r20, 0xA0	; 160
     d78:	51 e4       	ldi	r21, 0x41	; 65
     d7a:	41 d5       	rcall	.+2690   	; 0x17fe <__mulsf3>
     d7c:	20 e0       	ldi	r18, 0x00	; 0
     d7e:	30 e0       	ldi	r19, 0x00	; 0
     d80:	40 eb       	ldi	r20, 0xB0	; 176
     d82:	51 e4       	ldi	r21, 0x41	; 65
     d84:	84 d3       	rcall	.+1800   	; 0x148e <__subsf3>
     d86:	59 d4       	rcall	.+2226   	; 0x163a <__fixunssfsi>
     d88:	f8 01       	movw	r30, r16
     d8a:	60 83       	st	Z, r22
	}
	
	if (f_sens_volt <= 4.7 && f_sens_volt > 3.7)
     d8c:	69 81       	ldd	r22, Y+1	; 0x01
     d8e:	7a 81       	ldd	r23, Y+2	; 0x02
     d90:	8b 81       	ldd	r24, Y+3	; 0x03
     d92:	9c 81       	ldd	r25, Y+4	; 0x04
     d94:	26 e6       	ldi	r18, 0x66	; 102
     d96:	36 e6       	ldi	r19, 0x66	; 102
     d98:	46 e9       	ldi	r20, 0x96	; 150
     d9a:	50 e4       	ldi	r21, 0x40	; 64
     d9c:	dd d3       	rcall	.+1978   	; 0x1558 <__cmpsf2>
     d9e:	18 16       	cp	r1, r24
     da0:	e4 f0       	brlt	.+56     	; 0xdda <handle_temp_sensor+0xba>
     da2:	69 81       	ldd	r22, Y+1	; 0x01
     da4:	7a 81       	ldd	r23, Y+2	; 0x02
     da6:	8b 81       	ldd	r24, Y+3	; 0x03
     da8:	9c 81       	ldd	r25, Y+4	; 0x04
     daa:	2d ec       	ldi	r18, 0xCD	; 205
     dac:	3c ec       	ldi	r19, 0xCC	; 204
     dae:	4c e6       	ldi	r20, 0x6C	; 108
     db0:	50 e4       	ldi	r21, 0x40	; 64
     db2:	21 d5       	rcall	.+2626   	; 0x17f6 <__gesf2>
	{
		*u8_temp = (uint8_t)(55.5*f_sens_volt-155.5);
     db4:	18 16       	cp	r1, r24
     db6:	8c f4       	brge	.+34     	; 0xdda <handle_temp_sensor+0xba>
     db8:	69 81       	ldd	r22, Y+1	; 0x01
     dba:	7a 81       	ldd	r23, Y+2	; 0x02
     dbc:	8b 81       	ldd	r24, Y+3	; 0x03
     dbe:	9c 81       	ldd	r25, Y+4	; 0x04
     dc0:	20 e0       	ldi	r18, 0x00	; 0
     dc2:	30 e0       	ldi	r19, 0x00	; 0
     dc4:	4e e5       	ldi	r20, 0x5E	; 94
     dc6:	52 e4       	ldi	r21, 0x42	; 66
     dc8:	1a d5       	rcall	.+2612   	; 0x17fe <__mulsf3>
     dca:	20 e0       	ldi	r18, 0x00	; 0
     dcc:	30 e8       	ldi	r19, 0x80	; 128
     dce:	4b e1       	ldi	r20, 0x1B	; 27
     dd0:	53 e4       	ldi	r21, 0x43	; 67
     dd2:	5d d3       	rcall	.+1722   	; 0x148e <__subsf3>
     dd4:	32 d4       	rcall	.+2148   	; 0x163a <__fixunssfsi>
	}
	
	if (f_sens_volt > 4.7)
     dd6:	f8 01       	movw	r30, r16
     dd8:	60 83       	st	Z, r22
     dda:	69 81       	ldd	r22, Y+1	; 0x01
     ddc:	7a 81       	ldd	r23, Y+2	; 0x02
     dde:	8b 81       	ldd	r24, Y+3	; 0x03
     de0:	9c 81       	ldd	r25, Y+4	; 0x04
     de2:	26 e6       	ldi	r18, 0x66	; 102
     de4:	36 e6       	ldi	r19, 0x66	; 102
     de6:	46 e9       	ldi	r20, 0x96	; 150
     de8:	50 e4       	ldi	r21, 0x40	; 64
	{
		*u8_temp = (uint8_t)(200*f_sens_volt-840);
     dea:	05 d5       	rcall	.+2570   	; 0x17f6 <__gesf2>
     dec:	18 16       	cp	r1, r24
     dee:	8c f4       	brge	.+34     	; 0xe12 <handle_temp_sensor+0xf2>
     df0:	69 81       	ldd	r22, Y+1	; 0x01
     df2:	7a 81       	ldd	r23, Y+2	; 0x02
     df4:	8b 81       	ldd	r24, Y+3	; 0x03
     df6:	9c 81       	ldd	r25, Y+4	; 0x04
     df8:	20 e0       	ldi	r18, 0x00	; 0
     dfa:	30 e0       	ldi	r19, 0x00	; 0
     dfc:	48 e4       	ldi	r20, 0x48	; 72
     dfe:	53 e4       	ldi	r21, 0x43	; 67
     e00:	fe d4       	rcall	.+2556   	; 0x17fe <__mulsf3>
     e02:	20 e0       	ldi	r18, 0x00	; 0
     e04:	30 e0       	ldi	r19, 0x00	; 0
     e06:	42 e5       	ldi	r20, 0x52	; 82
     e08:	54 e4       	ldi	r21, 0x44	; 68
     e0a:	41 d3       	rcall	.+1666   	; 0x148e <__subsf3>
     e0c:	16 d4       	rcall	.+2092   	; 0x163a <__fixunssfsi>
	}
}
     e0e:	f8 01       	movw	r30, r16
     e10:	60 83       	st	Z, r22
     e12:	0f 90       	pop	r0
     e14:	0f 90       	pop	r0
     e16:	0f 90       	pop	r0
     e18:	0f 90       	pop	r0
     e1a:	df 91       	pop	r29
     e1c:	cf 91       	pop	r28
     e1e:	1f 91       	pop	r17
     e20:	0f 91       	pop	r16
     e22:	08 95       	ret

00000e24 <handle_joulemeter>:

void handle_joulemeter(float *f32_energy, float f32_bat_current, float f32_bat_voltage, uint8_t u8_time_period) //units : A, V, ms
{
     e24:	8f 92       	push	r8
     e26:	9f 92       	push	r9
     e28:	af 92       	push	r10
     e2a:	bf 92       	push	r11
     e2c:	ef 92       	push	r14
     e2e:	0f 93       	push	r16
     e30:	1f 93       	push	r17
     e32:	cf 93       	push	r28
     e34:	df 93       	push	r29
     e36:	ec 01       	movw	r28, r24
     e38:	4a 01       	movw	r8, r20
     e3a:	5b 01       	movw	r10, r22
     e3c:	c9 01       	movw	r24, r18
     e3e:	b8 01       	movw	r22, r16
	*f32_energy += f32_bat_voltage*f32_bat_current*(float)u8_time_period/1000 ;
     e40:	a5 01       	movw	r20, r10
     e42:	94 01       	movw	r18, r8
     e44:	dc d4       	rcall	.+2488   	; 0x17fe <__mulsf3>
     e46:	4b 01       	movw	r8, r22
     e48:	5c 01       	movw	r10, r24
     e4a:	6e 2d       	mov	r22, r14
     e4c:	70 e0       	ldi	r23, 0x00	; 0
     e4e:	80 e0       	ldi	r24, 0x00	; 0
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	1f d4       	rcall	.+2110   	; 0x1692 <__floatunsisf>
     e54:	9b 01       	movw	r18, r22
     e56:	ac 01       	movw	r20, r24
     e58:	c5 01       	movw	r24, r10
     e5a:	b4 01       	movw	r22, r8
     e5c:	d0 d4       	rcall	.+2464   	; 0x17fe <__mulsf3>
     e5e:	20 e0       	ldi	r18, 0x00	; 0
     e60:	30 e0       	ldi	r19, 0x00	; 0
     e62:	4a e7       	ldi	r20, 0x7A	; 122
     e64:	54 e4       	ldi	r21, 0x44	; 68
     e66:	7c d3       	rcall	.+1784   	; 0x1560 <__divsf3>
     e68:	9b 01       	movw	r18, r22
     e6a:	ac 01       	movw	r20, r24
     e6c:	68 81       	ld	r22, Y
     e6e:	79 81       	ldd	r23, Y+1	; 0x01
     e70:	8a 81       	ldd	r24, Y+2	; 0x02
     e72:	9b 81       	ldd	r25, Y+3	; 0x03
     e74:	0d d3       	rcall	.+1562   	; 0x1490 <__addsf3>
     e76:	68 83       	st	Y, r22
     e78:	79 83       	std	Y+1, r23	; 0x01
     e7a:	8a 83       	std	Y+2, r24	; 0x02
     e7c:	9b 83       	std	Y+3, r25	; 0x03
     e7e:	df 91       	pop	r29
     e80:	cf 91       	pop	r28
     e82:	1f 91       	pop	r17
     e84:	0f 91       	pop	r16
     e86:	ef 90       	pop	r14
     e88:	bf 90       	pop	r11
     e8a:	af 90       	pop	r10
     e8c:	9f 90       	pop	r9
     e8e:	8f 90       	pop	r8
     e90:	08 95       	ret

00000e92 <Set_ADC_Channel_ext>:
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	88 30       	cpi	r24, 0x08	; 8
     e96:	91 05       	cpc	r25, r1
     e98:	88 f5       	brcc	.+98     	; 0xefc <Set_ADC_Channel_ext+0x6a>
     e9a:	fc 01       	movw	r30, r24
     e9c:	e6 5b       	subi	r30, 0xB6	; 182
     e9e:	ff 4f       	sbci	r31, 0xFF	; 255
     ea0:	11 c5       	rjmp	.+2594   	; 0x18c4 <__tablejump2__>
     ea2:	86 e0       	ldi	r24, 0x06	; 6
     ea4:	fb 01       	movw	r30, r22
     ea6:	80 83       	st	Z, r24
     ea8:	11 82       	std	Z+1, r1	; 0x01
     eaa:	08 95       	ret
     eac:	86 e0       	ldi	r24, 0x06	; 6
     eae:	fb 01       	movw	r30, r22
     eb0:	80 83       	st	Z, r24
     eb2:	80 e4       	ldi	r24, 0x40	; 64
     eb4:	81 83       	std	Z+1, r24	; 0x01
     eb6:	08 95       	ret
     eb8:	86 e0       	ldi	r24, 0x06	; 6
     eba:	fb 01       	movw	r30, r22
     ebc:	80 83       	st	Z, r24
     ebe:	80 e8       	ldi	r24, 0x80	; 128
     ec0:	81 83       	std	Z+1, r24	; 0x01
     ec2:	08 95       	ret
     ec4:	86 e0       	ldi	r24, 0x06	; 6
     ec6:	fb 01       	movw	r30, r22
     ec8:	80 83       	st	Z, r24
     eca:	80 ec       	ldi	r24, 0xC0	; 192
     ecc:	81 83       	std	Z+1, r24	; 0x01
     ece:	08 95       	ret
     ed0:	87 e0       	ldi	r24, 0x07	; 7
     ed2:	fb 01       	movw	r30, r22
     ed4:	80 83       	st	Z, r24
     ed6:	11 82       	std	Z+1, r1	; 0x01
     ed8:	08 95       	ret
     eda:	87 e0       	ldi	r24, 0x07	; 7
     edc:	fb 01       	movw	r30, r22
     ede:	80 83       	st	Z, r24
     ee0:	80 e4       	ldi	r24, 0x40	; 64
     ee2:	81 83       	std	Z+1, r24	; 0x01
     ee4:	08 95       	ret
     ee6:	87 e0       	ldi	r24, 0x07	; 7
     ee8:	fb 01       	movw	r30, r22
     eea:	80 83       	st	Z, r24
     eec:	80 e8       	ldi	r24, 0x80	; 128
     eee:	81 83       	std	Z+1, r24	; 0x01
     ef0:	08 95       	ret
     ef2:	87 e0       	ldi	r24, 0x07	; 7
     ef4:	fb 01       	movw	r30, r22
     ef6:	80 83       	st	Z, r24
     ef8:	80 ec       	ldi	r24, 0xC0	; 192
     efa:	81 83       	std	Z+1, r24	; 0x01
     efc:	08 95       	ret

00000efe <__vector_18>:
     efe:	1f 92       	push	r1
     f00:	0f 92       	push	r0
     f02:	0f b6       	in	r0, 0x3f	; 63
     f04:	0f 92       	push	r0
     f06:	11 24       	eor	r1, r1
     f08:	0b b6       	in	r0, 0x3b	; 59
     f0a:	0f 92       	push	r0
     f0c:	2f 93       	push	r18
     f0e:	3f 93       	push	r19
     f10:	4f 93       	push	r20
     f12:	5f 93       	push	r21
     f14:	6f 93       	push	r22
     f16:	8f 93       	push	r24
     f18:	9f 93       	push	r25
     f1a:	af 93       	push	r26
     f1c:	bf 93       	push	r27
     f1e:	ef 93       	push	r30
     f20:	ff 93       	push	r31
     f22:	cf 93       	push	r28
     f24:	df 93       	push	r29
     f26:	1f 92       	push	r1
     f28:	cd b7       	in	r28, 0x3d	; 61
     f2a:	de b7       	in	r29, 0x3e	; 62
     f2c:	80 91 e0 00 	lds	r24, 0x00E0	; 0x8000e0 <__TEXT_REGION_LENGTH__+0x7e00e0>
     f30:	80 ff       	sbrs	r24, 0
     f32:	47 c0       	rjmp	.+142    	; 0xfc2 <__vector_18+0xc4>
     f34:	90 91 de 00 	lds	r25, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
     f38:	90 ff       	sbrs	r25, 0
     f3a:	43 c0       	rjmp	.+134    	; 0xfc2 <__vector_18+0xc4>
     f3c:	10 92 ed 00 	sts	0x00ED, r1	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
     f40:	ee ee       	ldi	r30, 0xEE	; 238
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	80 81       	ld	r24, Z
     f46:	89 83       	std	Y+1, r24	; 0x01
     f48:	80 81       	ld	r24, Z
     f4a:	8f 7b       	andi	r24, 0xBF	; 191
     f4c:	80 83       	st	Z, r24
     f4e:	80 91 49 01 	lds	r24, 0x0149	; 0x800149 <tx_off>
     f52:	90 91 48 01 	lds	r25, 0x0148	; 0x800148 <tx_on>
     f56:	98 17       	cp	r25, r24
     f58:	89 f1       	breq	.+98     	; 0xfbc <__vector_18+0xbe>
     f5a:	8f 70       	andi	r24, 0x0F	; 15
     f5c:	2b e0       	ldi	r18, 0x0B	; 11
     f5e:	82 9f       	mul	r24, r18
     f60:	c0 01       	movw	r24, r0
     f62:	11 24       	eor	r1, r1
     f64:	fc 01       	movw	r30, r24
     f66:	e6 50       	subi	r30, 0x06	; 6
     f68:	fe 4f       	sbci	r31, 0xFE	; 254
     f6a:	20 81       	ld	r18, Z
     f6c:	20 93 f0 00 	sts	0x00F0, r18	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
     f70:	20 81       	ld	r18, Z
     f72:	20 93 f2 00 	sts	0x00F2, r18	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
     f76:	21 81       	ldd	r18, Z+1	; 0x01
     f78:	20 93 f3 00 	sts	0x00F3, r18	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
     f7c:	23 81       	ldd	r18, Z+3	; 0x03
     f7e:	aa ef       	ldi	r26, 0xFA	; 250
     f80:	b0 e0       	ldi	r27, 0x00	; 0
     f82:	2c 93       	st	X, r18
     f84:	24 81       	ldd	r18, Z+4	; 0x04
     f86:	2c 93       	st	X, r18
     f88:	25 81       	ldd	r18, Z+5	; 0x05
     f8a:	2c 93       	st	X, r18
     f8c:	26 81       	ldd	r18, Z+6	; 0x06
     f8e:	2c 93       	st	X, r18
     f90:	27 81       	ldd	r18, Z+7	; 0x07
     f92:	2c 93       	st	X, r18
     f94:	20 85       	ldd	r18, Z+8	; 0x08
     f96:	2c 93       	st	X, r18
     f98:	21 85       	ldd	r18, Z+9	; 0x09
     f9a:	2c 93       	st	X, r18
     f9c:	22 85       	ldd	r18, Z+10	; 0x0a
     f9e:	2c 93       	st	X, r18
     fa0:	fc 01       	movw	r30, r24
     fa2:	e4 50       	subi	r30, 0x04	; 4
     fa4:	fe 4f       	sbci	r31, 0xFE	; 254
     fa6:	80 81       	ld	r24, Z
     fa8:	8f 70       	andi	r24, 0x0F	; 15
     faa:	80 64       	ori	r24, 0x40	; 64
     fac:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
     fb0:	80 91 49 01 	lds	r24, 0x0149	; 0x800149 <tx_off>
     fb4:	8f 5f       	subi	r24, 0xFF	; 255
     fb6:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <tx_off>
     fba:	7d c0       	rjmp	.+250    	; 0x10b6 <__vector_18+0x1b8>
     fbc:	10 92 47 01 	sts	0x0147, r1	; 0x800147 <tx_busy>
     fc0:	7a c0       	rjmp	.+244    	; 0x10b6 <__vector_18+0x1b8>
     fc2:	81 ff       	sbrs	r24, 1
     fc4:	78 c0       	rjmp	.+240    	; 0x10b6 <__vector_18+0x1b8>
     fc6:	80 91 de 00 	lds	r24, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
     fca:	81 ff       	sbrs	r24, 1
     fcc:	74 c0       	rjmp	.+232    	; 0x10b6 <__vector_18+0x1b8>
     fce:	80 e1       	ldi	r24, 0x10	; 16
     fd0:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
     fd4:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <rx_on>
     fd8:	28 2f       	mov	r18, r24
     fda:	30 e0       	ldi	r19, 0x00	; 0
     fdc:	90 91 46 01 	lds	r25, 0x0146	; 0x800146 <rx_off>
     fe0:	29 1b       	sub	r18, r25
     fe2:	31 09       	sbc	r19, r1
     fe4:	2f 77       	andi	r18, 0x7F	; 127
     fe6:	33 27       	eor	r19, r19
     fe8:	20 31       	cpi	r18, 0x10	; 16
     fea:	31 05       	cpc	r19, r1
     fec:	0c f0       	brlt	.+2      	; 0xff0 <__vector_18+0xf2>
     fee:	58 c0       	rjmp	.+176    	; 0x10a0 <__vector_18+0x1a2>
     ff0:	e8 2f       	mov	r30, r24
     ff2:	ef 70       	andi	r30, 0x0F	; 15
     ff4:	90 91 ef 00 	lds	r25, 0x00EF	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
     ff8:	2e 2f       	mov	r18, r30
     ffa:	30 e0       	ldi	r19, 0x00	; 0
     ffc:	4b e0       	ldi	r20, 0x0B	; 11
     ffe:	e4 9f       	mul	r30, r20
    1000:	f0 01       	movw	r30, r0
    1002:	11 24       	eor	r1, r1
    1004:	e6 5b       	subi	r30, 0xB6	; 182
    1006:	fe 4f       	sbci	r31, 0xFE	; 254
    1008:	9f 70       	andi	r25, 0x0F	; 15
    100a:	42 81       	ldd	r20, Z+2	; 0x02
    100c:	40 7f       	andi	r20, 0xF0	; 240
    100e:	94 2b       	or	r25, r20
    1010:	92 83       	std	Z+2, r25	; 0x02
    1012:	40 91 f2 00 	lds	r20, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
    1016:	90 91 f0 00 	lds	r25, 0x00F0	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
    101a:	40 7e       	andi	r20, 0xE0	; 224
    101c:	97 70       	andi	r25, 0x07	; 7
    101e:	94 2b       	or	r25, r20
    1020:	90 83       	st	Z, r25
    1022:	90 91 f3 00 	lds	r25, 0x00F3	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
    1026:	91 83       	std	Z+1, r25	; 0x01
    1028:	aa ef       	ldi	r26, 0xFA	; 250
    102a:	b0 e0       	ldi	r27, 0x00	; 0
    102c:	9c 91       	ld	r25, X
    102e:	93 83       	std	Z+3, r25	; 0x03
    1030:	9c 91       	ld	r25, X
    1032:	94 83       	std	Z+4, r25	; 0x04
    1034:	9c 91       	ld	r25, X
    1036:	95 83       	std	Z+5, r25	; 0x05
    1038:	9c 91       	ld	r25, X
    103a:	96 83       	std	Z+6, r25	; 0x06
    103c:	9c 91       	ld	r25, X
    103e:	97 83       	std	Z+7, r25	; 0x07
    1040:	9c 91       	ld	r25, X
    1042:	90 87       	std	Z+8, r25	; 0x08
    1044:	9c 91       	ld	r25, X
    1046:	91 87       	std	Z+9, r25	; 0x09
    1048:	9c 91       	ld	r25, X
    104a:	92 87       	std	Z+10, r25	; 0x0a
    104c:	8f 5f       	subi	r24, 0xFF	; 255
    104e:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <rx_on>
    1052:	40 81       	ld	r20, Z
    1054:	42 95       	swap	r20
    1056:	46 95       	lsr	r20
    1058:	47 70       	andi	r20, 0x07	; 7
    105a:	51 81       	ldd	r21, Z+1	; 0x01
    105c:	65 2f       	mov	r22, r21
    105e:	66 0f       	add	r22, r22
    1060:	66 0f       	add	r22, r22
    1062:	66 0f       	add	r22, r22
    1064:	86 2f       	mov	r24, r22
    1066:	84 2b       	or	r24, r20
    1068:	95 2f       	mov	r25, r21
    106a:	92 95       	swap	r25
    106c:	96 95       	lsr	r25
    106e:	97 70       	andi	r25, 0x07	; 7
    1070:	89 2b       	or	r24, r25
    1072:	b1 f4       	brne	.+44     	; 0x10a0 <__vector_18+0x1a2>
    1074:	8b e0       	ldi	r24, 0x0B	; 11
    1076:	82 9f       	mul	r24, r18
    1078:	f0 01       	movw	r30, r0
    107a:	83 9f       	mul	r24, r19
    107c:	f0 0d       	add	r31, r0
    107e:	11 24       	eor	r1, r1
    1080:	e6 5b       	subi	r30, 0xB6	; 182
    1082:	fe 4f       	sbci	r31, 0xFE	; 254
    1084:	83 81       	ldd	r24, Z+3	; 0x03
    1086:	83 30       	cpi	r24, 0x03	; 3
    1088:	59 f4       	brne	.+22     	; 0x10a0 <__vector_18+0x1a2>
				: "r0"
		);
	}
	else
	{
		__asm__ __volatile__ (
    108a:	98 e0       	ldi	r25, 0x08	; 8
    108c:	88 e1       	ldi	r24, 0x18	; 24
    108e:	0f b6       	in	r0, 0x3f	; 63
    1090:	f8 94       	cli
    1092:	a8 95       	wdr
    1094:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    1098:	0f be       	out	0x3f, r0	; 63
    109a:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    109e:	ff cf       	rjmp	.-2      	; 0x109e <__vector_18+0x1a0>
    10a0:	ee ee       	ldi	r30, 0xEE	; 238
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	80 81       	ld	r24, Z
    10a6:	89 83       	std	Y+1, r24	; 0x01
    10a8:	89 81       	ldd	r24, Y+1	; 0x01
    10aa:	80 81       	ld	r24, Z
    10ac:	8f 7d       	andi	r24, 0xDF	; 223
    10ae:	80 83       	st	Z, r24
    10b0:	80 e8       	ldi	r24, 0x80	; 128
    10b2:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
    10b6:	0f 90       	pop	r0
    10b8:	df 91       	pop	r29
    10ba:	cf 91       	pop	r28
    10bc:	ff 91       	pop	r31
    10be:	ef 91       	pop	r30
    10c0:	bf 91       	pop	r27
    10c2:	af 91       	pop	r26
    10c4:	9f 91       	pop	r25
    10c6:	8f 91       	pop	r24
    10c8:	6f 91       	pop	r22
    10ca:	5f 91       	pop	r21
    10cc:	4f 91       	pop	r20
    10ce:	3f 91       	pop	r19
    10d0:	2f 91       	pop	r18
    10d2:	0f 90       	pop	r0
    10d4:	0b be       	out	0x3b, r0	; 59
    10d6:	0f 90       	pop	r0
    10d8:	0f be       	out	0x3f, r0	; 63
    10da:	0f 90       	pop	r0
    10dc:	1f 90       	pop	r1
    10de:	18 95       	reti

000010e0 <can_init>:
    10e0:	cf 93       	push	r28
    10e2:	df 93       	push	r29
    10e4:	e8 ed       	ldi	r30, 0xD8	; 216
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	21 e0       	ldi	r18, 0x01	; 1
    10ea:	20 83       	st	Z, r18
    10ec:	10 92 e2 00 	sts	0x00E2, r1	; 0x8000e2 <__TEXT_REGION_LENGTH__+0x7e00e2>
    10f0:	2c e0       	ldi	r18, 0x0C	; 12
    10f2:	20 93 e3 00 	sts	0x00E3, r18	; 0x8000e3 <__TEXT_REGION_LENGTH__+0x7e00e3>
    10f6:	27 e3       	ldi	r18, 0x37	; 55
    10f8:	20 93 e4 00 	sts	0x00E4, r18	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7e00e4>
    10fc:	10 92 e7 00 	sts	0x00E7, r1	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7e00e7>
    1100:	10 92 e6 00 	sts	0x00E6, r1	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7e00e6>
    1104:	10 92 e9 00 	sts	0x00E9, r1	; 0x8000e9 <__TEXT_REGION_LENGTH__+0x7e00e9>
    1108:	10 92 e8 00 	sts	0x00E8, r1	; 0x8000e8 <__TEXT_REGION_LENGTH__+0x7e00e8>
    110c:	10 92 ec 00 	sts	0x00EC, r1	; 0x8000ec <__TEXT_REGION_LENGTH__+0x7e00ec>
    1110:	10 92 e5 00 	sts	0x00E5, r1	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7e00e5>
    1114:	cd ee       	ldi	r28, 0xED	; 237
    1116:	d0 e0       	ldi	r29, 0x00	; 0
    1118:	18 82       	st	Y, r1
    111a:	ae ee       	ldi	r26, 0xEE	; 238
    111c:	b0 e0       	ldi	r27, 0x00	; 0
    111e:	1c 92       	st	X, r1
    1120:	20 e1       	ldi	r18, 0x10	; 16
    1122:	28 83       	st	Y, r18
    1124:	1c 92       	st	X, r1
    1126:	10 92 f4 00 	sts	0x00F4, r1	; 0x8000f4 <__TEXT_REGION_LENGTH__+0x7e00f4>
    112a:	28 2f       	mov	r18, r24
    112c:	22 95       	swap	r18
    112e:	22 0f       	add	r18, r18
    1130:	20 7e       	andi	r18, 0xE0	; 224
    1132:	20 93 f6 00 	sts	0x00F6, r18	; 0x8000f6 <__TEXT_REGION_LENGTH__+0x7e00f6>
    1136:	96 95       	lsr	r25
    1138:	87 95       	ror	r24
    113a:	96 95       	lsr	r25
    113c:	87 95       	ror	r24
    113e:	96 95       	lsr	r25
    1140:	87 95       	ror	r24
    1142:	80 93 f7 00 	sts	0x00F7, r24	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7e00f7>
    1146:	10 92 f0 00 	sts	0x00F0, r1	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
    114a:	86 2f       	mov	r24, r22
    114c:	82 95       	swap	r24
    114e:	88 0f       	add	r24, r24
    1150:	80 7e       	andi	r24, 0xE0	; 224
    1152:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
    1156:	76 95       	lsr	r23
    1158:	67 95       	ror	r22
    115a:	76 95       	lsr	r23
    115c:	67 95       	ror	r22
    115e:	76 95       	lsr	r23
    1160:	67 95       	ror	r22
    1162:	60 93 f3 00 	sts	0x00F3, r22	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
    1166:	80 e8       	ldi	r24, 0x80	; 128
    1168:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
    116c:	83 e0       	ldi	r24, 0x03	; 3
    116e:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    1172:	80 93 de 00 	sts	0x00DE, r24	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
    1176:	80 eb       	ldi	r24, 0xB0	; 176
    1178:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    117c:	82 e0       	ldi	r24, 0x02	; 2
    117e:	80 83       	st	Z, r24
    1180:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <reset>
    1184:	df 91       	pop	r29
    1186:	cf 91       	pop	r28
    1188:	08 95       	ret

0000118a <can_read_message_if_new>:
    118a:	cf 93       	push	r28
    118c:	df 93       	push	r29
    118e:	ec 01       	movw	r28, r24
    1190:	40 91 46 01 	lds	r20, 0x0146	; 0x800146 <rx_off>
    1194:	20 91 45 01 	lds	r18, 0x0145	; 0x800145 <rx_on>
    1198:	24 17       	cp	r18, r20
    119a:	89 f1       	breq	.+98     	; 0x11fe <can_read_message_if_new+0x74>
    119c:	a4 2f       	mov	r26, r20
    119e:	af 70       	andi	r26, 0x0F	; 15
    11a0:	8b e0       	ldi	r24, 0x0B	; 11
    11a2:	a8 9f       	mul	r26, r24
    11a4:	b0 01       	movw	r22, r0
    11a6:	11 24       	eor	r1, r1
    11a8:	fb 01       	movw	r30, r22
    11aa:	e6 5b       	subi	r30, 0xB6	; 182
    11ac:	fe 4f       	sbci	r31, 0xFE	; 254
    11ae:	20 81       	ld	r18, Z
    11b0:	22 95       	swap	r18
    11b2:	26 95       	lsr	r18
    11b4:	27 70       	andi	r18, 0x07	; 7
    11b6:	31 81       	ldd	r19, Z+1	; 0x01
    11b8:	53 2f       	mov	r21, r19
    11ba:	55 0f       	add	r21, r21
    11bc:	55 0f       	add	r21, r21
    11be:	55 0f       	add	r21, r21
    11c0:	25 2b       	or	r18, r21
    11c2:	32 95       	swap	r19
    11c4:	36 95       	lsr	r19
    11c6:	37 70       	andi	r19, 0x07	; 7
    11c8:	28 83       	st	Y, r18
    11ca:	39 83       	std	Y+1, r19	; 0x01
    11cc:	fb 01       	movw	r30, r22
    11ce:	e4 5b       	subi	r30, 0xB4	; 180
    11d0:	fe 4f       	sbci	r31, 0xFE	; 254
    11d2:	20 81       	ld	r18, Z
    11d4:	2f 70       	andi	r18, 0x0F	; 15
    11d6:	2a 83       	std	Y+2, r18	; 0x02
    11d8:	22 23       	and	r18, r18
    11da:	99 f0       	breq	.+38     	; 0x1202 <can_read_message_if_new+0x78>
    11dc:	db 01       	movw	r26, r22
    11de:	a3 5b       	subi	r26, 0xB3	; 179
    11e0:	be 4f       	sbci	r27, 0xFE	; 254
    11e2:	fe 01       	movw	r30, r28
    11e4:	33 96       	adiw	r30, 0x03	; 3
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	2d 5f       	subi	r18, 0xFD	; 253
    11ea:	3f 4f       	sbci	r19, 0xFF	; 255
    11ec:	ce 01       	movw	r24, r28
    11ee:	82 0f       	add	r24, r18
    11f0:	93 1f       	adc	r25, r19
    11f2:	2d 91       	ld	r18, X+
    11f4:	21 93       	st	Z+, r18
    11f6:	e8 17       	cp	r30, r24
    11f8:	f9 07       	cpc	r31, r25
    11fa:	d9 f7       	brne	.-10     	; 0x11f2 <can_read_message_if_new+0x68>
    11fc:	02 c0       	rjmp	.+4      	; 0x1202 <can_read_message_if_new+0x78>
    11fe:	80 e0       	ldi	r24, 0x00	; 0
    1200:	04 c0       	rjmp	.+8      	; 0x120a <can_read_message_if_new+0x80>
    1202:	4f 5f       	subi	r20, 0xFF	; 255
    1204:	40 93 46 01 	sts	0x0146, r20	; 0x800146 <rx_off>
    1208:	81 e0       	ldi	r24, 0x01	; 1
    120a:	df 91       	pop	r29
    120c:	cf 91       	pop	r28
    120e:	08 95       	ret

00001210 <can_send_message>:
    1210:	cf 93       	push	r28
    1212:	df 93       	push	r29
    1214:	fc 01       	movw	r30, r24
    1216:	ab ed       	ldi	r26, 0xDB	; 219
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	8c 91       	ld	r24, X
    121c:	8f 77       	andi	r24, 0x7F	; 127
    121e:	8c 93       	st	X, r24
    1220:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <tx_busy>
    1224:	81 11       	cpse	r24, r1
    1226:	27 c0       	rjmp	.+78     	; 0x1276 <can_send_message+0x66>
    1228:	10 92 ed 00 	sts	0x00ED, r1	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
    122c:	80 81       	ld	r24, Z
    122e:	82 95       	swap	r24
    1230:	88 0f       	add	r24, r24
    1232:	80 7e       	andi	r24, 0xE0	; 224
    1234:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
    1238:	80 81       	ld	r24, Z
    123a:	91 81       	ldd	r25, Z+1	; 0x01
    123c:	96 95       	lsr	r25
    123e:	87 95       	ror	r24
    1240:	96 95       	lsr	r25
    1242:	87 95       	ror	r24
    1244:	96 95       	lsr	r25
    1246:	87 95       	ror	r24
    1248:	80 93 f3 00 	sts	0x00F3, r24	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
    124c:	df 01       	movw	r26, r30
    124e:	13 96       	adiw	r26, 0x03	; 3
    1250:	9f 01       	movw	r18, r30
    1252:	25 5f       	subi	r18, 0xF5	; 245
    1254:	3f 4f       	sbci	r19, 0xFF	; 255
    1256:	ca ef       	ldi	r28, 0xFA	; 250
    1258:	d0 e0       	ldi	r29, 0x00	; 0
    125a:	9d 91       	ld	r25, X+
    125c:	98 83       	st	Y, r25
    125e:	a2 17       	cp	r26, r18
    1260:	b3 07       	cpc	r27, r19
    1262:	d9 f7       	brne	.-10     	; 0x125a <can_send_message+0x4a>
    1264:	81 e0       	ldi	r24, 0x01	; 1
    1266:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <tx_busy>
    126a:	82 81       	ldd	r24, Z+2	; 0x02
    126c:	80 64       	ori	r24, 0x40	; 64
    126e:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
    1272:	81 e0       	ldi	r24, 0x01	; 1
    1274:	43 c0       	rjmp	.+134    	; 0x12fc <can_send_message+0xec>
    1276:	20 91 48 01 	lds	r18, 0x0148	; 0x800148 <tx_on>
    127a:	82 2f       	mov	r24, r18
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	30 91 49 01 	lds	r19, 0x0149	; 0x800149 <tx_off>
    1282:	83 1b       	sub	r24, r19
    1284:	91 09       	sbc	r25, r1
    1286:	8f 77       	andi	r24, 0x7F	; 127
    1288:	99 27       	eor	r25, r25
    128a:	40 97       	sbiw	r24, 0x10	; 16
    128c:	b1 f1       	breq	.+108    	; 0x12fa <can_send_message+0xea>
    128e:	a2 2f       	mov	r26, r18
    1290:	af 70       	andi	r26, 0x0F	; 15
    1292:	8b e0       	ldi	r24, 0x0B	; 11
    1294:	a8 9f       	mul	r26, r24
    1296:	d0 01       	movw	r26, r0
    1298:	11 24       	eor	r1, r1
    129a:	ed 01       	movw	r28, r26
    129c:	c6 50       	subi	r28, 0x06	; 6
    129e:	de 4f       	sbci	r29, 0xFE	; 254
    12a0:	80 81       	ld	r24, Z
    12a2:	98 2f       	mov	r25, r24
    12a4:	92 95       	swap	r25
    12a6:	99 0f       	add	r25, r25
    12a8:	90 7e       	andi	r25, 0xE0	; 224
    12aa:	88 81       	ld	r24, Y
    12ac:	8f 71       	andi	r24, 0x1F	; 31
    12ae:	89 2b       	or	r24, r25
    12b0:	88 83       	st	Y, r24
    12b2:	80 81       	ld	r24, Z
    12b4:	98 2f       	mov	r25, r24
    12b6:	96 95       	lsr	r25
    12b8:	96 95       	lsr	r25
    12ba:	96 95       	lsr	r25
    12bc:	89 81       	ldd	r24, Y+1	; 0x01
    12be:	80 7e       	andi	r24, 0xE0	; 224
    12c0:	89 2b       	or	r24, r25
    12c2:	89 83       	std	Y+1, r24	; 0x01
    12c4:	91 81       	ldd	r25, Z+1	; 0x01
    12c6:	92 95       	swap	r25
    12c8:	99 0f       	add	r25, r25
    12ca:	90 7e       	andi	r25, 0xE0	; 224
    12cc:	8f 71       	andi	r24, 0x1F	; 31
    12ce:	89 2b       	or	r24, r25
    12d0:	89 83       	std	Y+1, r24	; 0x01
    12d2:	82 81       	ldd	r24, Z+2	; 0x02
    12d4:	98 2f       	mov	r25, r24
    12d6:	9f 70       	andi	r25, 0x0F	; 15
    12d8:	8a 81       	ldd	r24, Y+2	; 0x02
    12da:	80 7f       	andi	r24, 0xF0	; 240
    12dc:	89 2b       	or	r24, r25
    12de:	8a 83       	std	Y+2, r24	; 0x02
    12e0:	a3 50       	subi	r26, 0x03	; 3
    12e2:	be 4f       	sbci	r27, 0xFE	; 254
    12e4:	33 96       	adiw	r30, 0x03	; 3
    12e6:	88 e0       	ldi	r24, 0x08	; 8
    12e8:	01 90       	ld	r0, Z+
    12ea:	0d 92       	st	X+, r0
    12ec:	8a 95       	dec	r24
    12ee:	e1 f7       	brne	.-8      	; 0x12e8 <can_send_message+0xd8>
    12f0:	2f 5f       	subi	r18, 0xFF	; 255
    12f2:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <tx_on>
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    12f8:	01 c0       	rjmp	.+2      	; 0x12fc <can_send_message+0xec>
    12fa:	80 e0       	ldi	r24, 0x00	; 0
    12fc:	eb ed       	ldi	r30, 0xDB	; 219
    12fe:	f0 e0       	ldi	r31, 0x00	; 0
    1300:	90 81       	ld	r25, Z
    1302:	90 68       	ori	r25, 0x80	; 128
    1304:	90 83       	st	Z, r25
    1306:	df 91       	pop	r29
    1308:	cf 91       	pop	r28
    130a:	08 95       	ret

0000130c <pwm_init>:
    130c:	8e b1       	in	r24, 0x0e	; 14
    130e:	87 7e       	andi	r24, 0xE7	; 231
    1310:	8e b9       	out	0x0e, r24	; 14
    1312:	8d b1       	in	r24, 0x0d	; 13
    1314:	88 61       	ori	r24, 0x18	; 24
    1316:	8d b9       	out	0x0d, r24	; 13
    1318:	a1 e9       	ldi	r26, 0x91	; 145
    131a:	b0 e0       	ldi	r27, 0x00	; 0
    131c:	8c 91       	ld	r24, X
    131e:	88 61       	ori	r24, 0x18	; 24
    1320:	8c 93       	st	X, r24
    1322:	e0 e9       	ldi	r30, 0x90	; 144
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	80 81       	ld	r24, Z
    1328:	82 60       	ori	r24, 0x02	; 2
    132a:	80 83       	st	Z, r24
    132c:	80 81       	ld	r24, Z
    132e:	8e 7f       	andi	r24, 0xFE	; 254
    1330:	80 83       	st	Z, r24
    1332:	80 81       	ld	r24, Z
    1334:	80 68       	ori	r24, 0x80	; 128
    1336:	80 83       	st	Z, r24
    1338:	80 81       	ld	r24, Z
    133a:	8f 7b       	andi	r24, 0xBF	; 191
    133c:	80 83       	st	Z, r24
    133e:	80 81       	ld	r24, Z
    1340:	80 62       	ori	r24, 0x20	; 32
    1342:	80 83       	st	Z, r24
    1344:	80 81       	ld	r24, Z
    1346:	80 61       	ori	r24, 0x10	; 16
    1348:	80 83       	st	Z, r24
    134a:	8c 91       	ld	r24, X
    134c:	81 60       	ori	r24, 0x01	; 1
    134e:	8c 93       	st	X, r24
    1350:	8c 91       	ld	r24, X
    1352:	89 7f       	andi	r24, 0xF9	; 249
    1354:	8c 93       	st	X, r24
    1356:	e6 e9       	ldi	r30, 0x96	; 150
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	89 e9       	ldi	r24, 0x99	; 153
    135c:	91 e0       	ldi	r25, 0x01	; 1
    135e:	91 83       	std	Z+1, r25	; 0x01
    1360:	80 83       	st	Z, r24
    1362:	60 81       	ld	r22, Z
    1364:	71 81       	ldd	r23, Z+1	; 0x01
    1366:	80 e0       	ldi	r24, 0x00	; 0
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	93 d1       	rcall	.+806    	; 0x1692 <__floatunsisf>
    136c:	20 e0       	ldi	r18, 0x00	; 0
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	40 e0       	ldi	r20, 0x00	; 0
    1372:	5f e3       	ldi	r21, 0x3F	; 63
    1374:	44 d2       	rcall	.+1160   	; 0x17fe <__mulsf3>
    1376:	5c d1       	rcall	.+696    	; 0x1630 <__fixsfsi>
    1378:	e8 e9       	ldi	r30, 0x98	; 152
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	71 83       	std	Z+1, r23	; 0x01
    137e:	60 83       	st	Z, r22
    1380:	80 81       	ld	r24, Z
    1382:	91 81       	ldd	r25, Z+1	; 0x01
    1384:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
    1388:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
    138c:	08 95       	ret

0000138e <rgbled_turn_off>:
    138e:	95 b1       	in	r25, 0x05	; 5
    1390:	89 2b       	or	r24, r25
    1392:	85 b9       	out	0x05, r24	; 5
    1394:	08 95       	ret

00001396 <rgbled_init>:
    1396:	84 b1       	in	r24, 0x04	; 4
    1398:	80 6e       	ori	r24, 0xE0	; 224
    139a:	84 b9       	out	0x04, r24	; 4
    139c:	80 ee       	ldi	r24, 0xE0	; 224
    139e:	f7 cf       	rjmp	.-18     	; 0x138e <rgbled_turn_off>
    13a0:	08 95       	ret

000013a2 <rgbled_turn_on>:
    13a2:	95 b1       	in	r25, 0x05	; 5
    13a4:	80 95       	com	r24
    13a6:	98 23       	and	r25, r24
    13a8:	95 b9       	out	0x05, r25	; 5
    13aa:	08 95       	ret

000013ac <spi_init>:
    13ac:	94 b1       	in	r25, 0x04	; 4
    13ae:	97 60       	ori	r25, 0x07	; 7
    13b0:	94 b9       	out	0x04, r25	; 4
    13b2:	82 fb       	bst	r24, 2
    13b4:	99 27       	eor	r25, r25
    13b6:	90 f9       	bld	r25, 0
    13b8:	28 2f       	mov	r18, r24
    13ba:	22 70       	andi	r18, 0x02	; 2
    13bc:	81 70       	andi	r24, 0x01	; 1
    13be:	80 65       	ori	r24, 0x50	; 80
    13c0:	82 2b       	or	r24, r18
    13c2:	8c bd       	out	0x2c, r24	; 44
    13c4:	8c b5       	in	r24, 0x2c	; 44
    13c6:	83 7f       	andi	r24, 0xF3	; 243
    13c8:	8c bd       	out	0x2c, r24	; 44
    13ca:	9d bd       	out	0x2d, r25	; 45
    13cc:	08 95       	ret

000013ce <spi_trancieve>:
    13ce:	cf 93       	push	r28
    13d0:	df 93       	push	r29
    13d2:	ec 01       	movw	r28, r24
    13d4:	28 98       	cbi	0x05, 0	; 5
    13d6:	41 15       	cp	r20, r1
    13d8:	51 05       	cpc	r21, r1
    13da:	c1 f0       	breq	.+48     	; 0x140c <spi_trancieve+0x3e>
    13dc:	fb 01       	movw	r30, r22
    13de:	dc 01       	movw	r26, r24
    13e0:	46 0f       	add	r20, r22
    13e2:	57 1f       	adc	r21, r23
    13e4:	8f ef       	ldi	r24, 0xFF	; 255
    13e6:	20 97       	sbiw	r28, 0x00	; 0
    13e8:	11 f0       	breq	.+4      	; 0x13ee <spi_trancieve+0x20>
    13ea:	9c 91       	ld	r25, X
    13ec:	01 c0       	rjmp	.+2      	; 0x13f0 <spi_trancieve+0x22>
    13ee:	98 2f       	mov	r25, r24
    13f0:	9e bd       	out	0x2e, r25	; 46
    13f2:	0d b4       	in	r0, 0x2d	; 45
    13f4:	07 fe       	sbrs	r0, 7
    13f6:	fd cf       	rjmp	.-6      	; 0x13f2 <spi_trancieve+0x24>
    13f8:	61 15       	cp	r22, r1
    13fa:	71 05       	cpc	r23, r1
    13fc:	11 f0       	breq	.+4      	; 0x1402 <spi_trancieve+0x34>
    13fe:	9e b5       	in	r25, 0x2e	; 46
    1400:	90 83       	st	Z, r25
    1402:	31 96       	adiw	r30, 0x01	; 1
    1404:	11 96       	adiw	r26, 0x01	; 1
    1406:	e4 17       	cp	r30, r20
    1408:	f5 07       	cpc	r31, r21
    140a:	69 f7       	brne	.-38     	; 0x13e6 <spi_trancieve+0x18>
    140c:	21 11       	cpse	r18, r1
    140e:	28 9a       	sbi	0x05, 0	; 5
    1410:	df 91       	pop	r29
    1412:	cf 91       	pop	r28
    1414:	08 95       	ret

00001416 <__vector_17>:
    1416:	1f 92       	push	r1
    1418:	0f 92       	push	r0
    141a:	0f b6       	in	r0, 0x3f	; 63
    141c:	0f 92       	push	r0
    141e:	11 24       	eor	r1, r1
    1420:	0b b6       	in	r0, 0x3b	; 59
    1422:	0f 92       	push	r0
    1424:	2f 93       	push	r18
    1426:	3f 93       	push	r19
    1428:	4f 93       	push	r20
    142a:	5f 93       	push	r21
    142c:	6f 93       	push	r22
    142e:	7f 93       	push	r23
    1430:	8f 93       	push	r24
    1432:	af 93       	push	r26
    1434:	bf 93       	push	r27
    1436:	ef 93       	push	r30
    1438:	ff 93       	push	r31
    143a:	aa ec       	ldi	r26, 0xCA	; 202
    143c:	b2 e0       	ldi	r27, 0x02	; 2
    143e:	ea ea       	ldi	r30, 0xAA	; 170
    1440:	f2 e0       	ldi	r31, 0x02	; 2
    1442:	2a ec       	ldi	r18, 0xCA	; 202
    1444:	32 e0       	ldi	r19, 0x02	; 2
    1446:	8d 91       	ld	r24, X+
    1448:	88 23       	and	r24, r24
    144a:	59 f0       	breq	.+22     	; 0x1462 <__vector_17+0x4c>
    144c:	40 81       	ld	r20, Z
    144e:	51 81       	ldd	r21, Z+1	; 0x01
    1450:	62 81       	ldd	r22, Z+2	; 0x02
    1452:	73 81       	ldd	r23, Z+3	; 0x03
    1454:	50 5e       	subi	r21, 0xE0	; 224
    1456:	6f 4f       	sbci	r22, 0xFF	; 255
    1458:	7f 4f       	sbci	r23, 0xFF	; 255
    145a:	40 83       	st	Z, r20
    145c:	51 83       	std	Z+1, r21	; 0x01
    145e:	62 83       	std	Z+2, r22	; 0x02
    1460:	73 83       	std	Z+3, r23	; 0x03
    1462:	34 96       	adiw	r30, 0x04	; 4
    1464:	e2 17       	cp	r30, r18
    1466:	f3 07       	cpc	r31, r19
    1468:	71 f7       	brne	.-36     	; 0x1446 <__vector_17+0x30>
    146a:	ff 91       	pop	r31
    146c:	ef 91       	pop	r30
    146e:	bf 91       	pop	r27
    1470:	af 91       	pop	r26
    1472:	8f 91       	pop	r24
    1474:	7f 91       	pop	r23
    1476:	6f 91       	pop	r22
    1478:	5f 91       	pop	r21
    147a:	4f 91       	pop	r20
    147c:	3f 91       	pop	r19
    147e:	2f 91       	pop	r18
    1480:	0f 90       	pop	r0
    1482:	0b be       	out	0x3b, r0	; 59
    1484:	0f 90       	pop	r0
    1486:	0f be       	out	0x3f, r0	; 63
    1488:	0f 90       	pop	r0
    148a:	1f 90       	pop	r1
    148c:	18 95       	reti

0000148e <__subsf3>:
    148e:	50 58       	subi	r21, 0x80	; 128

00001490 <__addsf3>:
    1490:	bb 27       	eor	r27, r27
    1492:	aa 27       	eor	r26, r26
    1494:	0e d0       	rcall	.+28     	; 0x14b2 <__addsf3x>
    1496:	75 c1       	rjmp	.+746    	; 0x1782 <__fp_round>
    1498:	66 d1       	rcall	.+716    	; 0x1766 <__fp_pscA>
    149a:	30 f0       	brcs	.+12     	; 0x14a8 <__addsf3+0x18>
    149c:	6b d1       	rcall	.+726    	; 0x1774 <__fp_pscB>
    149e:	20 f0       	brcs	.+8      	; 0x14a8 <__addsf3+0x18>
    14a0:	31 f4       	brne	.+12     	; 0x14ae <__addsf3+0x1e>
    14a2:	9f 3f       	cpi	r25, 0xFF	; 255
    14a4:	11 f4       	brne	.+4      	; 0x14aa <__addsf3+0x1a>
    14a6:	1e f4       	brtc	.+6      	; 0x14ae <__addsf3+0x1e>
    14a8:	5b c1       	rjmp	.+694    	; 0x1760 <__fp_nan>
    14aa:	0e f4       	brtc	.+2      	; 0x14ae <__addsf3+0x1e>
    14ac:	e0 95       	com	r30
    14ae:	e7 fb       	bst	r30, 7
    14b0:	51 c1       	rjmp	.+674    	; 0x1754 <__fp_inf>

000014b2 <__addsf3x>:
    14b2:	e9 2f       	mov	r30, r25
    14b4:	77 d1       	rcall	.+750    	; 0x17a4 <__fp_split3>
    14b6:	80 f3       	brcs	.-32     	; 0x1498 <__addsf3+0x8>
    14b8:	ba 17       	cp	r27, r26
    14ba:	62 07       	cpc	r22, r18
    14bc:	73 07       	cpc	r23, r19
    14be:	84 07       	cpc	r24, r20
    14c0:	95 07       	cpc	r25, r21
    14c2:	18 f0       	brcs	.+6      	; 0x14ca <__addsf3x+0x18>
    14c4:	71 f4       	brne	.+28     	; 0x14e2 <__addsf3x+0x30>
    14c6:	9e f5       	brtc	.+102    	; 0x152e <__addsf3x+0x7c>
    14c8:	8f c1       	rjmp	.+798    	; 0x17e8 <__fp_zero>
    14ca:	0e f4       	brtc	.+2      	; 0x14ce <__addsf3x+0x1c>
    14cc:	e0 95       	com	r30
    14ce:	0b 2e       	mov	r0, r27
    14d0:	ba 2f       	mov	r27, r26
    14d2:	a0 2d       	mov	r26, r0
    14d4:	0b 01       	movw	r0, r22
    14d6:	b9 01       	movw	r22, r18
    14d8:	90 01       	movw	r18, r0
    14da:	0c 01       	movw	r0, r24
    14dc:	ca 01       	movw	r24, r20
    14de:	a0 01       	movw	r20, r0
    14e0:	11 24       	eor	r1, r1
    14e2:	ff 27       	eor	r31, r31
    14e4:	59 1b       	sub	r21, r25
    14e6:	99 f0       	breq	.+38     	; 0x150e <__addsf3x+0x5c>
    14e8:	59 3f       	cpi	r21, 0xF9	; 249
    14ea:	50 f4       	brcc	.+20     	; 0x1500 <__addsf3x+0x4e>
    14ec:	50 3e       	cpi	r21, 0xE0	; 224
    14ee:	68 f1       	brcs	.+90     	; 0x154a <__addsf3x+0x98>
    14f0:	1a 16       	cp	r1, r26
    14f2:	f0 40       	sbci	r31, 0x00	; 0
    14f4:	a2 2f       	mov	r26, r18
    14f6:	23 2f       	mov	r18, r19
    14f8:	34 2f       	mov	r19, r20
    14fa:	44 27       	eor	r20, r20
    14fc:	58 5f       	subi	r21, 0xF8	; 248
    14fe:	f3 cf       	rjmp	.-26     	; 0x14e6 <__addsf3x+0x34>
    1500:	46 95       	lsr	r20
    1502:	37 95       	ror	r19
    1504:	27 95       	ror	r18
    1506:	a7 95       	ror	r26
    1508:	f0 40       	sbci	r31, 0x00	; 0
    150a:	53 95       	inc	r21
    150c:	c9 f7       	brne	.-14     	; 0x1500 <__addsf3x+0x4e>
    150e:	7e f4       	brtc	.+30     	; 0x152e <__addsf3x+0x7c>
    1510:	1f 16       	cp	r1, r31
    1512:	ba 0b       	sbc	r27, r26
    1514:	62 0b       	sbc	r22, r18
    1516:	73 0b       	sbc	r23, r19
    1518:	84 0b       	sbc	r24, r20
    151a:	ba f0       	brmi	.+46     	; 0x154a <__addsf3x+0x98>
    151c:	91 50       	subi	r25, 0x01	; 1
    151e:	a1 f0       	breq	.+40     	; 0x1548 <__addsf3x+0x96>
    1520:	ff 0f       	add	r31, r31
    1522:	bb 1f       	adc	r27, r27
    1524:	66 1f       	adc	r22, r22
    1526:	77 1f       	adc	r23, r23
    1528:	88 1f       	adc	r24, r24
    152a:	c2 f7       	brpl	.-16     	; 0x151c <__addsf3x+0x6a>
    152c:	0e c0       	rjmp	.+28     	; 0x154a <__addsf3x+0x98>
    152e:	ba 0f       	add	r27, r26
    1530:	62 1f       	adc	r22, r18
    1532:	73 1f       	adc	r23, r19
    1534:	84 1f       	adc	r24, r20
    1536:	48 f4       	brcc	.+18     	; 0x154a <__addsf3x+0x98>
    1538:	87 95       	ror	r24
    153a:	77 95       	ror	r23
    153c:	67 95       	ror	r22
    153e:	b7 95       	ror	r27
    1540:	f7 95       	ror	r31
    1542:	9e 3f       	cpi	r25, 0xFE	; 254
    1544:	08 f0       	brcs	.+2      	; 0x1548 <__addsf3x+0x96>
    1546:	b3 cf       	rjmp	.-154    	; 0x14ae <__addsf3+0x1e>
    1548:	93 95       	inc	r25
    154a:	88 0f       	add	r24, r24
    154c:	08 f0       	brcs	.+2      	; 0x1550 <__addsf3x+0x9e>
    154e:	99 27       	eor	r25, r25
    1550:	ee 0f       	add	r30, r30
    1552:	97 95       	ror	r25
    1554:	87 95       	ror	r24
    1556:	08 95       	ret

00001558 <__cmpsf2>:
    1558:	d9 d0       	rcall	.+434    	; 0x170c <__fp_cmp>
    155a:	08 f4       	brcc	.+2      	; 0x155e <__cmpsf2+0x6>
    155c:	81 e0       	ldi	r24, 0x01	; 1
    155e:	08 95       	ret

00001560 <__divsf3>:
    1560:	0c d0       	rcall	.+24     	; 0x157a <__divsf3x>
    1562:	0f c1       	rjmp	.+542    	; 0x1782 <__fp_round>
    1564:	07 d1       	rcall	.+526    	; 0x1774 <__fp_pscB>
    1566:	40 f0       	brcs	.+16     	; 0x1578 <__divsf3+0x18>
    1568:	fe d0       	rcall	.+508    	; 0x1766 <__fp_pscA>
    156a:	30 f0       	brcs	.+12     	; 0x1578 <__divsf3+0x18>
    156c:	21 f4       	brne	.+8      	; 0x1576 <__divsf3+0x16>
    156e:	5f 3f       	cpi	r21, 0xFF	; 255
    1570:	19 f0       	breq	.+6      	; 0x1578 <__divsf3+0x18>
    1572:	f0 c0       	rjmp	.+480    	; 0x1754 <__fp_inf>
    1574:	51 11       	cpse	r21, r1
    1576:	39 c1       	rjmp	.+626    	; 0x17ea <__fp_szero>
    1578:	f3 c0       	rjmp	.+486    	; 0x1760 <__fp_nan>

0000157a <__divsf3x>:
    157a:	14 d1       	rcall	.+552    	; 0x17a4 <__fp_split3>
    157c:	98 f3       	brcs	.-26     	; 0x1564 <__divsf3+0x4>

0000157e <__divsf3_pse>:
    157e:	99 23       	and	r25, r25
    1580:	c9 f3       	breq	.-14     	; 0x1574 <__divsf3+0x14>
    1582:	55 23       	and	r21, r21
    1584:	b1 f3       	breq	.-20     	; 0x1572 <__divsf3+0x12>
    1586:	95 1b       	sub	r25, r21
    1588:	55 0b       	sbc	r21, r21
    158a:	bb 27       	eor	r27, r27
    158c:	aa 27       	eor	r26, r26
    158e:	62 17       	cp	r22, r18
    1590:	73 07       	cpc	r23, r19
    1592:	84 07       	cpc	r24, r20
    1594:	38 f0       	brcs	.+14     	; 0x15a4 <__divsf3_pse+0x26>
    1596:	9f 5f       	subi	r25, 0xFF	; 255
    1598:	5f 4f       	sbci	r21, 0xFF	; 255
    159a:	22 0f       	add	r18, r18
    159c:	33 1f       	adc	r19, r19
    159e:	44 1f       	adc	r20, r20
    15a0:	aa 1f       	adc	r26, r26
    15a2:	a9 f3       	breq	.-22     	; 0x158e <__divsf3_pse+0x10>
    15a4:	33 d0       	rcall	.+102    	; 0x160c <__divsf3_pse+0x8e>
    15a6:	0e 2e       	mov	r0, r30
    15a8:	3a f0       	brmi	.+14     	; 0x15b8 <__divsf3_pse+0x3a>
    15aa:	e0 e8       	ldi	r30, 0x80	; 128
    15ac:	30 d0       	rcall	.+96     	; 0x160e <__divsf3_pse+0x90>
    15ae:	91 50       	subi	r25, 0x01	; 1
    15b0:	50 40       	sbci	r21, 0x00	; 0
    15b2:	e6 95       	lsr	r30
    15b4:	00 1c       	adc	r0, r0
    15b6:	ca f7       	brpl	.-14     	; 0x15aa <__divsf3_pse+0x2c>
    15b8:	29 d0       	rcall	.+82     	; 0x160c <__divsf3_pse+0x8e>
    15ba:	fe 2f       	mov	r31, r30
    15bc:	27 d0       	rcall	.+78     	; 0x160c <__divsf3_pse+0x8e>
    15be:	66 0f       	add	r22, r22
    15c0:	77 1f       	adc	r23, r23
    15c2:	88 1f       	adc	r24, r24
    15c4:	bb 1f       	adc	r27, r27
    15c6:	26 17       	cp	r18, r22
    15c8:	37 07       	cpc	r19, r23
    15ca:	48 07       	cpc	r20, r24
    15cc:	ab 07       	cpc	r26, r27
    15ce:	b0 e8       	ldi	r27, 0x80	; 128
    15d0:	09 f0       	breq	.+2      	; 0x15d4 <__divsf3_pse+0x56>
    15d2:	bb 0b       	sbc	r27, r27
    15d4:	80 2d       	mov	r24, r0
    15d6:	bf 01       	movw	r22, r30
    15d8:	ff 27       	eor	r31, r31
    15da:	93 58       	subi	r25, 0x83	; 131
    15dc:	5f 4f       	sbci	r21, 0xFF	; 255
    15de:	2a f0       	brmi	.+10     	; 0x15ea <__divsf3_pse+0x6c>
    15e0:	9e 3f       	cpi	r25, 0xFE	; 254
    15e2:	51 05       	cpc	r21, r1
    15e4:	68 f0       	brcs	.+26     	; 0x1600 <__divsf3_pse+0x82>
    15e6:	b6 c0       	rjmp	.+364    	; 0x1754 <__fp_inf>
    15e8:	00 c1       	rjmp	.+512    	; 0x17ea <__fp_szero>
    15ea:	5f 3f       	cpi	r21, 0xFF	; 255
    15ec:	ec f3       	brlt	.-6      	; 0x15e8 <__divsf3_pse+0x6a>
    15ee:	98 3e       	cpi	r25, 0xE8	; 232
    15f0:	dc f3       	brlt	.-10     	; 0x15e8 <__divsf3_pse+0x6a>
    15f2:	86 95       	lsr	r24
    15f4:	77 95       	ror	r23
    15f6:	67 95       	ror	r22
    15f8:	b7 95       	ror	r27
    15fa:	f7 95       	ror	r31
    15fc:	9f 5f       	subi	r25, 0xFF	; 255
    15fe:	c9 f7       	brne	.-14     	; 0x15f2 <__divsf3_pse+0x74>
    1600:	88 0f       	add	r24, r24
    1602:	91 1d       	adc	r25, r1
    1604:	96 95       	lsr	r25
    1606:	87 95       	ror	r24
    1608:	97 f9       	bld	r25, 7
    160a:	08 95       	ret
    160c:	e1 e0       	ldi	r30, 0x01	; 1
    160e:	66 0f       	add	r22, r22
    1610:	77 1f       	adc	r23, r23
    1612:	88 1f       	adc	r24, r24
    1614:	bb 1f       	adc	r27, r27
    1616:	62 17       	cp	r22, r18
    1618:	73 07       	cpc	r23, r19
    161a:	84 07       	cpc	r24, r20
    161c:	ba 07       	cpc	r27, r26
    161e:	20 f0       	brcs	.+8      	; 0x1628 <__divsf3_pse+0xaa>
    1620:	62 1b       	sub	r22, r18
    1622:	73 0b       	sbc	r23, r19
    1624:	84 0b       	sbc	r24, r20
    1626:	ba 0b       	sbc	r27, r26
    1628:	ee 1f       	adc	r30, r30
    162a:	88 f7       	brcc	.-30     	; 0x160e <__divsf3_pse+0x90>
    162c:	e0 95       	com	r30
    162e:	08 95       	ret

00001630 <__fixsfsi>:
    1630:	04 d0       	rcall	.+8      	; 0x163a <__fixunssfsi>
    1632:	68 94       	set
    1634:	b1 11       	cpse	r27, r1
    1636:	d9 c0       	rjmp	.+434    	; 0x17ea <__fp_szero>
    1638:	08 95       	ret

0000163a <__fixunssfsi>:
    163a:	bc d0       	rcall	.+376    	; 0x17b4 <__fp_splitA>
    163c:	88 f0       	brcs	.+34     	; 0x1660 <__fixunssfsi+0x26>
    163e:	9f 57       	subi	r25, 0x7F	; 127
    1640:	90 f0       	brcs	.+36     	; 0x1666 <__fixunssfsi+0x2c>
    1642:	b9 2f       	mov	r27, r25
    1644:	99 27       	eor	r25, r25
    1646:	b7 51       	subi	r27, 0x17	; 23
    1648:	a0 f0       	brcs	.+40     	; 0x1672 <__fixunssfsi+0x38>
    164a:	d1 f0       	breq	.+52     	; 0x1680 <__fixunssfsi+0x46>
    164c:	66 0f       	add	r22, r22
    164e:	77 1f       	adc	r23, r23
    1650:	88 1f       	adc	r24, r24
    1652:	99 1f       	adc	r25, r25
    1654:	1a f0       	brmi	.+6      	; 0x165c <__fixunssfsi+0x22>
    1656:	ba 95       	dec	r27
    1658:	c9 f7       	brne	.-14     	; 0x164c <__fixunssfsi+0x12>
    165a:	12 c0       	rjmp	.+36     	; 0x1680 <__fixunssfsi+0x46>
    165c:	b1 30       	cpi	r27, 0x01	; 1
    165e:	81 f0       	breq	.+32     	; 0x1680 <__fixunssfsi+0x46>
    1660:	c3 d0       	rcall	.+390    	; 0x17e8 <__fp_zero>
    1662:	b1 e0       	ldi	r27, 0x01	; 1
    1664:	08 95       	ret
    1666:	c0 c0       	rjmp	.+384    	; 0x17e8 <__fp_zero>
    1668:	67 2f       	mov	r22, r23
    166a:	78 2f       	mov	r23, r24
    166c:	88 27       	eor	r24, r24
    166e:	b8 5f       	subi	r27, 0xF8	; 248
    1670:	39 f0       	breq	.+14     	; 0x1680 <__fixunssfsi+0x46>
    1672:	b9 3f       	cpi	r27, 0xF9	; 249
    1674:	cc f3       	brlt	.-14     	; 0x1668 <__fixunssfsi+0x2e>
    1676:	86 95       	lsr	r24
    1678:	77 95       	ror	r23
    167a:	67 95       	ror	r22
    167c:	b3 95       	inc	r27
    167e:	d9 f7       	brne	.-10     	; 0x1676 <__fixunssfsi+0x3c>
    1680:	3e f4       	brtc	.+14     	; 0x1690 <__fixunssfsi+0x56>
    1682:	90 95       	com	r25
    1684:	80 95       	com	r24
    1686:	70 95       	com	r23
    1688:	61 95       	neg	r22
    168a:	7f 4f       	sbci	r23, 0xFF	; 255
    168c:	8f 4f       	sbci	r24, 0xFF	; 255
    168e:	9f 4f       	sbci	r25, 0xFF	; 255
    1690:	08 95       	ret

00001692 <__floatunsisf>:
    1692:	e8 94       	clt
    1694:	09 c0       	rjmp	.+18     	; 0x16a8 <__floatsisf+0x12>

00001696 <__floatsisf>:
    1696:	97 fb       	bst	r25, 7
    1698:	3e f4       	brtc	.+14     	; 0x16a8 <__floatsisf+0x12>
    169a:	90 95       	com	r25
    169c:	80 95       	com	r24
    169e:	70 95       	com	r23
    16a0:	61 95       	neg	r22
    16a2:	7f 4f       	sbci	r23, 0xFF	; 255
    16a4:	8f 4f       	sbci	r24, 0xFF	; 255
    16a6:	9f 4f       	sbci	r25, 0xFF	; 255
    16a8:	99 23       	and	r25, r25
    16aa:	a9 f0       	breq	.+42     	; 0x16d6 <__floatsisf+0x40>
    16ac:	f9 2f       	mov	r31, r25
    16ae:	96 e9       	ldi	r25, 0x96	; 150
    16b0:	bb 27       	eor	r27, r27
    16b2:	93 95       	inc	r25
    16b4:	f6 95       	lsr	r31
    16b6:	87 95       	ror	r24
    16b8:	77 95       	ror	r23
    16ba:	67 95       	ror	r22
    16bc:	b7 95       	ror	r27
    16be:	f1 11       	cpse	r31, r1
    16c0:	f8 cf       	rjmp	.-16     	; 0x16b2 <__floatsisf+0x1c>
    16c2:	fa f4       	brpl	.+62     	; 0x1702 <__floatsisf+0x6c>
    16c4:	bb 0f       	add	r27, r27
    16c6:	11 f4       	brne	.+4      	; 0x16cc <__floatsisf+0x36>
    16c8:	60 ff       	sbrs	r22, 0
    16ca:	1b c0       	rjmp	.+54     	; 0x1702 <__floatsisf+0x6c>
    16cc:	6f 5f       	subi	r22, 0xFF	; 255
    16ce:	7f 4f       	sbci	r23, 0xFF	; 255
    16d0:	8f 4f       	sbci	r24, 0xFF	; 255
    16d2:	9f 4f       	sbci	r25, 0xFF	; 255
    16d4:	16 c0       	rjmp	.+44     	; 0x1702 <__floatsisf+0x6c>
    16d6:	88 23       	and	r24, r24
    16d8:	11 f0       	breq	.+4      	; 0x16de <__floatsisf+0x48>
    16da:	96 e9       	ldi	r25, 0x96	; 150
    16dc:	11 c0       	rjmp	.+34     	; 0x1700 <__floatsisf+0x6a>
    16de:	77 23       	and	r23, r23
    16e0:	21 f0       	breq	.+8      	; 0x16ea <__floatsisf+0x54>
    16e2:	9e e8       	ldi	r25, 0x8E	; 142
    16e4:	87 2f       	mov	r24, r23
    16e6:	76 2f       	mov	r23, r22
    16e8:	05 c0       	rjmp	.+10     	; 0x16f4 <__floatsisf+0x5e>
    16ea:	66 23       	and	r22, r22
    16ec:	71 f0       	breq	.+28     	; 0x170a <__floatsisf+0x74>
    16ee:	96 e8       	ldi	r25, 0x86	; 134
    16f0:	86 2f       	mov	r24, r22
    16f2:	70 e0       	ldi	r23, 0x00	; 0
    16f4:	60 e0       	ldi	r22, 0x00	; 0
    16f6:	2a f0       	brmi	.+10     	; 0x1702 <__floatsisf+0x6c>
    16f8:	9a 95       	dec	r25
    16fa:	66 0f       	add	r22, r22
    16fc:	77 1f       	adc	r23, r23
    16fe:	88 1f       	adc	r24, r24
    1700:	da f7       	brpl	.-10     	; 0x16f8 <__floatsisf+0x62>
    1702:	88 0f       	add	r24, r24
    1704:	96 95       	lsr	r25
    1706:	87 95       	ror	r24
    1708:	97 f9       	bld	r25, 7
    170a:	08 95       	ret

0000170c <__fp_cmp>:
    170c:	99 0f       	add	r25, r25
    170e:	00 08       	sbc	r0, r0
    1710:	55 0f       	add	r21, r21
    1712:	aa 0b       	sbc	r26, r26
    1714:	e0 e8       	ldi	r30, 0x80	; 128
    1716:	fe ef       	ldi	r31, 0xFE	; 254
    1718:	16 16       	cp	r1, r22
    171a:	17 06       	cpc	r1, r23
    171c:	e8 07       	cpc	r30, r24
    171e:	f9 07       	cpc	r31, r25
    1720:	c0 f0       	brcs	.+48     	; 0x1752 <__fp_cmp+0x46>
    1722:	12 16       	cp	r1, r18
    1724:	13 06       	cpc	r1, r19
    1726:	e4 07       	cpc	r30, r20
    1728:	f5 07       	cpc	r31, r21
    172a:	98 f0       	brcs	.+38     	; 0x1752 <__fp_cmp+0x46>
    172c:	62 1b       	sub	r22, r18
    172e:	73 0b       	sbc	r23, r19
    1730:	84 0b       	sbc	r24, r20
    1732:	95 0b       	sbc	r25, r21
    1734:	39 f4       	brne	.+14     	; 0x1744 <__fp_cmp+0x38>
    1736:	0a 26       	eor	r0, r26
    1738:	61 f0       	breq	.+24     	; 0x1752 <__fp_cmp+0x46>
    173a:	23 2b       	or	r18, r19
    173c:	24 2b       	or	r18, r20
    173e:	25 2b       	or	r18, r21
    1740:	21 f4       	brne	.+8      	; 0x174a <__fp_cmp+0x3e>
    1742:	08 95       	ret
    1744:	0a 26       	eor	r0, r26
    1746:	09 f4       	brne	.+2      	; 0x174a <__fp_cmp+0x3e>
    1748:	a1 40       	sbci	r26, 0x01	; 1
    174a:	a6 95       	lsr	r26
    174c:	8f ef       	ldi	r24, 0xFF	; 255
    174e:	81 1d       	adc	r24, r1
    1750:	81 1d       	adc	r24, r1
    1752:	08 95       	ret

00001754 <__fp_inf>:
    1754:	97 f9       	bld	r25, 7
    1756:	9f 67       	ori	r25, 0x7F	; 127
    1758:	80 e8       	ldi	r24, 0x80	; 128
    175a:	70 e0       	ldi	r23, 0x00	; 0
    175c:	60 e0       	ldi	r22, 0x00	; 0
    175e:	08 95       	ret

00001760 <__fp_nan>:
    1760:	9f ef       	ldi	r25, 0xFF	; 255
    1762:	80 ec       	ldi	r24, 0xC0	; 192
    1764:	08 95       	ret

00001766 <__fp_pscA>:
    1766:	00 24       	eor	r0, r0
    1768:	0a 94       	dec	r0
    176a:	16 16       	cp	r1, r22
    176c:	17 06       	cpc	r1, r23
    176e:	18 06       	cpc	r1, r24
    1770:	09 06       	cpc	r0, r25
    1772:	08 95       	ret

00001774 <__fp_pscB>:
    1774:	00 24       	eor	r0, r0
    1776:	0a 94       	dec	r0
    1778:	12 16       	cp	r1, r18
    177a:	13 06       	cpc	r1, r19
    177c:	14 06       	cpc	r1, r20
    177e:	05 06       	cpc	r0, r21
    1780:	08 95       	ret

00001782 <__fp_round>:
    1782:	09 2e       	mov	r0, r25
    1784:	03 94       	inc	r0
    1786:	00 0c       	add	r0, r0
    1788:	11 f4       	brne	.+4      	; 0x178e <__fp_round+0xc>
    178a:	88 23       	and	r24, r24
    178c:	52 f0       	brmi	.+20     	; 0x17a2 <__fp_round+0x20>
    178e:	bb 0f       	add	r27, r27
    1790:	40 f4       	brcc	.+16     	; 0x17a2 <__fp_round+0x20>
    1792:	bf 2b       	or	r27, r31
    1794:	11 f4       	brne	.+4      	; 0x179a <__fp_round+0x18>
    1796:	60 ff       	sbrs	r22, 0
    1798:	04 c0       	rjmp	.+8      	; 0x17a2 <__fp_round+0x20>
    179a:	6f 5f       	subi	r22, 0xFF	; 255
    179c:	7f 4f       	sbci	r23, 0xFF	; 255
    179e:	8f 4f       	sbci	r24, 0xFF	; 255
    17a0:	9f 4f       	sbci	r25, 0xFF	; 255
    17a2:	08 95       	ret

000017a4 <__fp_split3>:
    17a4:	57 fd       	sbrc	r21, 7
    17a6:	90 58       	subi	r25, 0x80	; 128
    17a8:	44 0f       	add	r20, r20
    17aa:	55 1f       	adc	r21, r21
    17ac:	59 f0       	breq	.+22     	; 0x17c4 <__fp_splitA+0x10>
    17ae:	5f 3f       	cpi	r21, 0xFF	; 255
    17b0:	71 f0       	breq	.+28     	; 0x17ce <__fp_splitA+0x1a>
    17b2:	47 95       	ror	r20

000017b4 <__fp_splitA>:
    17b4:	88 0f       	add	r24, r24
    17b6:	97 fb       	bst	r25, 7
    17b8:	99 1f       	adc	r25, r25
    17ba:	61 f0       	breq	.+24     	; 0x17d4 <__fp_splitA+0x20>
    17bc:	9f 3f       	cpi	r25, 0xFF	; 255
    17be:	79 f0       	breq	.+30     	; 0x17de <__fp_splitA+0x2a>
    17c0:	87 95       	ror	r24
    17c2:	08 95       	ret
    17c4:	12 16       	cp	r1, r18
    17c6:	13 06       	cpc	r1, r19
    17c8:	14 06       	cpc	r1, r20
    17ca:	55 1f       	adc	r21, r21
    17cc:	f2 cf       	rjmp	.-28     	; 0x17b2 <__fp_split3+0xe>
    17ce:	46 95       	lsr	r20
    17d0:	f1 df       	rcall	.-30     	; 0x17b4 <__fp_splitA>
    17d2:	08 c0       	rjmp	.+16     	; 0x17e4 <__fp_splitA+0x30>
    17d4:	16 16       	cp	r1, r22
    17d6:	17 06       	cpc	r1, r23
    17d8:	18 06       	cpc	r1, r24
    17da:	99 1f       	adc	r25, r25
    17dc:	f1 cf       	rjmp	.-30     	; 0x17c0 <__fp_splitA+0xc>
    17de:	86 95       	lsr	r24
    17e0:	71 05       	cpc	r23, r1
    17e2:	61 05       	cpc	r22, r1
    17e4:	08 94       	sec
    17e6:	08 95       	ret

000017e8 <__fp_zero>:
    17e8:	e8 94       	clt

000017ea <__fp_szero>:
    17ea:	bb 27       	eor	r27, r27
    17ec:	66 27       	eor	r22, r22
    17ee:	77 27       	eor	r23, r23
    17f0:	cb 01       	movw	r24, r22
    17f2:	97 f9       	bld	r25, 7
    17f4:	08 95       	ret

000017f6 <__gesf2>:
    17f6:	8a df       	rcall	.-236    	; 0x170c <__fp_cmp>
    17f8:	08 f4       	brcc	.+2      	; 0x17fc <__gesf2+0x6>
    17fa:	8f ef       	ldi	r24, 0xFF	; 255
    17fc:	08 95       	ret

000017fe <__mulsf3>:
    17fe:	0b d0       	rcall	.+22     	; 0x1816 <__mulsf3x>
    1800:	c0 cf       	rjmp	.-128    	; 0x1782 <__fp_round>
    1802:	b1 df       	rcall	.-158    	; 0x1766 <__fp_pscA>
    1804:	28 f0       	brcs	.+10     	; 0x1810 <__mulsf3+0x12>
    1806:	b6 df       	rcall	.-148    	; 0x1774 <__fp_pscB>
    1808:	18 f0       	brcs	.+6      	; 0x1810 <__mulsf3+0x12>
    180a:	95 23       	and	r25, r21
    180c:	09 f0       	breq	.+2      	; 0x1810 <__mulsf3+0x12>
    180e:	a2 cf       	rjmp	.-188    	; 0x1754 <__fp_inf>
    1810:	a7 cf       	rjmp	.-178    	; 0x1760 <__fp_nan>
    1812:	11 24       	eor	r1, r1
    1814:	ea cf       	rjmp	.-44     	; 0x17ea <__fp_szero>

00001816 <__mulsf3x>:
    1816:	c6 df       	rcall	.-116    	; 0x17a4 <__fp_split3>
    1818:	a0 f3       	brcs	.-24     	; 0x1802 <__mulsf3+0x4>

0000181a <__mulsf3_pse>:
    181a:	95 9f       	mul	r25, r21
    181c:	d1 f3       	breq	.-12     	; 0x1812 <__mulsf3+0x14>
    181e:	95 0f       	add	r25, r21
    1820:	50 e0       	ldi	r21, 0x00	; 0
    1822:	55 1f       	adc	r21, r21
    1824:	62 9f       	mul	r22, r18
    1826:	f0 01       	movw	r30, r0
    1828:	72 9f       	mul	r23, r18
    182a:	bb 27       	eor	r27, r27
    182c:	f0 0d       	add	r31, r0
    182e:	b1 1d       	adc	r27, r1
    1830:	63 9f       	mul	r22, r19
    1832:	aa 27       	eor	r26, r26
    1834:	f0 0d       	add	r31, r0
    1836:	b1 1d       	adc	r27, r1
    1838:	aa 1f       	adc	r26, r26
    183a:	64 9f       	mul	r22, r20
    183c:	66 27       	eor	r22, r22
    183e:	b0 0d       	add	r27, r0
    1840:	a1 1d       	adc	r26, r1
    1842:	66 1f       	adc	r22, r22
    1844:	82 9f       	mul	r24, r18
    1846:	22 27       	eor	r18, r18
    1848:	b0 0d       	add	r27, r0
    184a:	a1 1d       	adc	r26, r1
    184c:	62 1f       	adc	r22, r18
    184e:	73 9f       	mul	r23, r19
    1850:	b0 0d       	add	r27, r0
    1852:	a1 1d       	adc	r26, r1
    1854:	62 1f       	adc	r22, r18
    1856:	83 9f       	mul	r24, r19
    1858:	a0 0d       	add	r26, r0
    185a:	61 1d       	adc	r22, r1
    185c:	22 1f       	adc	r18, r18
    185e:	74 9f       	mul	r23, r20
    1860:	33 27       	eor	r19, r19
    1862:	a0 0d       	add	r26, r0
    1864:	61 1d       	adc	r22, r1
    1866:	23 1f       	adc	r18, r19
    1868:	84 9f       	mul	r24, r20
    186a:	60 0d       	add	r22, r0
    186c:	21 1d       	adc	r18, r1
    186e:	82 2f       	mov	r24, r18
    1870:	76 2f       	mov	r23, r22
    1872:	6a 2f       	mov	r22, r26
    1874:	11 24       	eor	r1, r1
    1876:	9f 57       	subi	r25, 0x7F	; 127
    1878:	50 40       	sbci	r21, 0x00	; 0
    187a:	8a f0       	brmi	.+34     	; 0x189e <__mulsf3_pse+0x84>
    187c:	e1 f0       	breq	.+56     	; 0x18b6 <__mulsf3_pse+0x9c>
    187e:	88 23       	and	r24, r24
    1880:	4a f0       	brmi	.+18     	; 0x1894 <__mulsf3_pse+0x7a>
    1882:	ee 0f       	add	r30, r30
    1884:	ff 1f       	adc	r31, r31
    1886:	bb 1f       	adc	r27, r27
    1888:	66 1f       	adc	r22, r22
    188a:	77 1f       	adc	r23, r23
    188c:	88 1f       	adc	r24, r24
    188e:	91 50       	subi	r25, 0x01	; 1
    1890:	50 40       	sbci	r21, 0x00	; 0
    1892:	a9 f7       	brne	.-22     	; 0x187e <__mulsf3_pse+0x64>
    1894:	9e 3f       	cpi	r25, 0xFE	; 254
    1896:	51 05       	cpc	r21, r1
    1898:	70 f0       	brcs	.+28     	; 0x18b6 <__mulsf3_pse+0x9c>
    189a:	5c cf       	rjmp	.-328    	; 0x1754 <__fp_inf>
    189c:	a6 cf       	rjmp	.-180    	; 0x17ea <__fp_szero>
    189e:	5f 3f       	cpi	r21, 0xFF	; 255
    18a0:	ec f3       	brlt	.-6      	; 0x189c <__mulsf3_pse+0x82>
    18a2:	98 3e       	cpi	r25, 0xE8	; 232
    18a4:	dc f3       	brlt	.-10     	; 0x189c <__mulsf3_pse+0x82>
    18a6:	86 95       	lsr	r24
    18a8:	77 95       	ror	r23
    18aa:	67 95       	ror	r22
    18ac:	b7 95       	ror	r27
    18ae:	f7 95       	ror	r31
    18b0:	e7 95       	ror	r30
    18b2:	9f 5f       	subi	r25, 0xFF	; 255
    18b4:	c1 f7       	brne	.-16     	; 0x18a6 <__mulsf3_pse+0x8c>
    18b6:	fe 2b       	or	r31, r30
    18b8:	88 0f       	add	r24, r24
    18ba:	91 1d       	adc	r25, r1
    18bc:	96 95       	lsr	r25
    18be:	87 95       	ror	r24
    18c0:	97 f9       	bld	r25, 7
    18c2:	08 95       	ret

000018c4 <__tablejump2__>:
    18c4:	ee 0f       	add	r30, r30
    18c6:	ff 1f       	adc	r31, r31
    18c8:	00 24       	eor	r0, r0
    18ca:	00 1c       	adc	r0, r0
    18cc:	0b be       	out	0x3b, r0	; 59
    18ce:	07 90       	elpm	r0, Z+
    18d0:	f6 91       	elpm	r31, Z
    18d2:	e0 2d       	mov	r30, r0
    18d4:	09 94       	ijmp

000018d6 <atoi>:
    18d6:	fc 01       	movw	r30, r24
    18d8:	88 27       	eor	r24, r24
    18da:	99 27       	eor	r25, r25
    18dc:	e8 94       	clt
    18de:	21 91       	ld	r18, Z+
    18e0:	20 32       	cpi	r18, 0x20	; 32
    18e2:	e9 f3       	breq	.-6      	; 0x18de <atoi+0x8>
    18e4:	29 30       	cpi	r18, 0x09	; 9
    18e6:	10 f0       	brcs	.+4      	; 0x18ec <atoi+0x16>
    18e8:	2e 30       	cpi	r18, 0x0E	; 14
    18ea:	c8 f3       	brcs	.-14     	; 0x18de <atoi+0x8>
    18ec:	2b 32       	cpi	r18, 0x2B	; 43
    18ee:	39 f0       	breq	.+14     	; 0x18fe <atoi+0x28>
    18f0:	2d 32       	cpi	r18, 0x2D	; 45
    18f2:	31 f4       	brne	.+12     	; 0x1900 <atoi+0x2a>
    18f4:	68 94       	set
    18f6:	03 c0       	rjmp	.+6      	; 0x18fe <atoi+0x28>
    18f8:	0b d0       	rcall	.+22     	; 0x1910 <__mulhi_const_10>
    18fa:	82 0f       	add	r24, r18
    18fc:	91 1d       	adc	r25, r1
    18fe:	21 91       	ld	r18, Z+
    1900:	20 53       	subi	r18, 0x30	; 48
    1902:	2a 30       	cpi	r18, 0x0A	; 10
    1904:	c8 f3       	brcs	.-14     	; 0x18f8 <atoi+0x22>
    1906:	1e f4       	brtc	.+6      	; 0x190e <atoi+0x38>
    1908:	90 95       	com	r25
    190a:	81 95       	neg	r24
    190c:	9f 4f       	sbci	r25, 0xFF	; 255
    190e:	08 95       	ret

00001910 <__mulhi_const_10>:
    1910:	7a e0       	ldi	r23, 0x0A	; 10
    1912:	97 9f       	mul	r25, r23
    1914:	90 2d       	mov	r25, r0
    1916:	87 9f       	mul	r24, r23
    1918:	80 2d       	mov	r24, r0
    191a:	91 0d       	add	r25, r1
    191c:	11 24       	eor	r1, r1
    191e:	08 95       	ret

00001920 <printf>:
    1920:	cf 93       	push	r28
    1922:	df 93       	push	r29
    1924:	cd b7       	in	r28, 0x3d	; 61
    1926:	de b7       	in	r29, 0x3e	; 62
    1928:	ae 01       	movw	r20, r28
    192a:	4b 5f       	subi	r20, 0xFB	; 251
    192c:	5f 4f       	sbci	r21, 0xFF	; 255
    192e:	fa 01       	movw	r30, r20
    1930:	61 91       	ld	r22, Z+
    1932:	71 91       	ld	r23, Z+
    1934:	af 01       	movw	r20, r30
    1936:	80 91 72 03 	lds	r24, 0x0372	; 0x800372 <__iob+0x2>
    193a:	90 91 73 03 	lds	r25, 0x0373	; 0x800373 <__iob+0x3>
    193e:	08 d0       	rcall	.+16     	; 0x1950 <vfprintf>
    1940:	df 91       	pop	r29
    1942:	cf 91       	pop	r28
    1944:	08 95       	ret

00001946 <putchar>:
    1946:	60 91 72 03 	lds	r22, 0x0372	; 0x800372 <__iob+0x2>
    194a:	70 91 73 03 	lds	r23, 0x0373	; 0x800373 <__iob+0x3>
    194e:	13 c2       	rjmp	.+1062   	; 0x1d76 <fputc>

00001950 <vfprintf>:
    1950:	2f 92       	push	r2
    1952:	3f 92       	push	r3
    1954:	4f 92       	push	r4
    1956:	5f 92       	push	r5
    1958:	6f 92       	push	r6
    195a:	7f 92       	push	r7
    195c:	8f 92       	push	r8
    195e:	9f 92       	push	r9
    1960:	af 92       	push	r10
    1962:	bf 92       	push	r11
    1964:	cf 92       	push	r12
    1966:	df 92       	push	r13
    1968:	ef 92       	push	r14
    196a:	ff 92       	push	r15
    196c:	0f 93       	push	r16
    196e:	1f 93       	push	r17
    1970:	cf 93       	push	r28
    1972:	df 93       	push	r29
    1974:	cd b7       	in	r28, 0x3d	; 61
    1976:	de b7       	in	r29, 0x3e	; 62
    1978:	2b 97       	sbiw	r28, 0x0b	; 11
    197a:	0f b6       	in	r0, 0x3f	; 63
    197c:	f8 94       	cli
    197e:	de bf       	out	0x3e, r29	; 62
    1980:	0f be       	out	0x3f, r0	; 63
    1982:	cd bf       	out	0x3d, r28	; 61
    1984:	6c 01       	movw	r12, r24
    1986:	7b 01       	movw	r14, r22
    1988:	8a 01       	movw	r16, r20
    198a:	fc 01       	movw	r30, r24
    198c:	17 82       	std	Z+7, r1	; 0x07
    198e:	16 82       	std	Z+6, r1	; 0x06
    1990:	83 81       	ldd	r24, Z+3	; 0x03
    1992:	81 ff       	sbrs	r24, 1
    1994:	bf c1       	rjmp	.+894    	; 0x1d14 <vfprintf+0x3c4>
    1996:	ce 01       	movw	r24, r28
    1998:	01 96       	adiw	r24, 0x01	; 1
    199a:	3c 01       	movw	r6, r24
    199c:	f6 01       	movw	r30, r12
    199e:	93 81       	ldd	r25, Z+3	; 0x03
    19a0:	f7 01       	movw	r30, r14
    19a2:	93 fd       	sbrc	r25, 3
    19a4:	85 91       	lpm	r24, Z+
    19a6:	93 ff       	sbrs	r25, 3
    19a8:	81 91       	ld	r24, Z+
    19aa:	7f 01       	movw	r14, r30
    19ac:	88 23       	and	r24, r24
    19ae:	09 f4       	brne	.+2      	; 0x19b2 <vfprintf+0x62>
    19b0:	ad c1       	rjmp	.+858    	; 0x1d0c <vfprintf+0x3bc>
    19b2:	85 32       	cpi	r24, 0x25	; 37
    19b4:	39 f4       	brne	.+14     	; 0x19c4 <vfprintf+0x74>
    19b6:	93 fd       	sbrc	r25, 3
    19b8:	85 91       	lpm	r24, Z+
    19ba:	93 ff       	sbrs	r25, 3
    19bc:	81 91       	ld	r24, Z+
    19be:	7f 01       	movw	r14, r30
    19c0:	85 32       	cpi	r24, 0x25	; 37
    19c2:	21 f4       	brne	.+8      	; 0x19cc <vfprintf+0x7c>
    19c4:	b6 01       	movw	r22, r12
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	d6 d1       	rcall	.+940    	; 0x1d76 <fputc>
    19ca:	e8 cf       	rjmp	.-48     	; 0x199c <vfprintf+0x4c>
    19cc:	91 2c       	mov	r9, r1
    19ce:	21 2c       	mov	r2, r1
    19d0:	31 2c       	mov	r3, r1
    19d2:	ff e1       	ldi	r31, 0x1F	; 31
    19d4:	f3 15       	cp	r31, r3
    19d6:	d8 f0       	brcs	.+54     	; 0x1a0e <vfprintf+0xbe>
    19d8:	8b 32       	cpi	r24, 0x2B	; 43
    19da:	79 f0       	breq	.+30     	; 0x19fa <vfprintf+0xaa>
    19dc:	38 f4       	brcc	.+14     	; 0x19ec <vfprintf+0x9c>
    19de:	80 32       	cpi	r24, 0x20	; 32
    19e0:	79 f0       	breq	.+30     	; 0x1a00 <vfprintf+0xb0>
    19e2:	83 32       	cpi	r24, 0x23	; 35
    19e4:	a1 f4       	brne	.+40     	; 0x1a0e <vfprintf+0xbe>
    19e6:	23 2d       	mov	r18, r3
    19e8:	20 61       	ori	r18, 0x10	; 16
    19ea:	1d c0       	rjmp	.+58     	; 0x1a26 <vfprintf+0xd6>
    19ec:	8d 32       	cpi	r24, 0x2D	; 45
    19ee:	61 f0       	breq	.+24     	; 0x1a08 <vfprintf+0xb8>
    19f0:	80 33       	cpi	r24, 0x30	; 48
    19f2:	69 f4       	brne	.+26     	; 0x1a0e <vfprintf+0xbe>
    19f4:	23 2d       	mov	r18, r3
    19f6:	21 60       	ori	r18, 0x01	; 1
    19f8:	16 c0       	rjmp	.+44     	; 0x1a26 <vfprintf+0xd6>
    19fa:	83 2d       	mov	r24, r3
    19fc:	82 60       	ori	r24, 0x02	; 2
    19fe:	38 2e       	mov	r3, r24
    1a00:	e3 2d       	mov	r30, r3
    1a02:	e4 60       	ori	r30, 0x04	; 4
    1a04:	3e 2e       	mov	r3, r30
    1a06:	2a c0       	rjmp	.+84     	; 0x1a5c <vfprintf+0x10c>
    1a08:	f3 2d       	mov	r31, r3
    1a0a:	f8 60       	ori	r31, 0x08	; 8
    1a0c:	1d c0       	rjmp	.+58     	; 0x1a48 <vfprintf+0xf8>
    1a0e:	37 fc       	sbrc	r3, 7
    1a10:	2d c0       	rjmp	.+90     	; 0x1a6c <vfprintf+0x11c>
    1a12:	20 ed       	ldi	r18, 0xD0	; 208
    1a14:	28 0f       	add	r18, r24
    1a16:	2a 30       	cpi	r18, 0x0A	; 10
    1a18:	40 f0       	brcs	.+16     	; 0x1a2a <vfprintf+0xda>
    1a1a:	8e 32       	cpi	r24, 0x2E	; 46
    1a1c:	b9 f4       	brne	.+46     	; 0x1a4c <vfprintf+0xfc>
    1a1e:	36 fc       	sbrc	r3, 6
    1a20:	75 c1       	rjmp	.+746    	; 0x1d0c <vfprintf+0x3bc>
    1a22:	23 2d       	mov	r18, r3
    1a24:	20 64       	ori	r18, 0x40	; 64
    1a26:	32 2e       	mov	r3, r18
    1a28:	19 c0       	rjmp	.+50     	; 0x1a5c <vfprintf+0x10c>
    1a2a:	36 fe       	sbrs	r3, 6
    1a2c:	06 c0       	rjmp	.+12     	; 0x1a3a <vfprintf+0xea>
    1a2e:	8a e0       	ldi	r24, 0x0A	; 10
    1a30:	98 9e       	mul	r9, r24
    1a32:	20 0d       	add	r18, r0
    1a34:	11 24       	eor	r1, r1
    1a36:	92 2e       	mov	r9, r18
    1a38:	11 c0       	rjmp	.+34     	; 0x1a5c <vfprintf+0x10c>
    1a3a:	ea e0       	ldi	r30, 0x0A	; 10
    1a3c:	2e 9e       	mul	r2, r30
    1a3e:	20 0d       	add	r18, r0
    1a40:	11 24       	eor	r1, r1
    1a42:	22 2e       	mov	r2, r18
    1a44:	f3 2d       	mov	r31, r3
    1a46:	f0 62       	ori	r31, 0x20	; 32
    1a48:	3f 2e       	mov	r3, r31
    1a4a:	08 c0       	rjmp	.+16     	; 0x1a5c <vfprintf+0x10c>
    1a4c:	8c 36       	cpi	r24, 0x6C	; 108
    1a4e:	21 f4       	brne	.+8      	; 0x1a58 <vfprintf+0x108>
    1a50:	83 2d       	mov	r24, r3
    1a52:	80 68       	ori	r24, 0x80	; 128
    1a54:	38 2e       	mov	r3, r24
    1a56:	02 c0       	rjmp	.+4      	; 0x1a5c <vfprintf+0x10c>
    1a58:	88 36       	cpi	r24, 0x68	; 104
    1a5a:	41 f4       	brne	.+16     	; 0x1a6c <vfprintf+0x11c>
    1a5c:	f7 01       	movw	r30, r14
    1a5e:	93 fd       	sbrc	r25, 3
    1a60:	85 91       	lpm	r24, Z+
    1a62:	93 ff       	sbrs	r25, 3
    1a64:	81 91       	ld	r24, Z+
    1a66:	7f 01       	movw	r14, r30
    1a68:	81 11       	cpse	r24, r1
    1a6a:	b3 cf       	rjmp	.-154    	; 0x19d2 <vfprintf+0x82>
    1a6c:	98 2f       	mov	r25, r24
    1a6e:	9f 7d       	andi	r25, 0xDF	; 223
    1a70:	95 54       	subi	r25, 0x45	; 69
    1a72:	93 30       	cpi	r25, 0x03	; 3
    1a74:	28 f4       	brcc	.+10     	; 0x1a80 <vfprintf+0x130>
    1a76:	0c 5f       	subi	r16, 0xFC	; 252
    1a78:	1f 4f       	sbci	r17, 0xFF	; 255
    1a7a:	9f e3       	ldi	r25, 0x3F	; 63
    1a7c:	99 83       	std	Y+1, r25	; 0x01
    1a7e:	0d c0       	rjmp	.+26     	; 0x1a9a <vfprintf+0x14a>
    1a80:	83 36       	cpi	r24, 0x63	; 99
    1a82:	31 f0       	breq	.+12     	; 0x1a90 <vfprintf+0x140>
    1a84:	83 37       	cpi	r24, 0x73	; 115
    1a86:	71 f0       	breq	.+28     	; 0x1aa4 <vfprintf+0x154>
    1a88:	83 35       	cpi	r24, 0x53	; 83
    1a8a:	09 f0       	breq	.+2      	; 0x1a8e <vfprintf+0x13e>
    1a8c:	55 c0       	rjmp	.+170    	; 0x1b38 <vfprintf+0x1e8>
    1a8e:	20 c0       	rjmp	.+64     	; 0x1ad0 <vfprintf+0x180>
    1a90:	f8 01       	movw	r30, r16
    1a92:	80 81       	ld	r24, Z
    1a94:	89 83       	std	Y+1, r24	; 0x01
    1a96:	0e 5f       	subi	r16, 0xFE	; 254
    1a98:	1f 4f       	sbci	r17, 0xFF	; 255
    1a9a:	88 24       	eor	r8, r8
    1a9c:	83 94       	inc	r8
    1a9e:	91 2c       	mov	r9, r1
    1aa0:	53 01       	movw	r10, r6
    1aa2:	12 c0       	rjmp	.+36     	; 0x1ac8 <vfprintf+0x178>
    1aa4:	28 01       	movw	r4, r16
    1aa6:	f2 e0       	ldi	r31, 0x02	; 2
    1aa8:	4f 0e       	add	r4, r31
    1aaa:	51 1c       	adc	r5, r1
    1aac:	f8 01       	movw	r30, r16
    1aae:	a0 80       	ld	r10, Z
    1ab0:	b1 80       	ldd	r11, Z+1	; 0x01
    1ab2:	36 fe       	sbrs	r3, 6
    1ab4:	03 c0       	rjmp	.+6      	; 0x1abc <vfprintf+0x16c>
    1ab6:	69 2d       	mov	r22, r9
    1ab8:	70 e0       	ldi	r23, 0x00	; 0
    1aba:	02 c0       	rjmp	.+4      	; 0x1ac0 <vfprintf+0x170>
    1abc:	6f ef       	ldi	r22, 0xFF	; 255
    1abe:	7f ef       	ldi	r23, 0xFF	; 255
    1ac0:	c5 01       	movw	r24, r10
    1ac2:	4e d1       	rcall	.+668    	; 0x1d60 <strnlen>
    1ac4:	4c 01       	movw	r8, r24
    1ac6:	82 01       	movw	r16, r4
    1ac8:	f3 2d       	mov	r31, r3
    1aca:	ff 77       	andi	r31, 0x7F	; 127
    1acc:	3f 2e       	mov	r3, r31
    1ace:	15 c0       	rjmp	.+42     	; 0x1afa <vfprintf+0x1aa>
    1ad0:	28 01       	movw	r4, r16
    1ad2:	22 e0       	ldi	r18, 0x02	; 2
    1ad4:	42 0e       	add	r4, r18
    1ad6:	51 1c       	adc	r5, r1
    1ad8:	f8 01       	movw	r30, r16
    1ada:	a0 80       	ld	r10, Z
    1adc:	b1 80       	ldd	r11, Z+1	; 0x01
    1ade:	36 fe       	sbrs	r3, 6
    1ae0:	03 c0       	rjmp	.+6      	; 0x1ae8 <vfprintf+0x198>
    1ae2:	69 2d       	mov	r22, r9
    1ae4:	70 e0       	ldi	r23, 0x00	; 0
    1ae6:	02 c0       	rjmp	.+4      	; 0x1aec <vfprintf+0x19c>
    1ae8:	6f ef       	ldi	r22, 0xFF	; 255
    1aea:	7f ef       	ldi	r23, 0xFF	; 255
    1aec:	c5 01       	movw	r24, r10
    1aee:	2d d1       	rcall	.+602    	; 0x1d4a <strnlen_P>
    1af0:	4c 01       	movw	r8, r24
    1af2:	f3 2d       	mov	r31, r3
    1af4:	f0 68       	ori	r31, 0x80	; 128
    1af6:	3f 2e       	mov	r3, r31
    1af8:	82 01       	movw	r16, r4
    1afa:	33 fc       	sbrc	r3, 3
    1afc:	19 c0       	rjmp	.+50     	; 0x1b30 <vfprintf+0x1e0>
    1afe:	82 2d       	mov	r24, r2
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	88 16       	cp	r8, r24
    1b04:	99 06       	cpc	r9, r25
    1b06:	a0 f4       	brcc	.+40     	; 0x1b30 <vfprintf+0x1e0>
    1b08:	b6 01       	movw	r22, r12
    1b0a:	80 e2       	ldi	r24, 0x20	; 32
    1b0c:	90 e0       	ldi	r25, 0x00	; 0
    1b0e:	33 d1       	rcall	.+614    	; 0x1d76 <fputc>
    1b10:	2a 94       	dec	r2
    1b12:	f5 cf       	rjmp	.-22     	; 0x1afe <vfprintf+0x1ae>
    1b14:	f5 01       	movw	r30, r10
    1b16:	37 fc       	sbrc	r3, 7
    1b18:	85 91       	lpm	r24, Z+
    1b1a:	37 fe       	sbrs	r3, 7
    1b1c:	81 91       	ld	r24, Z+
    1b1e:	5f 01       	movw	r10, r30
    1b20:	b6 01       	movw	r22, r12
    1b22:	90 e0       	ldi	r25, 0x00	; 0
    1b24:	28 d1       	rcall	.+592    	; 0x1d76 <fputc>
    1b26:	21 10       	cpse	r2, r1
    1b28:	2a 94       	dec	r2
    1b2a:	21 e0       	ldi	r18, 0x01	; 1
    1b2c:	82 1a       	sub	r8, r18
    1b2e:	91 08       	sbc	r9, r1
    1b30:	81 14       	cp	r8, r1
    1b32:	91 04       	cpc	r9, r1
    1b34:	79 f7       	brne	.-34     	; 0x1b14 <vfprintf+0x1c4>
    1b36:	e1 c0       	rjmp	.+450    	; 0x1cfa <vfprintf+0x3aa>
    1b38:	84 36       	cpi	r24, 0x64	; 100
    1b3a:	11 f0       	breq	.+4      	; 0x1b40 <vfprintf+0x1f0>
    1b3c:	89 36       	cpi	r24, 0x69	; 105
    1b3e:	39 f5       	brne	.+78     	; 0x1b8e <vfprintf+0x23e>
    1b40:	f8 01       	movw	r30, r16
    1b42:	37 fe       	sbrs	r3, 7
    1b44:	07 c0       	rjmp	.+14     	; 0x1b54 <vfprintf+0x204>
    1b46:	60 81       	ld	r22, Z
    1b48:	71 81       	ldd	r23, Z+1	; 0x01
    1b4a:	82 81       	ldd	r24, Z+2	; 0x02
    1b4c:	93 81       	ldd	r25, Z+3	; 0x03
    1b4e:	0c 5f       	subi	r16, 0xFC	; 252
    1b50:	1f 4f       	sbci	r17, 0xFF	; 255
    1b52:	08 c0       	rjmp	.+16     	; 0x1b64 <vfprintf+0x214>
    1b54:	60 81       	ld	r22, Z
    1b56:	71 81       	ldd	r23, Z+1	; 0x01
    1b58:	07 2e       	mov	r0, r23
    1b5a:	00 0c       	add	r0, r0
    1b5c:	88 0b       	sbc	r24, r24
    1b5e:	99 0b       	sbc	r25, r25
    1b60:	0e 5f       	subi	r16, 0xFE	; 254
    1b62:	1f 4f       	sbci	r17, 0xFF	; 255
    1b64:	f3 2d       	mov	r31, r3
    1b66:	ff 76       	andi	r31, 0x6F	; 111
    1b68:	3f 2e       	mov	r3, r31
    1b6a:	97 ff       	sbrs	r25, 7
    1b6c:	09 c0       	rjmp	.+18     	; 0x1b80 <vfprintf+0x230>
    1b6e:	90 95       	com	r25
    1b70:	80 95       	com	r24
    1b72:	70 95       	com	r23
    1b74:	61 95       	neg	r22
    1b76:	7f 4f       	sbci	r23, 0xFF	; 255
    1b78:	8f 4f       	sbci	r24, 0xFF	; 255
    1b7a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b7c:	f0 68       	ori	r31, 0x80	; 128
    1b7e:	3f 2e       	mov	r3, r31
    1b80:	2a e0       	ldi	r18, 0x0A	; 10
    1b82:	30 e0       	ldi	r19, 0x00	; 0
    1b84:	a3 01       	movw	r20, r6
    1b86:	33 d1       	rcall	.+614    	; 0x1dee <__ultoa_invert>
    1b88:	88 2e       	mov	r8, r24
    1b8a:	86 18       	sub	r8, r6
    1b8c:	44 c0       	rjmp	.+136    	; 0x1c16 <vfprintf+0x2c6>
    1b8e:	85 37       	cpi	r24, 0x75	; 117
    1b90:	31 f4       	brne	.+12     	; 0x1b9e <vfprintf+0x24e>
    1b92:	23 2d       	mov	r18, r3
    1b94:	2f 7e       	andi	r18, 0xEF	; 239
    1b96:	b2 2e       	mov	r11, r18
    1b98:	2a e0       	ldi	r18, 0x0A	; 10
    1b9a:	30 e0       	ldi	r19, 0x00	; 0
    1b9c:	25 c0       	rjmp	.+74     	; 0x1be8 <vfprintf+0x298>
    1b9e:	93 2d       	mov	r25, r3
    1ba0:	99 7f       	andi	r25, 0xF9	; 249
    1ba2:	b9 2e       	mov	r11, r25
    1ba4:	8f 36       	cpi	r24, 0x6F	; 111
    1ba6:	c1 f0       	breq	.+48     	; 0x1bd8 <vfprintf+0x288>
    1ba8:	18 f4       	brcc	.+6      	; 0x1bb0 <vfprintf+0x260>
    1baa:	88 35       	cpi	r24, 0x58	; 88
    1bac:	79 f0       	breq	.+30     	; 0x1bcc <vfprintf+0x27c>
    1bae:	ae c0       	rjmp	.+348    	; 0x1d0c <vfprintf+0x3bc>
    1bb0:	80 37       	cpi	r24, 0x70	; 112
    1bb2:	19 f0       	breq	.+6      	; 0x1bba <vfprintf+0x26a>
    1bb4:	88 37       	cpi	r24, 0x78	; 120
    1bb6:	21 f0       	breq	.+8      	; 0x1bc0 <vfprintf+0x270>
    1bb8:	a9 c0       	rjmp	.+338    	; 0x1d0c <vfprintf+0x3bc>
    1bba:	e9 2f       	mov	r30, r25
    1bbc:	e0 61       	ori	r30, 0x10	; 16
    1bbe:	be 2e       	mov	r11, r30
    1bc0:	b4 fe       	sbrs	r11, 4
    1bc2:	0d c0       	rjmp	.+26     	; 0x1bde <vfprintf+0x28e>
    1bc4:	fb 2d       	mov	r31, r11
    1bc6:	f4 60       	ori	r31, 0x04	; 4
    1bc8:	bf 2e       	mov	r11, r31
    1bca:	09 c0       	rjmp	.+18     	; 0x1bde <vfprintf+0x28e>
    1bcc:	34 fe       	sbrs	r3, 4
    1bce:	0a c0       	rjmp	.+20     	; 0x1be4 <vfprintf+0x294>
    1bd0:	29 2f       	mov	r18, r25
    1bd2:	26 60       	ori	r18, 0x06	; 6
    1bd4:	b2 2e       	mov	r11, r18
    1bd6:	06 c0       	rjmp	.+12     	; 0x1be4 <vfprintf+0x294>
    1bd8:	28 e0       	ldi	r18, 0x08	; 8
    1bda:	30 e0       	ldi	r19, 0x00	; 0
    1bdc:	05 c0       	rjmp	.+10     	; 0x1be8 <vfprintf+0x298>
    1bde:	20 e1       	ldi	r18, 0x10	; 16
    1be0:	30 e0       	ldi	r19, 0x00	; 0
    1be2:	02 c0       	rjmp	.+4      	; 0x1be8 <vfprintf+0x298>
    1be4:	20 e1       	ldi	r18, 0x10	; 16
    1be6:	32 e0       	ldi	r19, 0x02	; 2
    1be8:	f8 01       	movw	r30, r16
    1bea:	b7 fe       	sbrs	r11, 7
    1bec:	07 c0       	rjmp	.+14     	; 0x1bfc <vfprintf+0x2ac>
    1bee:	60 81       	ld	r22, Z
    1bf0:	71 81       	ldd	r23, Z+1	; 0x01
    1bf2:	82 81       	ldd	r24, Z+2	; 0x02
    1bf4:	93 81       	ldd	r25, Z+3	; 0x03
    1bf6:	0c 5f       	subi	r16, 0xFC	; 252
    1bf8:	1f 4f       	sbci	r17, 0xFF	; 255
    1bfa:	06 c0       	rjmp	.+12     	; 0x1c08 <vfprintf+0x2b8>
    1bfc:	60 81       	ld	r22, Z
    1bfe:	71 81       	ldd	r23, Z+1	; 0x01
    1c00:	80 e0       	ldi	r24, 0x00	; 0
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	0e 5f       	subi	r16, 0xFE	; 254
    1c06:	1f 4f       	sbci	r17, 0xFF	; 255
    1c08:	a3 01       	movw	r20, r6
    1c0a:	f1 d0       	rcall	.+482    	; 0x1dee <__ultoa_invert>
    1c0c:	88 2e       	mov	r8, r24
    1c0e:	86 18       	sub	r8, r6
    1c10:	fb 2d       	mov	r31, r11
    1c12:	ff 77       	andi	r31, 0x7F	; 127
    1c14:	3f 2e       	mov	r3, r31
    1c16:	36 fe       	sbrs	r3, 6
    1c18:	0d c0       	rjmp	.+26     	; 0x1c34 <vfprintf+0x2e4>
    1c1a:	23 2d       	mov	r18, r3
    1c1c:	2e 7f       	andi	r18, 0xFE	; 254
    1c1e:	a2 2e       	mov	r10, r18
    1c20:	89 14       	cp	r8, r9
    1c22:	58 f4       	brcc	.+22     	; 0x1c3a <vfprintf+0x2ea>
    1c24:	34 fe       	sbrs	r3, 4
    1c26:	0b c0       	rjmp	.+22     	; 0x1c3e <vfprintf+0x2ee>
    1c28:	32 fc       	sbrc	r3, 2
    1c2a:	09 c0       	rjmp	.+18     	; 0x1c3e <vfprintf+0x2ee>
    1c2c:	83 2d       	mov	r24, r3
    1c2e:	8e 7e       	andi	r24, 0xEE	; 238
    1c30:	a8 2e       	mov	r10, r24
    1c32:	05 c0       	rjmp	.+10     	; 0x1c3e <vfprintf+0x2ee>
    1c34:	b8 2c       	mov	r11, r8
    1c36:	a3 2c       	mov	r10, r3
    1c38:	03 c0       	rjmp	.+6      	; 0x1c40 <vfprintf+0x2f0>
    1c3a:	b8 2c       	mov	r11, r8
    1c3c:	01 c0       	rjmp	.+2      	; 0x1c40 <vfprintf+0x2f0>
    1c3e:	b9 2c       	mov	r11, r9
    1c40:	a4 fe       	sbrs	r10, 4
    1c42:	0f c0       	rjmp	.+30     	; 0x1c62 <vfprintf+0x312>
    1c44:	fe 01       	movw	r30, r28
    1c46:	e8 0d       	add	r30, r8
    1c48:	f1 1d       	adc	r31, r1
    1c4a:	80 81       	ld	r24, Z
    1c4c:	80 33       	cpi	r24, 0x30	; 48
    1c4e:	21 f4       	brne	.+8      	; 0x1c58 <vfprintf+0x308>
    1c50:	9a 2d       	mov	r25, r10
    1c52:	99 7e       	andi	r25, 0xE9	; 233
    1c54:	a9 2e       	mov	r10, r25
    1c56:	09 c0       	rjmp	.+18     	; 0x1c6a <vfprintf+0x31a>
    1c58:	a2 fe       	sbrs	r10, 2
    1c5a:	06 c0       	rjmp	.+12     	; 0x1c68 <vfprintf+0x318>
    1c5c:	b3 94       	inc	r11
    1c5e:	b3 94       	inc	r11
    1c60:	04 c0       	rjmp	.+8      	; 0x1c6a <vfprintf+0x31a>
    1c62:	8a 2d       	mov	r24, r10
    1c64:	86 78       	andi	r24, 0x86	; 134
    1c66:	09 f0       	breq	.+2      	; 0x1c6a <vfprintf+0x31a>
    1c68:	b3 94       	inc	r11
    1c6a:	a3 fc       	sbrc	r10, 3
    1c6c:	10 c0       	rjmp	.+32     	; 0x1c8e <vfprintf+0x33e>
    1c6e:	a0 fe       	sbrs	r10, 0
    1c70:	06 c0       	rjmp	.+12     	; 0x1c7e <vfprintf+0x32e>
    1c72:	b2 14       	cp	r11, r2
    1c74:	80 f4       	brcc	.+32     	; 0x1c96 <vfprintf+0x346>
    1c76:	28 0c       	add	r2, r8
    1c78:	92 2c       	mov	r9, r2
    1c7a:	9b 18       	sub	r9, r11
    1c7c:	0d c0       	rjmp	.+26     	; 0x1c98 <vfprintf+0x348>
    1c7e:	b2 14       	cp	r11, r2
    1c80:	58 f4       	brcc	.+22     	; 0x1c98 <vfprintf+0x348>
    1c82:	b6 01       	movw	r22, r12
    1c84:	80 e2       	ldi	r24, 0x20	; 32
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	76 d0       	rcall	.+236    	; 0x1d76 <fputc>
    1c8a:	b3 94       	inc	r11
    1c8c:	f8 cf       	rjmp	.-16     	; 0x1c7e <vfprintf+0x32e>
    1c8e:	b2 14       	cp	r11, r2
    1c90:	18 f4       	brcc	.+6      	; 0x1c98 <vfprintf+0x348>
    1c92:	2b 18       	sub	r2, r11
    1c94:	02 c0       	rjmp	.+4      	; 0x1c9a <vfprintf+0x34a>
    1c96:	98 2c       	mov	r9, r8
    1c98:	21 2c       	mov	r2, r1
    1c9a:	a4 fe       	sbrs	r10, 4
    1c9c:	0f c0       	rjmp	.+30     	; 0x1cbc <vfprintf+0x36c>
    1c9e:	b6 01       	movw	r22, r12
    1ca0:	80 e3       	ldi	r24, 0x30	; 48
    1ca2:	90 e0       	ldi	r25, 0x00	; 0
    1ca4:	68 d0       	rcall	.+208    	; 0x1d76 <fputc>
    1ca6:	a2 fe       	sbrs	r10, 2
    1ca8:	16 c0       	rjmp	.+44     	; 0x1cd6 <vfprintf+0x386>
    1caa:	a1 fc       	sbrc	r10, 1
    1cac:	03 c0       	rjmp	.+6      	; 0x1cb4 <vfprintf+0x364>
    1cae:	88 e7       	ldi	r24, 0x78	; 120
    1cb0:	90 e0       	ldi	r25, 0x00	; 0
    1cb2:	02 c0       	rjmp	.+4      	; 0x1cb8 <vfprintf+0x368>
    1cb4:	88 e5       	ldi	r24, 0x58	; 88
    1cb6:	90 e0       	ldi	r25, 0x00	; 0
    1cb8:	b6 01       	movw	r22, r12
    1cba:	0c c0       	rjmp	.+24     	; 0x1cd4 <vfprintf+0x384>
    1cbc:	8a 2d       	mov	r24, r10
    1cbe:	86 78       	andi	r24, 0x86	; 134
    1cc0:	51 f0       	breq	.+20     	; 0x1cd6 <vfprintf+0x386>
    1cc2:	a1 fe       	sbrs	r10, 1
    1cc4:	02 c0       	rjmp	.+4      	; 0x1cca <vfprintf+0x37a>
    1cc6:	8b e2       	ldi	r24, 0x2B	; 43
    1cc8:	01 c0       	rjmp	.+2      	; 0x1ccc <vfprintf+0x37c>
    1cca:	80 e2       	ldi	r24, 0x20	; 32
    1ccc:	a7 fc       	sbrc	r10, 7
    1cce:	8d e2       	ldi	r24, 0x2D	; 45
    1cd0:	b6 01       	movw	r22, r12
    1cd2:	90 e0       	ldi	r25, 0x00	; 0
    1cd4:	50 d0       	rcall	.+160    	; 0x1d76 <fputc>
    1cd6:	89 14       	cp	r8, r9
    1cd8:	30 f4       	brcc	.+12     	; 0x1ce6 <vfprintf+0x396>
    1cda:	b6 01       	movw	r22, r12
    1cdc:	80 e3       	ldi	r24, 0x30	; 48
    1cde:	90 e0       	ldi	r25, 0x00	; 0
    1ce0:	4a d0       	rcall	.+148    	; 0x1d76 <fputc>
    1ce2:	9a 94       	dec	r9
    1ce4:	f8 cf       	rjmp	.-16     	; 0x1cd6 <vfprintf+0x386>
    1ce6:	8a 94       	dec	r8
    1ce8:	f3 01       	movw	r30, r6
    1cea:	e8 0d       	add	r30, r8
    1cec:	f1 1d       	adc	r31, r1
    1cee:	80 81       	ld	r24, Z
    1cf0:	b6 01       	movw	r22, r12
    1cf2:	90 e0       	ldi	r25, 0x00	; 0
    1cf4:	40 d0       	rcall	.+128    	; 0x1d76 <fputc>
    1cf6:	81 10       	cpse	r8, r1
    1cf8:	f6 cf       	rjmp	.-20     	; 0x1ce6 <vfprintf+0x396>
    1cfa:	22 20       	and	r2, r2
    1cfc:	09 f4       	brne	.+2      	; 0x1d00 <vfprintf+0x3b0>
    1cfe:	4e ce       	rjmp	.-868    	; 0x199c <vfprintf+0x4c>
    1d00:	b6 01       	movw	r22, r12
    1d02:	80 e2       	ldi	r24, 0x20	; 32
    1d04:	90 e0       	ldi	r25, 0x00	; 0
    1d06:	37 d0       	rcall	.+110    	; 0x1d76 <fputc>
    1d08:	2a 94       	dec	r2
    1d0a:	f7 cf       	rjmp	.-18     	; 0x1cfa <vfprintf+0x3aa>
    1d0c:	f6 01       	movw	r30, r12
    1d0e:	86 81       	ldd	r24, Z+6	; 0x06
    1d10:	97 81       	ldd	r25, Z+7	; 0x07
    1d12:	02 c0       	rjmp	.+4      	; 0x1d18 <vfprintf+0x3c8>
    1d14:	8f ef       	ldi	r24, 0xFF	; 255
    1d16:	9f ef       	ldi	r25, 0xFF	; 255
    1d18:	2b 96       	adiw	r28, 0x0b	; 11
    1d1a:	0f b6       	in	r0, 0x3f	; 63
    1d1c:	f8 94       	cli
    1d1e:	de bf       	out	0x3e, r29	; 62
    1d20:	0f be       	out	0x3f, r0	; 63
    1d22:	cd bf       	out	0x3d, r28	; 61
    1d24:	df 91       	pop	r29
    1d26:	cf 91       	pop	r28
    1d28:	1f 91       	pop	r17
    1d2a:	0f 91       	pop	r16
    1d2c:	ff 90       	pop	r15
    1d2e:	ef 90       	pop	r14
    1d30:	df 90       	pop	r13
    1d32:	cf 90       	pop	r12
    1d34:	bf 90       	pop	r11
    1d36:	af 90       	pop	r10
    1d38:	9f 90       	pop	r9
    1d3a:	8f 90       	pop	r8
    1d3c:	7f 90       	pop	r7
    1d3e:	6f 90       	pop	r6
    1d40:	5f 90       	pop	r5
    1d42:	4f 90       	pop	r4
    1d44:	3f 90       	pop	r3
    1d46:	2f 90       	pop	r2
    1d48:	08 95       	ret

00001d4a <strnlen_P>:
    1d4a:	fc 01       	movw	r30, r24
    1d4c:	05 90       	lpm	r0, Z+
    1d4e:	61 50       	subi	r22, 0x01	; 1
    1d50:	70 40       	sbci	r23, 0x00	; 0
    1d52:	01 10       	cpse	r0, r1
    1d54:	d8 f7       	brcc	.-10     	; 0x1d4c <strnlen_P+0x2>
    1d56:	80 95       	com	r24
    1d58:	90 95       	com	r25
    1d5a:	8e 0f       	add	r24, r30
    1d5c:	9f 1f       	adc	r25, r31
    1d5e:	08 95       	ret

00001d60 <strnlen>:
    1d60:	fc 01       	movw	r30, r24
    1d62:	61 50       	subi	r22, 0x01	; 1
    1d64:	70 40       	sbci	r23, 0x00	; 0
    1d66:	01 90       	ld	r0, Z+
    1d68:	01 10       	cpse	r0, r1
    1d6a:	d8 f7       	brcc	.-10     	; 0x1d62 <strnlen+0x2>
    1d6c:	80 95       	com	r24
    1d6e:	90 95       	com	r25
    1d70:	8e 0f       	add	r24, r30
    1d72:	9f 1f       	adc	r25, r31
    1d74:	08 95       	ret

00001d76 <fputc>:
    1d76:	0f 93       	push	r16
    1d78:	1f 93       	push	r17
    1d7a:	cf 93       	push	r28
    1d7c:	df 93       	push	r29
    1d7e:	fb 01       	movw	r30, r22
    1d80:	23 81       	ldd	r18, Z+3	; 0x03
    1d82:	21 fd       	sbrc	r18, 1
    1d84:	03 c0       	rjmp	.+6      	; 0x1d8c <fputc+0x16>
    1d86:	8f ef       	ldi	r24, 0xFF	; 255
    1d88:	9f ef       	ldi	r25, 0xFF	; 255
    1d8a:	2c c0       	rjmp	.+88     	; 0x1de4 <fputc+0x6e>
    1d8c:	22 ff       	sbrs	r18, 2
    1d8e:	16 c0       	rjmp	.+44     	; 0x1dbc <fputc+0x46>
    1d90:	46 81       	ldd	r20, Z+6	; 0x06
    1d92:	57 81       	ldd	r21, Z+7	; 0x07
    1d94:	24 81       	ldd	r18, Z+4	; 0x04
    1d96:	35 81       	ldd	r19, Z+5	; 0x05
    1d98:	42 17       	cp	r20, r18
    1d9a:	53 07       	cpc	r21, r19
    1d9c:	44 f4       	brge	.+16     	; 0x1dae <fputc+0x38>
    1d9e:	a0 81       	ld	r26, Z
    1da0:	b1 81       	ldd	r27, Z+1	; 0x01
    1da2:	9d 01       	movw	r18, r26
    1da4:	2f 5f       	subi	r18, 0xFF	; 255
    1da6:	3f 4f       	sbci	r19, 0xFF	; 255
    1da8:	31 83       	std	Z+1, r19	; 0x01
    1daa:	20 83       	st	Z, r18
    1dac:	8c 93       	st	X, r24
    1dae:	26 81       	ldd	r18, Z+6	; 0x06
    1db0:	37 81       	ldd	r19, Z+7	; 0x07
    1db2:	2f 5f       	subi	r18, 0xFF	; 255
    1db4:	3f 4f       	sbci	r19, 0xFF	; 255
    1db6:	37 83       	std	Z+7, r19	; 0x07
    1db8:	26 83       	std	Z+6, r18	; 0x06
    1dba:	14 c0       	rjmp	.+40     	; 0x1de4 <fputc+0x6e>
    1dbc:	8b 01       	movw	r16, r22
    1dbe:	ec 01       	movw	r28, r24
    1dc0:	fb 01       	movw	r30, r22
    1dc2:	00 84       	ldd	r0, Z+8	; 0x08
    1dc4:	f1 85       	ldd	r31, Z+9	; 0x09
    1dc6:	e0 2d       	mov	r30, r0
    1dc8:	09 95       	icall
    1dca:	89 2b       	or	r24, r25
    1dcc:	e1 f6       	brne	.-72     	; 0x1d86 <fputc+0x10>
    1dce:	d8 01       	movw	r26, r16
    1dd0:	16 96       	adiw	r26, 0x06	; 6
    1dd2:	8d 91       	ld	r24, X+
    1dd4:	9c 91       	ld	r25, X
    1dd6:	17 97       	sbiw	r26, 0x07	; 7
    1dd8:	01 96       	adiw	r24, 0x01	; 1
    1dda:	17 96       	adiw	r26, 0x07	; 7
    1ddc:	9c 93       	st	X, r25
    1dde:	8e 93       	st	-X, r24
    1de0:	16 97       	sbiw	r26, 0x06	; 6
    1de2:	ce 01       	movw	r24, r28
    1de4:	df 91       	pop	r29
    1de6:	cf 91       	pop	r28
    1de8:	1f 91       	pop	r17
    1dea:	0f 91       	pop	r16
    1dec:	08 95       	ret

00001dee <__ultoa_invert>:
    1dee:	fa 01       	movw	r30, r20
    1df0:	aa 27       	eor	r26, r26
    1df2:	28 30       	cpi	r18, 0x08	; 8
    1df4:	51 f1       	breq	.+84     	; 0x1e4a <__ultoa_invert+0x5c>
    1df6:	20 31       	cpi	r18, 0x10	; 16
    1df8:	81 f1       	breq	.+96     	; 0x1e5a <__ultoa_invert+0x6c>
    1dfa:	e8 94       	clt
    1dfc:	6f 93       	push	r22
    1dfe:	6e 7f       	andi	r22, 0xFE	; 254
    1e00:	6e 5f       	subi	r22, 0xFE	; 254
    1e02:	7f 4f       	sbci	r23, 0xFF	; 255
    1e04:	8f 4f       	sbci	r24, 0xFF	; 255
    1e06:	9f 4f       	sbci	r25, 0xFF	; 255
    1e08:	af 4f       	sbci	r26, 0xFF	; 255
    1e0a:	b1 e0       	ldi	r27, 0x01	; 1
    1e0c:	3e d0       	rcall	.+124    	; 0x1e8a <__ultoa_invert+0x9c>
    1e0e:	b4 e0       	ldi	r27, 0x04	; 4
    1e10:	3c d0       	rcall	.+120    	; 0x1e8a <__ultoa_invert+0x9c>
    1e12:	67 0f       	add	r22, r23
    1e14:	78 1f       	adc	r23, r24
    1e16:	89 1f       	adc	r24, r25
    1e18:	9a 1f       	adc	r25, r26
    1e1a:	a1 1d       	adc	r26, r1
    1e1c:	68 0f       	add	r22, r24
    1e1e:	79 1f       	adc	r23, r25
    1e20:	8a 1f       	adc	r24, r26
    1e22:	91 1d       	adc	r25, r1
    1e24:	a1 1d       	adc	r26, r1
    1e26:	6a 0f       	add	r22, r26
    1e28:	71 1d       	adc	r23, r1
    1e2a:	81 1d       	adc	r24, r1
    1e2c:	91 1d       	adc	r25, r1
    1e2e:	a1 1d       	adc	r26, r1
    1e30:	20 d0       	rcall	.+64     	; 0x1e72 <__ultoa_invert+0x84>
    1e32:	09 f4       	brne	.+2      	; 0x1e36 <__ultoa_invert+0x48>
    1e34:	68 94       	set
    1e36:	3f 91       	pop	r19
    1e38:	2a e0       	ldi	r18, 0x0A	; 10
    1e3a:	26 9f       	mul	r18, r22
    1e3c:	11 24       	eor	r1, r1
    1e3e:	30 19       	sub	r19, r0
    1e40:	30 5d       	subi	r19, 0xD0	; 208
    1e42:	31 93       	st	Z+, r19
    1e44:	de f6       	brtc	.-74     	; 0x1dfc <__ultoa_invert+0xe>
    1e46:	cf 01       	movw	r24, r30
    1e48:	08 95       	ret
    1e4a:	46 2f       	mov	r20, r22
    1e4c:	47 70       	andi	r20, 0x07	; 7
    1e4e:	40 5d       	subi	r20, 0xD0	; 208
    1e50:	41 93       	st	Z+, r20
    1e52:	b3 e0       	ldi	r27, 0x03	; 3
    1e54:	0f d0       	rcall	.+30     	; 0x1e74 <__ultoa_invert+0x86>
    1e56:	c9 f7       	brne	.-14     	; 0x1e4a <__ultoa_invert+0x5c>
    1e58:	f6 cf       	rjmp	.-20     	; 0x1e46 <__ultoa_invert+0x58>
    1e5a:	46 2f       	mov	r20, r22
    1e5c:	4f 70       	andi	r20, 0x0F	; 15
    1e5e:	40 5d       	subi	r20, 0xD0	; 208
    1e60:	4a 33       	cpi	r20, 0x3A	; 58
    1e62:	18 f0       	brcs	.+6      	; 0x1e6a <__ultoa_invert+0x7c>
    1e64:	49 5d       	subi	r20, 0xD9	; 217
    1e66:	31 fd       	sbrc	r19, 1
    1e68:	40 52       	subi	r20, 0x20	; 32
    1e6a:	41 93       	st	Z+, r20
    1e6c:	02 d0       	rcall	.+4      	; 0x1e72 <__ultoa_invert+0x84>
    1e6e:	a9 f7       	brne	.-22     	; 0x1e5a <__ultoa_invert+0x6c>
    1e70:	ea cf       	rjmp	.-44     	; 0x1e46 <__ultoa_invert+0x58>
    1e72:	b4 e0       	ldi	r27, 0x04	; 4
    1e74:	a6 95       	lsr	r26
    1e76:	97 95       	ror	r25
    1e78:	87 95       	ror	r24
    1e7a:	77 95       	ror	r23
    1e7c:	67 95       	ror	r22
    1e7e:	ba 95       	dec	r27
    1e80:	c9 f7       	brne	.-14     	; 0x1e74 <__ultoa_invert+0x86>
    1e82:	00 97       	sbiw	r24, 0x00	; 0
    1e84:	61 05       	cpc	r22, r1
    1e86:	71 05       	cpc	r23, r1
    1e88:	08 95       	ret
    1e8a:	9b 01       	movw	r18, r22
    1e8c:	ac 01       	movw	r20, r24
    1e8e:	0a 2e       	mov	r0, r26
    1e90:	06 94       	lsr	r0
    1e92:	57 95       	ror	r21
    1e94:	47 95       	ror	r20
    1e96:	37 95       	ror	r19
    1e98:	27 95       	ror	r18
    1e9a:	ba 95       	dec	r27
    1e9c:	c9 f7       	brne	.-14     	; 0x1e90 <__ultoa_invert+0xa2>
    1e9e:	62 0f       	add	r22, r18
    1ea0:	73 1f       	adc	r23, r19
    1ea2:	84 1f       	adc	r24, r20
    1ea4:	95 1f       	adc	r25, r21
    1ea6:	a0 1d       	adc	r26, r0
    1ea8:	08 95       	ret

00001eaa <_exit>:
    1eaa:	f8 94       	cli

00001eac <__stop_program>:
    1eac:	ff cf       	rjmp	.-2      	; 0x1eac <__stop_program>
