// RUN: veir-opt %s -p=isel-riscv64 | filecheck %s

"builtin.module"() ({
    "func.func"()  <{function_type = (i64, i64) -> (), sym_name = "foo"}> ({
    ^bb0(%a: i64, %b: i64):
        %r_0 = "llvm.icmp"(%a, %b) <{predicate = 0 : i64}> : (i64, i64) -> i1
        // CHECK:      [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.xor"([[B]], [[A]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "riscv.sltiu"([[C]]) <{"value" = 1 : i64}> : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[E:%.*]] = "builtin.unrealized_conversion_cast"([[D]]) : (!riscv.reg) -> i1
        %r_1 = "llvm.icmp"(%a, %b) <{predicate = 1 : i64}> : (i64, i64) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.xor"([[B]], [[A]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "riscv.li"() <{"value" = 0 : i64}> : () -> !riscv.reg
        // CHECK-NEXT: [[E:%.*]] = "riscv.sltu"([[D]], [[C]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[F:%.*]] = "builtin.unrealized_conversion_cast"([[E]]) : (!riscv.reg) -> i1
        %r_2 = "llvm.icmp"(%a, %b) <{"predicate" = 2 : i64}> : (i64, i64) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.slt"([[A]], [[B]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "builtin.unrealized_conversion_cast"([[C]]) : (!riscv.reg) -> i1
        %r_3 = "llvm.icmp"(%a, %b) <{"predicate" = 3 : i64}> : (i64, i64) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.slt"([[B]], [[A]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "riscv.xori"([[C]]) <{"value" = 1 : i64}> : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[E:%.*]] = "builtin.unrealized_conversion_cast"([[D]]) : (!riscv.reg) -> i1
        %r_4 = "llvm.icmp"(%a, %b) <{"predicate" = 4 : i64}> : (i64, i64) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.slt"([[B]], [[A]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "builtin.unrealized_conversion_cast"([[C]]) : (!riscv.reg) -> i1
        %r_5 = "llvm.icmp"(%a, %b) <{"predicate" = 5 : i64}> : (i64, i64) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.slt"([[A]], [[B]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "riscv.xori"([[C]]) <{"value" = 1 : i64}> : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[E:%.*]] = "builtin.unrealized_conversion_cast"([[D]]) : (!riscv.reg) -> i1
        %r_6 = "llvm.icmp"(%a, %b) <{"predicate" = 6 : i64}> : (i64, i64) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.sltu"([[A]], [[B]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "builtin.unrealized_conversion_cast"([[C]]) : (!riscv.reg) -> i1
        %r_7 = "llvm.icmp"(%a, %b) <{"predicate" = 7 : i64}> : (i64, i64) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.sltu"([[B]], [[A]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "riscv.xori"([[C]]) <{"value" = 1 : i64}> : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[E:%.*]] = "builtin.unrealized_conversion_cast"([[D]]) : (!riscv.reg) -> i1
        %r_8 = "llvm.icmp"(%a, %b) <{"predicate" = 8 : i64}> : (i64, i64) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.sltu"([[B]], [[A]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "builtin.unrealized_conversion_cast"([[C]]) : (!riscv.reg) -> i1
        %r_9 = "llvm.icmp"(%a, %b) <{"predicate" = 9 : i64}> : (i64, i64) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i64) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.sltu"([[A]], [[B]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "riscv.xori"([[C]]) <{"value" = 1 : i64}> : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[E:%.*]] = "builtin.unrealized_conversion_cast"([[D]]) : (!riscv.reg) -> i1
        "test.test"(%r_0) : (i1) -> ()
        "test.test"(%r_1) : (i1) -> ()
        "test.test"(%r_2) : (i1) -> ()
        "test.test"(%r_3) : (i1) -> ()
        "test.test"(%r_4) : (i1) -> ()
        "test.test"(%r_5) : (i1) -> ()
        "test.test"(%r_6) : (i1) -> ()
        "test.test"(%r_7) : (i1) -> ()
        "test.test"(%r_8) : (i1) -> ()
        "test.test"(%r_9) : (i1) -> ()
        "func.return"() : () -> ()
    }) : () -> ()
    "func.func"()  <{function_type = (i32, i32) -> (), sym_name = "bar"}> ({
    ^bb0(%a: i32, %b: i32):
        %r_0 = "llvm.icmp"(%a, %b) <{predicate = 0 : i64}> : (i32, i32) -> i1
        // CHECK:      [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i32) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i32) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.sextw"([[A]]) : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "riscv.sextw"([[B]]) : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[E:%.*]] = "riscv.xor"([[D]], [[C]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[F:%.*]] = "riscv.sltiu"([[E]]) <{"value" = 1 : i64}> : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[G:%.*]] = "builtin.unrealized_conversion_cast"([[F]]) : (!riscv.reg) -> i1
        %r_2 = "llvm.icmp"(%a, %b) <{"predicate" = 2 : i64}> : (i32, i32) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i32) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i32) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.sextw"([[A]]) : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "riscv.sextw"([[B]]) : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[E:%.*]] = "riscv.slt"([[C]], [[D]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[F:%.*]] = "builtin.unrealized_conversion_cast"([[E]]) : (!riscv.reg) -> i1
        %r_6 = "llvm.icmp"(%a, %b) <{"predicate" = 6 : i64}> : (i32, i32) -> i1
        // CHECK-NEXT: [[A:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i32) -> !riscv.reg
        // CHECK-NEXT: [[B:%.*]] = "builtin.unrealized_conversion_cast"(%{{.*}}) : (i32) -> !riscv.reg
        // CHECK-NEXT: [[C:%.*]] = "riscv.sextw"([[A]]) : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[D:%.*]] = "riscv.sextw"([[B]]) : (!riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[E:%.*]] = "riscv.sltu"([[C]], [[D]]) : (!riscv.reg, !riscv.reg) -> !riscv.reg
        // CHECK-NEXT: [[F:%.*]] = "builtin.unrealized_conversion_cast"([[E]]) : (!riscv.reg) -> i1
        "test.test"(%r_0) : (i1) -> ()
        "test.test"(%r_2) : (i1) -> ()
        "test.test"(%r_6) : (i1) -> ()
        "func.return"() : () -> ()
    }) : () -> ()
}) : () -> ()
