{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674510652258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674510652258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 16:50:52 2023 " "Processing started: Mon Jan 23 16:50:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674510652258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674510652258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674510652258 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674510652776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbus.v 0 0 " "Found 0 design units, including 0 entities, in source file bidirectionalbus.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674510652857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registertb " "Found entity 1: Registertb" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674510652860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674510652860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674510652867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674510652867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Registertb " "Elaborating entity \"Registertb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674510652924 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b Registertb.v(2) " "Output port \"b\" at Registertb.v(2) has no driver" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1674510652924 "|Registertb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:R1 " "Elaborating entity \"Register\" for hierarchy \"Register:R1\"" {  } { { "Registertb.v" "R1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674510652953 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Register.v(14) " "Verilog HDL Always Construct warning at Register.v(14): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Register.v(9) " "Verilog HDL Always Construct warning at Register.v(9): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Register.v(9) " "Inferred latch for \"q\[0\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Register.v(9) " "Inferred latch for \"q\[1\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Register.v(9) " "Inferred latch for \"q\[2\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Register.v(9) " "Inferred latch for \"q\[3\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Register.v(9) " "Inferred latch for \"q\[4\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Register.v(9) " "Inferred latch for \"q\[5\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Register.v(9) " "Inferred latch for \"q\[6\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Register.v(9) " "Inferred latch for \"q\[7\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652953 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Register.v(9) " "Inferred latch for \"q\[8\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652957 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Register.v(9) " "Inferred latch for \"q\[9\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Register.v(9) " "Inferred latch for \"q\[10\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Register.v(9) " "Inferred latch for \"q\[11\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Register.v(9) " "Inferred latch for \"q\[12\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Register.v(9) " "Inferred latch for \"q\[13\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Register.v(9) " "Inferred latch for \"q\[14\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Register.v(9) " "Inferred latch for \"q\[15\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Register.v(9) " "Inferred latch for \"q\[16\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Register.v(9) " "Inferred latch for \"q\[17\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Register.v(9) " "Inferred latch for \"q\[18\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Register.v(9) " "Inferred latch for \"q\[19\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Register.v(9) " "Inferred latch for \"q\[20\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Register.v(9) " "Inferred latch for \"q\[21\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Register.v(9) " "Inferred latch for \"q\[22\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Register.v(9) " "Inferred latch for \"q\[23\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Register.v(9) " "Inferred latch for \"q\[24\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Register.v(9) " "Inferred latch for \"q\[25\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Register.v(9) " "Inferred latch for \"q\[26\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Register.v(9) " "Inferred latch for \"q\[27\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652958 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Register.v(9) " "Inferred latch for \"q\[28\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652959 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Register.v(9) " "Inferred latch for \"q\[29\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652959 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Register.v(9) " "Inferred latch for \"q\[30\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652959 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Register.v(9) " "Inferred latch for \"q\[31\]\" at Register.v(9)" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674510652959 "|Register"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674510653369 "|Registertb|b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674510653369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674510653624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674510653624 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674510653675 "|Registertb|a"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1674510653675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674510653676 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674510653676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674510653676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674510653727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 23 16:50:53 2023 " "Processing ended: Mon Jan 23 16:50:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674510653727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674510653727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674510653727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674510653727 ""}
