hdl_lib_name = gemini_xh_lru_board
hdl_library_clause_name = gemini_xh_lru_board_lib
hdl_lib_uses_synth = common technology tech_pll i2c spi axi4 onewire tech_mac_25g_quad tech_mac_40g tech_mac_100g tech_mac_10g_quad tech_axi4_infrastructure tech_mac_10g
hdl_lib_uses_sim =
hdl_lib_technology =
hdl_lib_include_ip =

synth_files =
    src/vhdl/i2c_addresses_pkg.vhd
    src/vhdl/board_pkg.vhd
    src/vhdl/pmbus_control.vhd
    src/vhdl/sfp_control.vhd
    src/vhdl/qsfp_control.vhd
    src/vhdl/mbo_control.vhd
    src/vhdl/prom_interface.vhd
    src/vhdl/humidity_control.vhd
    src/vhdl/mbo.vhd
    src/vhdl/qsfp_25g.vhd
    src/vhdl/qsfp_40g.vhd
    src/vhdl/qsfp_100g.vhd
    src/vhdl/qsfp_10g.vhd
    src/vhdl/uptime_counter.vhd
    src/vhdl/ddr4_control.vhd
    src/vhdl/mace_mac.vhd
    src/vhdl/backplane_control.vhd
    ip/ip_pkg.vhd

test_bench_files =
    tb/vhdl/tb_sfp_control.vhd
    tb/vhdl/tb_qsfp_control.vhd
    tb/vhdl/tb_mbo_control.vhd
    tb/vhdl/tb_prom_control.vhd
    tb/vhdl/tb_humidity_control.vhd
    tb/vhdl/tb_backplane_control.vhd

regression_test_vhdl =
    tb/vhdl/tb_sfp_control.vhd
    tb/vhdl/tb_qsfp_control.vhd
    tb/vhdl/tb_mbo_control.vhd
    tb/vhdl/tb_prom_control.vhd
    tb/vhdl/tb_humidity_control.vhd
    tb/vhdl/tb_backplane_control.vhd

[modelsim_project_file]


[vivado_project_file]

vivado_xdc_files =
    vivado/gemini_xh_lru_board.xdc

vivado_tcl_files =
    ip/system_clock.tcl

