0.7
2020.1
May 27 2020
20:09:33
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sim_3/new/dd11b_testbench.sv,1602724563,systemVerilog,,,,dd11b_testbench,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/add3.sv,1602724709,systemVerilog,,C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd11b.sv,,add3,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd11b.sv,1602721599,systemVerilog,,C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sim_3/new/dd11b_testbench.sv,,dd11b,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd6b.sv,1602711957,systemVerilog,,,,dd6b,,,,,,,,
