;buildInfoPackage: chisel3, version: 3.2.2, scalaVersion: 2.11.12, sbtVersion: 1.3.2
circuit Router : 
  module Router : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in_U : {flip read : UInt<1>, flip din : UInt<32>}, in_D : {flip read : UInt<1>, flip din : UInt<32>}, in_L : {flip read : UInt<1>, flip din : UInt<32>}, in_R : {flip read : UInt<1>, flip din : UInt<32>}, in_CPU : {flip read : UInt<1>, flip din : UInt<32>}, out_U : {write : UInt<1>, dout : UInt<32>}, out_D : {write : UInt<1>, dout : UInt<32>}, out_L : {write : UInt<1>, dout : UInt<32>}, out_R : {write : UInt<1>, dout : UInt<32>}, out_CPU : {write : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 44:20]
    wire out_U_dout : UInt<32>
    out_U_dout <= UInt<32>("h00")
    wire out_D_dout : UInt<32>
    out_D_dout <= UInt<32>("h00")
    wire out_L_dout : UInt<32>
    out_L_dout <= UInt<32>("h00")
    wire out_R_dout : UInt<32>
    out_R_dout <= UInt<32>("h00")
    wire out_CPU_dout : UInt<32>
    out_CPU_dout <= UInt<32>("h00")
    io.out_U.dout <= out_U_dout @[Router.scala 52:17]
    io.out_D.dout <= out_D_dout @[Router.scala 53:17]
    io.out_L.dout <= out_L_dout @[Router.scala 54:17]
    io.out_R.dout <= out_R_dout @[Router.scala 55:17]
    io.out_CPU.dout <= out_CPU_dout @[Router.scala 56:19]
    io.out_U.write <= UInt<1>("h00") @[Router.scala 58:18]
    io.out_D.write <= UInt<1>("h00") @[Router.scala 59:18]
    io.out_L.write <= UInt<1>("h00") @[Router.scala 60:18]
    io.out_R.write <= UInt<1>("h00") @[Router.scala 61:18]
    io.out_CPU.write <= UInt<1>("h00") @[Router.scala 62:20]
    wire dataReg : UInt<1>
    dataReg <= UInt<1>("h00")
    reg dataReg_U : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 65:26]
    reg dataReg_D : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 66:26]
    reg dataReg_L : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 67:26]
    reg dataReg_R : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:26]
    reg dataReg_CPU : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:28]
    when io.in_U.read : @[Router.scala 108:25]
      dataReg_U <= io.in_U.din @[Router.scala 109:17]
      node _T = bits(dataReg_U, 1, 0) @[Router.scala 110:36]
      node _T_1 = bits(dataReg_U, 3, 2) @[Router.scala 111:36]
      node _T_2 = gt(_T, io.x) @[Router.scala 113:26]
      when _T_2 : @[Router.scala 113:34]
        io.out_R.write <= UInt<1>("h01") @[Router.scala 114:24]
        skip @[Router.scala 113:34]
      else : @[Router.scala 115:41]
        node _T_3 = lt(_T, io.x) @[Router.scala 115:33]
        when _T_3 : @[Router.scala 115:41]
          io.out_L.write <= UInt<1>("h01") @[Router.scala 116:24]
          skip @[Router.scala 115:41]
        else : @[Router.scala 117:20]
          node _T_4 = gt(_T_1, io.y) @[Router.scala 118:29]
          when _T_4 : @[Router.scala 118:37]
            io.out_D.write <= UInt<1>("h01") @[Router.scala 119:26]
            skip @[Router.scala 118:37]
          else : @[Router.scala 120:43]
            node _T_5 = lt(_T_1, io.y) @[Router.scala 120:35]
            when _T_5 : @[Router.scala 120:43]
              io.out_U.write <= UInt<1>("h01") @[Router.scala 121:26]
              skip @[Router.scala 120:43]
            else : @[Router.scala 122:22]
              io.out_CPU.write <= UInt<1>("h01") @[Router.scala 123:28]
              skip @[Router.scala 122:22]
          skip @[Router.scala 117:20]
      when io.out_D.write : @[Router.scala 127:27]
        io.out_D.dout <= dataReg_U @[Router.scala 128:23]
        skip @[Router.scala 127:27]
      else : @[Router.scala 129:33]
        when io.out_L.write : @[Router.scala 129:33]
          io.out_L.dout <= dataReg_U @[Router.scala 130:23]
          skip @[Router.scala 129:33]
        else : @[Router.scala 131:34]
          when io.out_R.write : @[Router.scala 131:34]
            io.out_R.dout <= dataReg_U @[Router.scala 132:23]
            skip @[Router.scala 131:34]
          else : @[Router.scala 133:36]
            when io.out_CPU.write : @[Router.scala 133:36]
              io.out_CPU.dout <= dataReg_CPU @[Router.scala 134:25]
              skip @[Router.scala 133:36]
      skip @[Router.scala 108:25]
    else : @[Router.scala 139:31]
      when io.in_D.read : @[Router.scala 139:31]
        dataReg_D <= io.in_D.din @[Router.scala 140:17]
        node _T_6 = bits(dataReg_D, 31, 30) @[Router.scala 141:36]
        node _T_7 = bits(dataReg_D, 29, 28) @[Router.scala 142:36]
        node _T_8 = gt(_T_6, io.x) @[Router.scala 143:26]
        when _T_8 : @[Router.scala 143:34]
          io.out_R.write <= UInt<1>("h01") @[Router.scala 144:24]
          skip @[Router.scala 143:34]
        else : @[Router.scala 145:41]
          node _T_9 = lt(_T_6, io.x) @[Router.scala 145:33]
          when _T_9 : @[Router.scala 145:41]
            io.out_L.write <= UInt<1>("h01") @[Router.scala 146:24]
            skip @[Router.scala 145:41]
          else : @[Router.scala 147:20]
            node _T_10 = gt(_T_7, io.y) @[Router.scala 148:29]
            when _T_10 : @[Router.scala 148:37]
              io.out_D.write <= UInt<1>("h01") @[Router.scala 149:26]
              skip @[Router.scala 148:37]
            else : @[Router.scala 150:43]
              node _T_11 = lt(_T_7, io.y) @[Router.scala 150:35]
              when _T_11 : @[Router.scala 150:43]
                io.out_U.write <= UInt<1>("h01") @[Router.scala 151:26]
                skip @[Router.scala 150:43]
              else : @[Router.scala 152:21]
                io.out_CPU.write <= UInt<1>("h01") @[Router.scala 153:28]
                skip @[Router.scala 152:21]
            skip @[Router.scala 147:20]
        when io.out_U.write : @[Router.scala 157:27]
          io.out_U.dout <= dataReg_D @[Router.scala 158:23]
          skip @[Router.scala 157:27]
        else : @[Router.scala 159:33]
          when io.out_L.write : @[Router.scala 159:33]
            io.out_L.dout <= dataReg_D @[Router.scala 160:23]
            skip @[Router.scala 159:33]
          else : @[Router.scala 161:34]
            when io.out_R.write : @[Router.scala 161:34]
              io.out_R.dout <= dataReg_D @[Router.scala 162:23]
              skip @[Router.scala 161:34]
            else : @[Router.scala 163:36]
              when io.out_CPU.write : @[Router.scala 163:36]
                io.out_CPU.dout <= dataReg_CPU @[Router.scala 164:25]
                skip @[Router.scala 163:36]
        skip @[Router.scala 139:31]
      else : @[Router.scala 169:30]
        when io.in_L.read : @[Router.scala 169:30]
          dataReg_L <= io.in_L.din @[Router.scala 170:17]
          node _T_12 = bits(dataReg_L, 31, 30) @[Router.scala 171:36]
          node _T_13 = bits(dataReg_L, 29, 28) @[Router.scala 172:36]
          node _T_14 = gt(_T_12, io.x) @[Router.scala 174:26]
          when _T_14 : @[Router.scala 174:34]
            io.out_R.write <= UInt<1>("h01") @[Router.scala 175:24]
            skip @[Router.scala 174:34]
          else : @[Router.scala 176:41]
            node _T_15 = lt(_T_12, io.x) @[Router.scala 176:33]
            when _T_15 : @[Router.scala 176:41]
              io.out_L.write <= UInt<1>("h01") @[Router.scala 177:24]
              skip @[Router.scala 176:41]
            else : @[Router.scala 178:20]
              node _T_16 = gt(_T_13, io.y) @[Router.scala 179:29]
              when _T_16 : @[Router.scala 179:37]
                io.out_D.write <= UInt<1>("h01") @[Router.scala 180:26]
                skip @[Router.scala 179:37]
              else : @[Router.scala 181:43]
                node _T_17 = lt(_T_13, io.y) @[Router.scala 181:35]
                when _T_17 : @[Router.scala 181:43]
                  io.out_U.write <= UInt<1>("h01") @[Router.scala 182:26]
                  skip @[Router.scala 181:43]
                else : @[Router.scala 183:21]
                  io.out_CPU.write <= UInt<1>("h01") @[Router.scala 184:28]
                  skip @[Router.scala 183:21]
              skip @[Router.scala 178:20]
          when io.out_D.write : @[Router.scala 187:27]
            io.out_D.dout <= dataReg_L @[Router.scala 188:23]
            skip @[Router.scala 187:27]
          else : @[Router.scala 189:33]
            when io.out_U.write : @[Router.scala 189:33]
              io.out_U.dout <= dataReg_L @[Router.scala 190:23]
              skip @[Router.scala 189:33]
            else : @[Router.scala 191:34]
              when io.out_R.write : @[Router.scala 191:34]
                io.out_R.dout <= dataReg_L @[Router.scala 192:23]
                skip @[Router.scala 191:34]
              else : @[Router.scala 193:36]
                when io.out_CPU.write : @[Router.scala 193:36]
                  io.out_CPU.dout <= dataReg_CPU @[Router.scala 194:25]
                  skip @[Router.scala 193:36]
          skip @[Router.scala 169:30]
        else : @[Router.scala 199:30]
          when io.in_R.read : @[Router.scala 199:30]
            dataReg_R <= io.in_R.din @[Router.scala 200:17]
            node _T_18 = bits(dataReg_R, 31, 30) @[Router.scala 201:36]
            node _T_19 = bits(dataReg_R, 29, 28) @[Router.scala 202:36]
            node _T_20 = gt(_T_18, io.x) @[Router.scala 204:26]
            when _T_20 : @[Router.scala 204:34]
              io.out_R.write <= UInt<1>("h01") @[Router.scala 205:24]
              skip @[Router.scala 204:34]
            else : @[Router.scala 206:41]
              node _T_21 = lt(_T_18, io.x) @[Router.scala 206:33]
              when _T_21 : @[Router.scala 206:41]
                io.out_L.write <= UInt<1>("h01") @[Router.scala 207:24]
                skip @[Router.scala 206:41]
              else : @[Router.scala 208:20]
                node _T_22 = gt(_T_19, io.y) @[Router.scala 209:29]
                when _T_22 : @[Router.scala 209:37]
                  io.out_D.write <= UInt<1>("h01") @[Router.scala 210:26]
                  skip @[Router.scala 209:37]
                else : @[Router.scala 211:43]
                  node _T_23 = lt(_T_19, io.y) @[Router.scala 211:35]
                  when _T_23 : @[Router.scala 211:43]
                    io.out_U.write <= UInt<1>("h01") @[Router.scala 212:26]
                    skip @[Router.scala 211:43]
                  else : @[Router.scala 213:22]
                    io.out_CPU.write <= UInt<1>("h01") @[Router.scala 214:28]
                    skip @[Router.scala 213:22]
                skip @[Router.scala 208:20]
            when io.out_D.write : @[Router.scala 217:27]
              io.out_D.dout <= dataReg_R @[Router.scala 218:23]
              skip @[Router.scala 217:27]
            else : @[Router.scala 219:33]
              when io.out_L.write : @[Router.scala 219:33]
                io.out_L.dout <= dataReg_R @[Router.scala 220:23]
                skip @[Router.scala 219:33]
              else : @[Router.scala 221:34]
                when io.out_U.write : @[Router.scala 221:34]
                  io.out_U.dout <= dataReg_R @[Router.scala 222:23]
                  skip @[Router.scala 221:34]
                else : @[Router.scala 223:36]
                  when io.out_CPU.write : @[Router.scala 223:36]
                    io.out_CPU.dout <= dataReg_CPU @[Router.scala 224:25]
                    skip @[Router.scala 223:36]
            skip @[Router.scala 199:30]
          else : @[Router.scala 229:32]
            when io.in_CPU.read : @[Router.scala 229:32]
              dataReg_CPU <= io.in_CPU.din @[Router.scala 230:19]
              node _T_24 = bits(dataReg_CPU, 31, 30) @[Router.scala 231:38]
              node _T_25 = bits(dataReg_CPU, 29, 28) @[Router.scala 232:38]
              node _T_26 = gt(_T_24, io.x) @[Router.scala 234:26]
              when _T_26 : @[Router.scala 234:34]
                io.out_R.write <= UInt<1>("h01") @[Router.scala 235:24]
                skip @[Router.scala 234:34]
              else : @[Router.scala 236:41]
                node _T_27 = lt(_T_24, io.x) @[Router.scala 236:33]
                when _T_27 : @[Router.scala 236:41]
                  io.out_L.write <= UInt<1>("h01") @[Router.scala 237:24]
                  skip @[Router.scala 236:41]
                else : @[Router.scala 238:20]
                  node _T_28 = gt(_T_25, io.y) @[Router.scala 239:29]
                  when _T_28 : @[Router.scala 239:37]
                    io.out_D.write <= UInt<1>("h01") @[Router.scala 240:26]
                    skip @[Router.scala 239:37]
                  else : @[Router.scala 241:43]
                    node _T_29 = lt(_T_25, io.y) @[Router.scala 241:35]
                    when _T_29 : @[Router.scala 241:43]
                      io.out_U.write <= UInt<1>("h01") @[Router.scala 242:26]
                      skip @[Router.scala 241:43]
                    else : @[Router.scala 243:22]
                      io.out_CPU.write <= UInt<1>("h01") @[Router.scala 244:28]
                      skip @[Router.scala 243:22]
                  skip @[Router.scala 238:20]
              when io.out_D.write : @[Router.scala 247:27]
                io.out_D.dout <= dataReg_CPU @[Router.scala 248:23]
                skip @[Router.scala 247:27]
              else : @[Router.scala 249:33]
                when io.out_L.write : @[Router.scala 249:33]
                  io.out_L.dout <= dataReg_CPU @[Router.scala 250:23]
                  skip @[Router.scala 249:33]
                else : @[Router.scala 251:34]
                  when io.out_U.write : @[Router.scala 251:34]
                    io.out_U.dout <= dataReg_CPU @[Router.scala 252:23]
                    skip @[Router.scala 251:34]
                  else : @[Router.scala 253:36]
                    when io.out_CPU.write : @[Router.scala 253:36]
                      io.out_CPU.dout <= dataReg_CPU @[Router.scala 254:25]
                      skip @[Router.scala 253:36]
              skip @[Router.scala 229:32]
    
