-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity phiOffSet is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sector_V : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (18 downto 0) );
end;


architecture behav of phiOffSet is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_BFA3DBA40024E8EE : STD_LOGIC_VECTOR (63 downto 0) := "1011111110100011110110111010010000000000001001001110100011101110";
    constant ap_const_lv64_3FCDC975B932F0A7 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111001101110010010111010110111001001100101111000010100111";
    constant ap_const_lv19_7FFFF : STD_LOGIC_VECTOR (18 downto 0) := "1111111111111111111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_FF0 : STD_LOGIC_VECTOR (11 downto 0) := "111111110000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_13 : STD_LOGIC_VECTOR (11 downto 0) := "000000010011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal storemerge_5_reg_492 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_7_reg_509 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_8_reg_526 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_9_reg_545 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_s_reg_567 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_2_reg_586 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_4_reg_608 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_6_reg_627 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_10_reg_649 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_11_reg_668 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_12_reg_690 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_13_reg_709 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_14_reg_731 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_15_reg_750 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_16_reg_772 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_17_reg_791 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_18_reg_813 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_19_reg_832 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_20_reg_854 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_21_reg_873 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_22_reg_895 : STD_LOGIC_VECTOR (18 downto 0);
    signal sector_V_read_reg_3003 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sector_V_read_reg_3003 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_pipeline_reg_pp0_iter2_sector_V_read_reg_3003 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_fu_944_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_reg_3008 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal grp_fu_927_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_reg_3018 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal grp_fu_922_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_reg_3023 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_917_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_assign_reg_3028 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal tmp_17_fu_961_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_3033 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal man_V_2_fu_1005_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_3058 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_1_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3127 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_3131 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_fu_1043_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_3136 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_3143 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_3149 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_2_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_2_reg_3154 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_2_fu_1097_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_reg_3159 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_2_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_reg_3166 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp5_fu_1121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp5_reg_3172 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_4_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_4_reg_3177 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_4_fu_1151_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_4_reg_3182 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_4_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_reg_3189 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp8_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp8_reg_3195 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_6_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_6_reg_3200 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_6_fu_1205_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_6_reg_3205 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_6_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_reg_3212 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_fu_1229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_reg_3218 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_8_fu_1241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_8_reg_3223 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_8_fu_1259_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_8_reg_3227 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_8_fu_1267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_8_reg_3237 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_s_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_s_reg_3241 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_s_fu_1297_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_s_reg_3245 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_s_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_s_reg_3255 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_3_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_3_reg_3259 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_1335_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_reg_3263 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_3_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_reg_3273 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_7_fu_1355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_7_reg_3277 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_7_fu_1373_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_7_reg_3281 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_7_fu_1381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_7_reg_3291 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_9_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_9_reg_3295 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_9_fu_1411_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_9_reg_3299 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_9_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_9_reg_3309 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_1_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_1_reg_3313 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_1449_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_3317 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_1_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_reg_3327 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_5_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_5_reg_3331 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_5_fu_1487_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_5_reg_3335 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_5_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_reg_3345 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_10_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_10_reg_3349 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_10_fu_1525_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_10_reg_3353 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_10_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_10_reg_3363 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_11_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_11_reg_3367 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_11_fu_1563_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_11_reg_3371 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_11_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_11_reg_3381 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_12_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_12_reg_3385 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_12_fu_1601_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_12_reg_3389 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_12_fu_1609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_12_reg_3397 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1618_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_19_reg_3401 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal tmp_20_fu_1640_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_reg_3407 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_930_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_s_reg_3412 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_21_fu_1654_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_21_reg_3417 : STD_LOGIC_VECTOR (18 downto 0);
    signal sel_tmp3_fu_1668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_reg_3422 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_reg_3428 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_3433 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_1_fu_1697_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_17_s_fu_1705_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_17_s_reg_3444 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_23_fu_1716_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_23_reg_3449 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_24_fu_1738_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_24_reg_3455 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_937_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_2_reg_3460 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_25_fu_1752_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_25_reg_3465 : STD_LOGIC_VECTOR (18 downto 0);
    signal sel_tmp9_fu_1766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_reg_3470 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_reg_3476 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_reg_3481 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_2_s_fu_1795_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_18_2_2_fu_1803_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_18_2_2_reg_3492 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_27_fu_1814_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_27_reg_3497 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_4_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_4_reg_3503 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_4_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_4_reg_3510 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1836_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_28_reg_3516 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_29_fu_1850_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_29_reg_3522 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_31_fu_1857_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_31_reg_3528 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_6_fu_1860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_6_reg_3534 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_6_fu_1865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_6_reg_3541 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1879_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_32_reg_3547 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_33_fu_1893_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_33_reg_3553 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_8_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_8_reg_3559 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_8_fu_1911_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_8_reg_3563 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_8_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_8_reg_3568 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1931_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_37_reg_3572 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_9_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_9_reg_3577 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_9_fu_1943_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_9_reg_3581 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_9_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_9_reg_3586 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1963_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_40_reg_3590 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_s_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_s_reg_3595 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_s_fu_1981_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_s_reg_3599 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_s_fu_1987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_s_reg_3604 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_2001_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_43_reg_3608 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_1_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_1_reg_3613 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_3_fu_2013_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_3_reg_3617 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_1_fu_2019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_1_reg_3622 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_2033_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_46_reg_3626 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_3_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_3_reg_3631 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_5_fu_2051_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_5_reg_3635 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_3_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_3_reg_3640 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2071_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_49_reg_3644 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_5_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_5_reg_3649 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_7_fu_2083_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_7_reg_3653 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_5_fu_2089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_5_reg_3658 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_2103_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_52_reg_3662 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_7_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_7_reg_3667 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_10_fu_2121_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_10_reg_3671 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_7_fu_2127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_7_reg_3676 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2141_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_55_reg_3680 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_10_fu_2148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_10_reg_3685 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_11_fu_2153_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_11_reg_3689 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_10_fu_2159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_10_reg_3694 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_2173_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_58_reg_3698 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_11_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_11_reg_3703 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_12_fu_2191_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_12_reg_3707 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_11_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_11_reg_3712 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_2211_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_61_reg_3716 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_12_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_12_reg_3721 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_13_fu_2223_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_13_reg_3725 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_12_fu_2229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_12_reg_3730 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_2243_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_64_reg_3734 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_13_fu_2256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_13_reg_3739 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_14_fu_2261_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_14_reg_3743 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_13_fu_2267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_13_reg_3748 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_2281_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_67_reg_3752 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_14_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_14_reg_3757 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_15_fu_2293_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_15_reg_3761 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_14_fu_2299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_14_reg_3766 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_2313_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_70_reg_3770 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_15_fu_2326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_15_reg_3775 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_16_fu_2331_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_16_reg_3779 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_15_fu_2337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_15_reg_3784 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_2351_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_73_reg_3788 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_16_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_16_reg_3793 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_17_fu_2363_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_17_reg_3797 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_16_fu_2369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_16_reg_3802 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_2383_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_76_reg_3806 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_17_fu_2396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_17_reg_3811 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_18_fu_2401_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_18_reg_3815 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_17_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_17_reg_3820 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_2421_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_79_reg_3824 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_18_fu_2428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_18_reg_3829 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_19_fu_2433_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_19_reg_3833 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_18_fu_2439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_18_reg_3838 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_2453_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_82_reg_3842 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_19_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_19_reg_3847 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_20_fu_2471_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_20_reg_3851 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_19_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_19_reg_3856 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_2491_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_85_reg_3860 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_20_fu_2498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_20_reg_3865 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_21_fu_2503_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_21_reg_3869 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_20_fu_2509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_20_reg_3874 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_2523_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_88_reg_3878 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_21_fu_2536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_21_reg_3883 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_22_fu_2541_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_22_reg_3887 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_21_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_21_reg_3892 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_2561_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_91_reg_3896 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel3_fu_2591_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel3_reg_3901 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal newSel7_fu_2625_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel7_reg_3906 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel11_fu_2701_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel11_reg_3911 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_21_4_s_fu_2709_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_18_4_4_fu_2715_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel15_fu_2789_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel15_reg_3926 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_21_6_s_fu_2797_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_18_6_6_fu_2803_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_8_fu_2809_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_35_fu_2816_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_9_fu_2819_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_38_fu_2826_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_s_11_fu_2829_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_41_fu_2836_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_1_fu_2839_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_44_fu_2846_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_3_fu_2849_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_47_fu_2856_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_5_fu_2859_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_50_fu_2866_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_7_fu_2869_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_53_fu_2876_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_10_fu_2879_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_56_fu_2886_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_11_fu_2889_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_59_fu_2896_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_12_fu_2899_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_62_fu_2906_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_13_fu_2909_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_65_fu_2916_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_14_fu_2919_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_68_fu_2926_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_15_fu_2929_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_71_fu_2936_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_16_fu_2939_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_74_fu_2946_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_17_fu_2949_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_77_fu_2956_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_18_fu_2959_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_80_fu_2966_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_19_fu_2969_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_83_fu_2976_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_20_fu_2979_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_86_fu_2986_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_21_fu_2989_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_89_fu_2996_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal phiOffSetValues_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phiOffSetValues_V_ce0 : STD_LOGIC;
    signal phiOffSetValues_V_we0 : STD_LOGIC;
    signal phiOffSetValues_V_d0 : STD_LOGIC_VECTOR (18 downto 0);
    signal phiOffSetValues_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal phiOffSetValues_V_ce1 : STD_LOGIC;
    signal phiOffSetValues_V_we1 : STD_LOGIC;
    signal phiOffSetValues_V_d1 : STD_LOGIC_VECTOR (18 downto 0);
    signal phiOffSetValues_V_q1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_1_reg_460 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_1_reg_460 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_1_phi_fu_464_p8 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_3_reg_476 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_3_reg_476 : STD_LOGIC_VECTOR (18 downto 0);
    signal storemerge_3_phi_fu_480_p8 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_5_reg_492 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_5_reg_492 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_7_reg_509 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_7_reg_509 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_8_reg_526 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_8_reg_526 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_9_reg_545 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_9_reg_545 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_s_reg_567 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_s_reg_567 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_2_reg_586 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_2_reg_586 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_4_reg_608 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_4_reg_608 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_6_reg_627 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_6_reg_627 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_10_reg_649 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_10_reg_649 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_11_reg_668 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_11_reg_668 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_12_reg_690 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_12_reg_690 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_13_reg_709 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_13_reg_709 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_14_reg_731 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_14_reg_731 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_15_reg_750 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_15_reg_750 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_16_reg_772 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_16_reg_772 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_17_reg_791 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_17_reg_791 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_18_reg_813 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_18_reg_813 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_19_reg_832 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_19_reg_832 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_20_reg_854 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_20_reg_854 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_21_reg_873 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_21_reg_873 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_storemerge_22_reg_895 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_22_reg_895 : STD_LOGIC_VECTOR (18 downto 0);
    signal phiOffSetValues_V_ad_13_gep_fu_245_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal phiOffSetValues_V_ad_16_gep_fu_269_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal phiOffSetValues_V_ad_19_gep_fu_293_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal phiOffSetValues_V_ad_22_gep_fu_317_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal phiOffSetValues_V_ad_25_gep_fu_341_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal phiOffSetValues_V_ad_28_gep_fu_365_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal phiOffSetValues_V_ad_31_gep_fu_389_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal phiOffSetValues_V_ad_gep_fu_413_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal phiOffSetValues_V_ad_34_gep_fu_421_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal phiOffSetValues_V_ad_3_gep_fu_437_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal phiOffSetValues_V_ad_37_gep_fu_445_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_2999_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_927_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ireg_V_fu_954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_1_fu_969_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_18_fu_983_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_fu_987_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_4_fu_995_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_999_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_14_fu_957_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_7_fu_979_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_1019_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_1031_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_fu_1037_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_fu_1057_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal F2_2_fu_1073_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_2_fu_1085_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_2_fu_1091_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_fu_1111_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal F2_4_fu_1127_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_4_fu_1139_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_4_fu_1145_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_fu_1165_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal F2_6_fu_1181_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_6_fu_1193_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_6_fu_1199_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_34_fu_1219_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal F2_8_fu_1235_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_8_fu_1247_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_8_fu_1253_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_s_fu_1273_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_s_fu_1285_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_s_fu_1291_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_3_fu_1311_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_3_fu_1323_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_3_fu_1329_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_7_fu_1349_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_7_fu_1361_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_7_fu_1367_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_9_fu_1387_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_9_fu_1399_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_9_fu_1405_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_1_fu_1425_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_1_fu_1437_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_1_fu_1443_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_5_fu_1463_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_5_fu_1475_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_5_fu_1481_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_10_fu_1501_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_10_fu_1513_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_10_fu_1519_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_11_fu_1539_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_11_fu_1551_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_11_fu_1557_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_12_fu_1577_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_12_fu_1589_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_12_fu_1595_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_cast_fu_1615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_1631_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_13_fu_1635_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_15_fu_1644_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_2_cast_fu_1713_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_2_fu_1729_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_2_fu_1733_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_19_2_fu_1742_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_2_fu_1746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp5_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_1761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_2_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_2_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_1777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_4_cast_fu_1811_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_4_fu_1827_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_4_fu_1831_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_19_4_fu_1840_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_4_fu_1844_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_6_cast_fu_1854_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_6_fu_1870_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_6_fu_1874_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_19_6_fu_1883_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_6_fu_1887_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_1903_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_8_cast1_fu_1897_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_8_cast_fu_1900_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_8_fu_1922_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_8_fu_1926_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_39_fu_1935_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_9_fu_1954_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_9_fu_1958_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_42_fu_1973_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_cast1_fu_1967_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_cast_9_fu_1970_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_s_fu_1992_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_s_10_fu_1996_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_45_fu_2005_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_1_fu_2024_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_1_fu_2028_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_48_fu_2043_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_3_cast1_fu_2037_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_3_cast_fu_2040_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_3_fu_2062_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_3_fu_2066_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_51_fu_2075_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_5_fu_2094_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_5_fu_2098_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_54_fu_2113_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_10_cast1_fu_2107_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_10_cast_fu_2110_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_7_fu_2132_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_7_fu_2136_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_57_fu_2145_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_10_fu_2164_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_10_fu_2168_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_60_fu_2183_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_12_cast1_fu_2177_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_12_cast_fu_2180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_11_fu_2202_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_11_fu_2206_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_63_fu_2215_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_12_fu_2234_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_12_fu_2238_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_66_fu_2253_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_14_cast1_fu_2247_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_14_cast_fu_2250_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_13_fu_2272_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_13_fu_2276_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_69_fu_2285_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_14_fu_2304_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_14_fu_2308_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_72_fu_2323_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_16_cast1_fu_2317_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_16_cast_fu_2320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_15_fu_2342_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_15_fu_2346_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_75_fu_2355_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_16_fu_2374_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_16_fu_2378_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_78_fu_2393_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_18_cast1_fu_2387_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_18_cast_fu_2390_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_17_fu_2412_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_17_fu_2416_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_81_fu_2425_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_18_fu_2444_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_18_fu_2448_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_84_fu_2463_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_20_cast1_fu_2457_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_20_cast_fu_2460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_19_fu_2482_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_19_fu_2486_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_87_fu_2495_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_20_fu_2514_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_20_fu_2518_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_90_fu_2533_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_22_cast1_fu_2527_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sh_amt_22_cast_fu_2530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_21_fu_2552_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_17_21_fu_2556_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal newSel_fu_2565_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel1_fu_2570_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal or_cond1_fu_2575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel2_fu_2579_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel4_fu_2599_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel5_fu_2604_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal or_cond4_fu_2609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_fu_2620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel6_fu_2613_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sel_tmp12_fu_2633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_2638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_2657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_2643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_2670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel8_fu_2663_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel9_fu_2676_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal or_cond7_fu_2682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_fu_2695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel10_fu_2687_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sel_tmp18_fu_2721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_2726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_2745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_fu_2731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_fu_2758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel12_fu_2751_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal newSel13_fu_2764_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal or_cond10_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond11_fu_2783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel14_fu_2775_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;

    component calc_phi_hw_dadd_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calc_phi_hw_dmul_dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calc_phi_hw_sitodeOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component phiOffSet_phiOffSbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (18 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (18 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;



begin
    phiOffSetValues_V_U : component phiOffSet_phiOffSbkb
    generic map (
        DataWidth => 19,
        AddressRange => 27,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => phiOffSetValues_V_address0,
        ce0 => phiOffSetValues_V_ce0,
        we0 => phiOffSetValues_V_we0,
        d0 => phiOffSetValues_V_d0,
        address1 => phiOffSetValues_V_address1,
        ce1 => phiOffSetValues_V_ce1,
        we1 => phiOffSetValues_V_we1,
        d1 => phiOffSetValues_V_d1,
        q1 => phiOffSetValues_V_q1);

    calc_phi_hw_dadd_cud_U1 : component calc_phi_hw_dadd_cud
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_3_reg_3023,
        din1 => ap_const_lv64_BFA3DBA40024E8EE,
        ce => ap_const_logic_1,
        dout => grp_fu_917_p2);

    calc_phi_hw_dmul_dEe_U2 : component calc_phi_hw_dmul_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_2_reg_3018,
        din1 => ap_const_lv64_3FCDC975B932F0A7,
        ce => ap_const_logic_1,
        dout => grp_fu_922_p2);

    calc_phi_hw_sitodeOg_U3 : component calc_phi_hw_sitodeOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_927_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_927_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter1_storemerge_10_reg_649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and not((ap_const_lv1_0 = tmp_8_7_reg_3277)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_7_reg_3676))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_10_reg_649 <= p_7_fu_2869_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and (ap_const_lv1_0 = tmp_8_7_reg_3277) and (ap_const_lv1_0 = tmp_15_7_fu_2116_p2))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_10_reg_649 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and (ap_const_lv1_0 = tmp_8_7_reg_3277) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_7_reg_3667)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_10_reg_649 <= tmp_20_10_reg_3671;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and not((ap_const_lv1_0 = tmp_8_7_reg_3277)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_7_reg_3676)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_10_reg_649 <= tmp_55_reg_3680;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_7_reg_3291)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_10_reg_649 <= tmp_53_fu_2876_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_10_reg_649 <= ap_phi_precharge_reg_pp0_iter0_storemerge_10_reg_649;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_11_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and not((ap_const_lv1_0 = tmp_8_7_reg_3277)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_10_reg_3694))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_11_reg_668 <= p_10_fu_2879_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and (ap_const_lv1_0 = tmp_8_7_reg_3277) and (ap_const_lv1_0 = tmp_15_10_fu_2148_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_11_reg_668 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and (ap_const_lv1_0 = tmp_8_7_reg_3277) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_10_reg_3685)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_11_reg_668 <= tmp_20_11_reg_3689;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and not((ap_const_lv1_0 = tmp_8_7_reg_3277)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_10_reg_3694)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_11_reg_668 <= tmp_58_reg_3698;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_7_reg_3291)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_11_reg_668 <= tmp_56_fu_2886_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_11_reg_668 <= ap_phi_precharge_reg_pp0_iter0_storemerge_11_reg_668;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_12_reg_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and not((ap_const_lv1_0 = tmp_8_9_reg_3295)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_11_reg_3712))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_12_reg_690 <= p_11_fu_2889_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and (ap_const_lv1_0 = tmp_8_9_reg_3295) and (ap_const_lv1_0 = tmp_15_11_fu_2186_p2))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_12_reg_690 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and (ap_const_lv1_0 = tmp_8_9_reg_3295) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_11_reg_3703)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_12_reg_690 <= tmp_20_12_reg_3707;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and not((ap_const_lv1_0 = tmp_8_9_reg_3295)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_11_reg_3712)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_12_reg_690 <= tmp_61_reg_3716;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_9_reg_3309)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_12_reg_690 <= tmp_59_fu_2896_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_12_reg_690 <= ap_phi_precharge_reg_pp0_iter0_storemerge_12_reg_690;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_13_reg_709_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and not((ap_const_lv1_0 = tmp_8_9_reg_3295)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_12_reg_3730))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_13_reg_709 <= p_12_fu_2899_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and (ap_const_lv1_0 = tmp_8_9_reg_3295) and (ap_const_lv1_0 = tmp_15_12_fu_2218_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_13_reg_709 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and (ap_const_lv1_0 = tmp_8_9_reg_3295) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_12_reg_3721)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_13_reg_709 <= tmp_20_13_reg_3725;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and not((ap_const_lv1_0 = tmp_8_9_reg_3295)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_12_reg_3730)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_13_reg_709 <= tmp_64_reg_3734;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_9_reg_3309)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_13_reg_709 <= tmp_62_fu_2906_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_13_reg_709 <= ap_phi_precharge_reg_pp0_iter0_storemerge_13_reg_709;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_14_reg_731_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and not((ap_const_lv1_0 = tmp_8_1_reg_3313)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_13_reg_3748))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_14_reg_731 <= p_13_fu_2909_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and (ap_const_lv1_0 = tmp_8_1_reg_3313) and (ap_const_lv1_0 = tmp_15_13_fu_2256_p2))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_14_reg_731 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and (ap_const_lv1_0 = tmp_8_1_reg_3313) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_13_reg_3739)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_14_reg_731 <= tmp_20_14_reg_3743;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and not((ap_const_lv1_0 = tmp_8_1_reg_3313)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_13_reg_3748)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_14_reg_731 <= tmp_67_reg_3752;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_1_reg_3327)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_14_reg_731 <= tmp_65_fu_2916_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_14_reg_731 <= ap_phi_precharge_reg_pp0_iter0_storemerge_14_reg_731;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_15_reg_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and not((ap_const_lv1_0 = tmp_8_1_reg_3313)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_14_reg_3766))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_15_reg_750 <= p_14_fu_2919_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and (ap_const_lv1_0 = tmp_8_1_reg_3313) and (ap_const_lv1_0 = tmp_15_14_fu_2288_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_15_reg_750 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and (ap_const_lv1_0 = tmp_8_1_reg_3313) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_14_reg_3757)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_15_reg_750 <= tmp_20_15_reg_3761;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and not((ap_const_lv1_0 = tmp_8_1_reg_3313)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_14_reg_3766)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_15_reg_750 <= tmp_70_reg_3770;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_1_reg_3327)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_15_reg_750 <= tmp_68_fu_2926_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_15_reg_750 <= ap_phi_precharge_reg_pp0_iter0_storemerge_15_reg_750;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_16_reg_772_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and not((ap_const_lv1_0 = tmp_8_5_reg_3331)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_15_reg_3784))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_16_reg_772 <= p_15_fu_2929_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and (ap_const_lv1_0 = tmp_8_5_reg_3331) and (ap_const_lv1_0 = tmp_15_15_fu_2326_p2))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_16_reg_772 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and (ap_const_lv1_0 = tmp_8_5_reg_3331) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_15_reg_3775)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_16_reg_772 <= tmp_20_16_reg_3779;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and not((ap_const_lv1_0 = tmp_8_5_reg_3331)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_15_reg_3784)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_16_reg_772 <= tmp_73_reg_3788;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_5_reg_3345)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_16_reg_772 <= tmp_71_fu_2936_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_16_reg_772 <= ap_phi_precharge_reg_pp0_iter0_storemerge_16_reg_772;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_17_reg_791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and not((ap_const_lv1_0 = tmp_8_5_reg_3331)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_16_reg_3802))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_17_reg_791 <= p_16_fu_2939_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and (ap_const_lv1_0 = tmp_8_5_reg_3331) and (ap_const_lv1_0 = tmp_15_16_fu_2358_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_17_reg_791 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and (ap_const_lv1_0 = tmp_8_5_reg_3331) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_16_reg_3793)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_17_reg_791 <= tmp_20_17_reg_3797;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and not((ap_const_lv1_0 = tmp_8_5_reg_3331)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_16_reg_3802)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_17_reg_791 <= tmp_76_reg_3806;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_5_reg_3345)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_17_reg_791 <= tmp_74_fu_2946_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_17_reg_791 <= ap_phi_precharge_reg_pp0_iter0_storemerge_17_reg_791;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_18_reg_813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and not((ap_const_lv1_0 = tmp_8_10_reg_3349)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_17_reg_3820))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_18_reg_813 <= p_17_fu_2949_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and (ap_const_lv1_0 = tmp_8_10_reg_3349) and (ap_const_lv1_0 = tmp_15_17_fu_2396_p2))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_18_reg_813 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and (ap_const_lv1_0 = tmp_8_10_reg_3349) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_17_reg_3811)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_18_reg_813 <= tmp_20_18_reg_3815;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and not((ap_const_lv1_0 = tmp_8_10_reg_3349)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_17_reg_3820)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_18_reg_813 <= tmp_79_reg_3824;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_10_reg_3363)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_18_reg_813 <= tmp_77_fu_2956_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_18_reg_813 <= ap_phi_precharge_reg_pp0_iter0_storemerge_18_reg_813;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_19_reg_832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and not((ap_const_lv1_0 = tmp_8_10_reg_3349)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_18_reg_3838))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_19_reg_832 <= p_18_fu_2959_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and (ap_const_lv1_0 = tmp_8_10_reg_3349) and (ap_const_lv1_0 = tmp_15_18_fu_2428_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_19_reg_832 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and (ap_const_lv1_0 = tmp_8_10_reg_3349) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_18_reg_3829)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_19_reg_832 <= tmp_20_19_reg_3833;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and not((ap_const_lv1_0 = tmp_8_10_reg_3349)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_18_reg_3838)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_19_reg_832 <= tmp_82_reg_3842;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_10_reg_3363)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_19_reg_832 <= tmp_80_fu_2966_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_19_reg_832 <= ap_phi_precharge_reg_pp0_iter0_storemerge_19_reg_832;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_1_reg_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_s_reg_3143) and (tmp_8_reg_3131 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_1_reg_460 <= tmp_20_1_fu_1697_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_s_reg_3143)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_1_reg_460 <= tmp_19_fu_1618_p1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_1_reg_460 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_1_reg_460 <= ap_phi_precharge_reg_pp0_iter0_storemerge_1_reg_460;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_20_reg_854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and not((ap_const_lv1_0 = tmp_8_11_reg_3367)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_19_reg_3856))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_20_reg_854 <= p_19_fu_2969_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and (ap_const_lv1_0 = tmp_8_11_reg_3367) and (ap_const_lv1_0 = tmp_15_19_fu_2466_p2))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_20_reg_854 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and (ap_const_lv1_0 = tmp_8_11_reg_3367) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_19_reg_3847)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_20_reg_854 <= tmp_20_20_reg_3851;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and not((ap_const_lv1_0 = tmp_8_11_reg_3367)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_19_reg_3856)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_20_reg_854 <= tmp_85_reg_3860;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_11_reg_3381)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_20_reg_854 <= tmp_83_fu_2976_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_20_reg_854 <= ap_phi_precharge_reg_pp0_iter0_storemerge_20_reg_854;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_21_reg_873_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and not((ap_const_lv1_0 = tmp_8_11_reg_3367)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_20_reg_3874))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_21_reg_873 <= p_20_fu_2979_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and (ap_const_lv1_0 = tmp_8_11_reg_3367) and (ap_const_lv1_0 = tmp_15_20_fu_2498_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_21_reg_873 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and (ap_const_lv1_0 = tmp_8_11_reg_3367) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_20_reg_3865)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_21_reg_873 <= tmp_20_21_reg_3869;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and not((ap_const_lv1_0 = tmp_8_11_reg_3367)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_20_reg_3874)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_21_reg_873 <= tmp_88_reg_3878;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_11_reg_3381)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_21_reg_873 <= tmp_86_fu_2986_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_21_reg_873 <= ap_phi_precharge_reg_pp0_iter0_storemerge_21_reg_873;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_22_reg_895_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_12_reg_3397) and not((ap_const_lv1_0 = tmp_8_12_reg_3385)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_21_reg_3892))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_22_reg_895 <= p_21_fu_2989_p3;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_12_reg_3397) and (ap_const_lv1_0 = tmp_8_12_reg_3385) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_21_reg_3883)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_22_reg_895 <= tmp_20_22_reg_3887;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_12_reg_3397) and not((ap_const_lv1_0 = tmp_8_12_reg_3385)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_21_reg_3892)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_22_reg_895 <= tmp_91_reg_3896;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_12_reg_3397)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_22_reg_895 <= tmp_89_fu_2996_p1;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_12_reg_3397) and (ap_const_lv1_0 = tmp_8_12_reg_3385) and (ap_const_lv1_0 = tmp_15_21_fu_2536_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_22_reg_895 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_22_reg_895 <= ap_phi_precharge_reg_pp0_iter0_storemerge_22_reg_895;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_2_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and not((ap_const_lv1_0 = tmp_8_s_reg_3241)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_1_reg_3622))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_2_reg_586 <= p_1_fu_2839_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and (ap_const_lv1_0 = tmp_8_s_reg_3241) and (ap_const_lv1_0 = tmp_15_1_fu_2008_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_2_reg_586 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and (ap_const_lv1_0 = tmp_8_s_reg_3241) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_1_reg_3613)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_2_reg_586 <= tmp_20_3_reg_3617;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and not((ap_const_lv1_0 = tmp_8_s_reg_3241)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_1_reg_3622)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_2_reg_586 <= tmp_46_reg_3626;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_s_reg_3255)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_2_reg_586 <= tmp_44_fu_2846_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_2_reg_586 <= ap_phi_precharge_reg_pp0_iter0_storemerge_2_reg_586;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_3_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_2_reg_3166) and (ap_const_lv1_0 = tmp_8_2_reg_3154))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_3_reg_476 <= tmp_21_2_s_fu_1795_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_11_2_reg_3166)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_3_reg_476 <= tmp_23_fu_1716_p1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_3_reg_476 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_3_reg_476 <= ap_phi_precharge_reg_pp0_iter0_storemerge_3_reg_476;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_4_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and not((ap_const_lv1_0 = tmp_8_3_reg_3259)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_3_reg_3640))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_4_reg_608 <= p_3_fu_2849_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and (ap_const_lv1_0 = tmp_8_3_reg_3259) and (ap_const_lv1_0 = tmp_15_3_fu_2046_p2))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_4_reg_608 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and (ap_const_lv1_0 = tmp_8_3_reg_3259) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_3_reg_3631)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_4_reg_608 <= tmp_20_5_reg_3635;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and not((ap_const_lv1_0 = tmp_8_3_reg_3259)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_3_reg_3640)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_4_reg_608 <= tmp_49_reg_3644;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_3_reg_3273)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_4_reg_608 <= tmp_47_fu_2856_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_4_reg_608 <= ap_phi_precharge_reg_pp0_iter0_storemerge_4_reg_608;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_5_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_11_4_reg_3189) and not((ap_const_lv1_0 = tmp_8_4_reg_3177)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_5_reg_492 <= tmp_18_4_4_fu_2715_p3;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_11_4_reg_3189) and (ap_const_lv1_0 = tmp_8_4_reg_3177))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_5_reg_492 <= tmp_21_4_s_fu_2709_p3;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_4_reg_3189)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_5_reg_492 <= tmp_27_reg_3497;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_5_reg_492 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_5_reg_492 <= ap_phi_precharge_reg_pp0_iter0_storemerge_5_reg_492;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_6_reg_627_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and not((ap_const_lv1_0 = tmp_8_3_reg_3259)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_5_reg_3658))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_6_reg_627 <= p_5_fu_2859_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and (ap_const_lv1_0 = tmp_8_3_reg_3259) and (ap_const_lv1_0 = tmp_15_5_fu_2078_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_6_reg_627 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and (ap_const_lv1_0 = tmp_8_3_reg_3259) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_5_reg_3649)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_6_reg_627 <= tmp_20_7_reg_3653;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and not((ap_const_lv1_0 = tmp_8_3_reg_3259)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_5_reg_3658)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_6_reg_627 <= tmp_52_reg_3662;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_3_reg_3273)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_6_reg_627 <= tmp_50_fu_2866_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_6_reg_627 <= ap_phi_precharge_reg_pp0_iter0_storemerge_6_reg_627;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_7_reg_509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_11_6_reg_3212) and not((ap_const_lv1_0 = tmp_8_6_reg_3200)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_7_reg_509 <= tmp_18_6_6_fu_2803_p3;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_11_6_reg_3212) and (ap_const_lv1_0 = tmp_8_6_reg_3200))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_7_reg_509 <= tmp_21_6_s_fu_2797_p3;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_6_reg_3212)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_7_reg_509 <= tmp_31_reg_3528;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_7_reg_509 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_7_reg_509 <= ap_phi_precharge_reg_pp0_iter0_storemerge_7_reg_509;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_8_reg_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and not((ap_const_lv1_0 = tmp_8_8_reg_3223)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_8_reg_3568))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_8_reg_526 <= p_8_fu_2809_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and (ap_const_lv1_0 = tmp_8_8_reg_3223) and (ap_const_lv1_0 = tmp_15_8_fu_1906_p2))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_8_reg_526 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and (ap_const_lv1_0 = tmp_8_8_reg_3223) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_8_reg_3559)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_8_reg_526 <= tmp_20_8_reg_3563;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and not((ap_const_lv1_0 = tmp_8_8_reg_3223)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_8_reg_3568)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_8_reg_526 <= tmp_37_reg_3572;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_8_reg_3237)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_8_reg_526 <= tmp_35_fu_2816_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_8_reg_526 <= ap_phi_precharge_reg_pp0_iter0_storemerge_8_reg_526;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_9_reg_545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and not((ap_const_lv1_0 = tmp_8_8_reg_3223)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_9_reg_3586))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_9_reg_545 <= p_9_fu_2819_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((tmp_1_reg_3127 = ap_const_lv1_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and (ap_const_lv1_0 = tmp_8_8_reg_3223) and (ap_const_lv1_0 = tmp_15_9_fu_1938_p2)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_9_reg_545 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and (ap_const_lv1_0 = tmp_8_8_reg_3223) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_9_reg_3577)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_9_reg_545 <= tmp_20_9_reg_3581;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and not((ap_const_lv1_0 = tmp_8_8_reg_3223)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_9_reg_3586)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_9_reg_545 <= tmp_40_reg_3590;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_8_reg_3237)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_9_reg_545 <= tmp_38_fu_2826_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_9_reg_545 <= ap_phi_precharge_reg_pp0_iter0_storemerge_9_reg_545;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_storemerge_s_reg_567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and not((ap_const_lv1_0 = tmp_8_s_reg_3241)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_lv1_0 = tmp_13_s_reg_3604))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_s_reg_567 <= p_s_11_fu_2829_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and (ap_const_lv1_0 = tmp_8_s_reg_3241) and (ap_const_lv1_0 = tmp_15_s_fu_1976_p2))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_s_reg_567 <= ap_const_lv19_0;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and (ap_const_lv1_0 = tmp_8_s_reg_3241) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_15_s_reg_3595)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_s_reg_567 <= tmp_20_s_reg_3599;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and not((ap_const_lv1_0 = tmp_8_s_reg_3241)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_13_s_reg_3604)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_s_reg_567 <= tmp_43_reg_3608;
            elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and not((ap_const_lv1_0 = tmp_11_s_reg_3255)))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_s_reg_567 <= tmp_41_fu_2836_p1;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_precharge_reg_pp0_iter1_storemerge_s_reg_567 <= ap_phi_precharge_reg_pp0_iter0_storemerge_s_reg_567;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_pipeline_reg_pp0_iter1_sector_V_read_reg_3003 <= sector_V_read_reg_3003;
                ap_pipeline_reg_pp0_iter2_sector_V_read_reg_3003 <= ap_pipeline_reg_pp0_iter1_sector_V_read_reg_3003;
                r_V_reg_3008 <= r_V_fu_944_p2;
                sector_V_read_reg_3003 <= sector_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and (tmp_1_fu_1013_p2 = ap_const_lv1_0))) then
                icmp1_reg_3218 <= icmp1_fu_1229_p2;
                icmp5_reg_3172 <= icmp5_fu_1121_p2;
                icmp8_reg_3195 <= icmp8_fu_1175_p2;
                icmp_reg_3149 <= icmp_fu_1067_p2;
                sh_amt_10_reg_3353 <= sh_amt_10_fu_1525_p3;
                sh_amt_11_reg_3371 <= sh_amt_11_fu_1563_p3;
                sh_amt_12_reg_3389 <= sh_amt_12_fu_1601_p3;
                sh_amt_1_reg_3317 <= sh_amt_1_fu_1449_p3;
                sh_amt_2_reg_3159 <= sh_amt_2_fu_1097_p3;
                sh_amt_3_reg_3263 <= sh_amt_3_fu_1335_p3;
                sh_amt_4_reg_3182 <= sh_amt_4_fu_1151_p3;
                sh_amt_5_reg_3335 <= sh_amt_5_fu_1487_p3;
                sh_amt_6_reg_3205 <= sh_amt_6_fu_1205_p3;
                sh_amt_7_reg_3281 <= sh_amt_7_fu_1373_p3;
                sh_amt_8_reg_3227 <= sh_amt_8_fu_1259_p3;
                sh_amt_9_reg_3299 <= sh_amt_9_fu_1411_p3;
                sh_amt_reg_3136 <= sh_amt_fu_1043_p3;
                sh_amt_s_reg_3245 <= sh_amt_s_fu_1297_p3;
                tmp_11_10_reg_3363 <= tmp_11_10_fu_1533_p2;
                tmp_11_11_reg_3381 <= tmp_11_11_fu_1571_p2;
                tmp_11_12_reg_3397 <= tmp_11_12_fu_1609_p2;
                tmp_11_1_reg_3327 <= tmp_11_1_fu_1457_p2;
                tmp_11_2_reg_3166 <= tmp_11_2_fu_1105_p2;
                tmp_11_3_reg_3273 <= tmp_11_3_fu_1343_p2;
                tmp_11_4_reg_3189 <= tmp_11_4_fu_1159_p2;
                tmp_11_5_reg_3345 <= tmp_11_5_fu_1495_p2;
                tmp_11_6_reg_3212 <= tmp_11_6_fu_1213_p2;
                tmp_11_7_reg_3291 <= tmp_11_7_fu_1381_p2;
                tmp_11_8_reg_3237 <= tmp_11_8_fu_1267_p2;
                tmp_11_9_reg_3309 <= tmp_11_9_fu_1419_p2;
                tmp_11_s_reg_3255 <= tmp_11_s_fu_1305_p2;
                tmp_8_10_reg_3349 <= tmp_8_10_fu_1507_p2;
                tmp_8_11_reg_3367 <= tmp_8_11_fu_1545_p2;
                tmp_8_12_reg_3385 <= tmp_8_12_fu_1583_p2;
                tmp_8_1_reg_3313 <= tmp_8_1_fu_1431_p2;
                tmp_8_2_reg_3154 <= tmp_8_2_fu_1079_p2;
                tmp_8_3_reg_3259 <= tmp_8_3_fu_1317_p2;
                tmp_8_4_reg_3177 <= tmp_8_4_fu_1133_p2;
                tmp_8_5_reg_3331 <= tmp_8_5_fu_1469_p2;
                tmp_8_6_reg_3200 <= tmp_8_6_fu_1187_p2;
                tmp_8_7_reg_3277 <= tmp_8_7_fu_1355_p2;
                tmp_8_8_reg_3223 <= tmp_8_8_fu_1241_p2;
                tmp_8_9_reg_3295 <= tmp_8_9_fu_1393_p2;
                tmp_8_reg_3131 <= tmp_8_fu_1025_p2;
                tmp_8_s_reg_3241 <= tmp_8_s_fu_1279_p2;
                tmp_s_reg_3143 <= tmp_s_fu_1051_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then
                man_V_2_reg_3058 <= man_V_2_fu_1005_p3;
                tmp_17_reg_3033 <= ireg_V_fu_954_p1(63 downto 63);
                tmp_1_reg_3127 <= tmp_1_fu_1013_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then
                newSel11_reg_3911 <= newSel11_fu_2701_p3;
                newSel15_reg_3926 <= newSel15_fu_2789_p3;
                newSel3_reg_3901 <= newSel3_fu_2591_p3;
                newSel7_reg_3906 <= newSel7_fu_2625_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0))) then
                or_cond3_reg_3481 <= or_cond3_fu_1789_p2;
                or_cond_reg_3433 <= or_cond_fu_1691_p2;
                sel_tmp11_reg_3476 <= sel_tmp11_fu_1783_p2;
                sel_tmp3_reg_3422 <= sel_tmp3_fu_1668_p2;
                sel_tmp4_reg_3428 <= sel_tmp4_fu_1685_p2;
                sel_tmp9_reg_3470 <= sel_tmp9_fu_1766_p2;
                tmp_13_4_reg_3503 <= tmp_13_4_fu_1817_p2;
                tmp_13_6_reg_3534 <= tmp_13_6_fu_1860_p2;
                tmp_15_4_reg_3510 <= tmp_15_4_fu_1822_p2;
                tmp_15_6_reg_3541 <= tmp_15_6_fu_1865_p2;
                tmp_19_reg_3401 <= tmp_19_fu_1618_p1;
                tmp_20_reg_3407 <= tmp_20_fu_1640_p1;
                tmp_21_reg_3417 <= tmp_21_fu_1654_p1;
                tmp_23_reg_3449 <= tmp_23_fu_1716_p1;
                tmp_24_reg_3455 <= tmp_24_fu_1738_p1;
                tmp_25_reg_3465 <= tmp_25_fu_1752_p1;
                tmp_27_reg_3497 <= tmp_27_fu_1814_p1;
                tmp_28_reg_3516 <= tmp_28_fu_1836_p1;
                tmp_29_reg_3522 <= tmp_29_fu_1850_p1;
                tmp_31_reg_3528 <= tmp_31_fu_1857_p1;
                tmp_32_reg_3547 <= tmp_32_fu_1879_p1;
                tmp_33_reg_3553 <= tmp_33_fu_1893_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then
                p_2_reg_3460 <= grp_fu_937_p3;
                p_s_reg_3412 <= grp_fu_930_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then
                storemerge_10_reg_649 <= ap_phi_precharge_reg_pp0_iter1_storemerge_10_reg_649;
                storemerge_11_reg_668 <= ap_phi_precharge_reg_pp0_iter1_storemerge_11_reg_668;
                storemerge_12_reg_690 <= ap_phi_precharge_reg_pp0_iter1_storemerge_12_reg_690;
                storemerge_13_reg_709 <= ap_phi_precharge_reg_pp0_iter1_storemerge_13_reg_709;
                storemerge_14_reg_731 <= ap_phi_precharge_reg_pp0_iter1_storemerge_14_reg_731;
                storemerge_15_reg_750 <= ap_phi_precharge_reg_pp0_iter1_storemerge_15_reg_750;
                storemerge_16_reg_772 <= ap_phi_precharge_reg_pp0_iter1_storemerge_16_reg_772;
                storemerge_17_reg_791 <= ap_phi_precharge_reg_pp0_iter1_storemerge_17_reg_791;
                storemerge_18_reg_813 <= ap_phi_precharge_reg_pp0_iter1_storemerge_18_reg_813;
                storemerge_19_reg_832 <= ap_phi_precharge_reg_pp0_iter1_storemerge_19_reg_832;
                storemerge_20_reg_854 <= ap_phi_precharge_reg_pp0_iter1_storemerge_20_reg_854;
                storemerge_21_reg_873 <= ap_phi_precharge_reg_pp0_iter1_storemerge_21_reg_873;
                storemerge_22_reg_895 <= ap_phi_precharge_reg_pp0_iter1_storemerge_22_reg_895;
                storemerge_2_reg_586 <= ap_phi_precharge_reg_pp0_iter1_storemerge_2_reg_586;
                storemerge_4_reg_608 <= ap_phi_precharge_reg_pp0_iter1_storemerge_4_reg_608;
                storemerge_5_reg_492 <= ap_phi_precharge_reg_pp0_iter1_storemerge_5_reg_492;
                storemerge_6_reg_627 <= ap_phi_precharge_reg_pp0_iter1_storemerge_6_reg_627;
                storemerge_7_reg_509 <= ap_phi_precharge_reg_pp0_iter1_storemerge_7_reg_509;
                storemerge_8_reg_526 <= ap_phi_precharge_reg_pp0_iter1_storemerge_8_reg_526;
                storemerge_9_reg_545 <= ap_phi_precharge_reg_pp0_iter1_storemerge_9_reg_545;
                storemerge_s_reg_567 <= ap_phi_precharge_reg_pp0_iter1_storemerge_s_reg_567;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and not((ap_const_lv1_0 = tmp_8_7_reg_3277)))) then
                tmp_13_10_reg_3694 <= tmp_13_10_fu_2159_p2;
                tmp_13_7_reg_3676 <= tmp_13_7_fu_2127_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and not((ap_const_lv1_0 = tmp_8_9_reg_3295)))) then
                tmp_13_11_reg_3712 <= tmp_13_11_fu_2197_p2;
                tmp_13_12_reg_3730 <= tmp_13_12_fu_2229_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and not((ap_const_lv1_0 = tmp_8_1_reg_3313)))) then
                tmp_13_13_reg_3748 <= tmp_13_13_fu_2267_p2;
                tmp_13_14_reg_3766 <= tmp_13_14_fu_2299_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and not((ap_const_lv1_0 = tmp_8_5_reg_3331)))) then
                tmp_13_15_reg_3784 <= tmp_13_15_fu_2337_p2;
                tmp_13_16_reg_3802 <= tmp_13_16_fu_2369_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and not((ap_const_lv1_0 = tmp_8_10_reg_3349)))) then
                tmp_13_17_reg_3820 <= tmp_13_17_fu_2407_p2;
                tmp_13_18_reg_3838 <= tmp_13_18_fu_2439_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and not((ap_const_lv1_0 = tmp_8_11_reg_3367)))) then
                tmp_13_19_reg_3856 <= tmp_13_19_fu_2477_p2;
                tmp_13_20_reg_3874 <= tmp_13_20_fu_2509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and not((ap_const_lv1_0 = tmp_8_s_reg_3241)))) then
                tmp_13_1_reg_3622 <= tmp_13_1_fu_2019_p2;
                tmp_13_s_reg_3604 <= tmp_13_s_fu_1987_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_12_reg_3397) and not((ap_const_lv1_0 = tmp_8_12_reg_3385)))) then
                tmp_13_21_reg_3892 <= tmp_13_21_fu_2547_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and not((ap_const_lv1_0 = tmp_8_3_reg_3259)))) then
                tmp_13_3_reg_3640 <= tmp_13_3_fu_2057_p2;
                tmp_13_5_reg_3658 <= tmp_13_5_fu_2089_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and not((ap_const_lv1_0 = tmp_8_8_reg_3223)))) then
                tmp_13_8_reg_3568 <= tmp_13_8_fu_1917_p2;
                tmp_13_9_reg_3586 <= tmp_13_9_fu_1949_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and (ap_const_lv1_0 = tmp_8_7_reg_3277))) then
                tmp_15_10_reg_3685 <= tmp_15_10_fu_2148_p2;
                tmp_15_7_reg_3667 <= tmp_15_7_fu_2116_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and (ap_const_lv1_0 = tmp_8_9_reg_3295))) then
                tmp_15_11_reg_3703 <= tmp_15_11_fu_2186_p2;
                tmp_15_12_reg_3721 <= tmp_15_12_fu_2218_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and (ap_const_lv1_0 = tmp_8_1_reg_3313))) then
                tmp_15_13_reg_3739 <= tmp_15_13_fu_2256_p2;
                tmp_15_14_reg_3757 <= tmp_15_14_fu_2288_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and (ap_const_lv1_0 = tmp_8_5_reg_3331))) then
                tmp_15_15_reg_3775 <= tmp_15_15_fu_2326_p2;
                tmp_15_16_reg_3793 <= tmp_15_16_fu_2358_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and (ap_const_lv1_0 = tmp_8_10_reg_3349))) then
                tmp_15_17_reg_3811 <= tmp_15_17_fu_2396_p2;
                tmp_15_18_reg_3829 <= tmp_15_18_fu_2428_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and (ap_const_lv1_0 = tmp_8_11_reg_3367))) then
                tmp_15_19_reg_3847 <= tmp_15_19_fu_2466_p2;
                tmp_15_20_reg_3865 <= tmp_15_20_fu_2498_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and (ap_const_lv1_0 = tmp_8_s_reg_3241))) then
                tmp_15_1_reg_3613 <= tmp_15_1_fu_2008_p2;
                tmp_15_s_reg_3595 <= tmp_15_s_fu_1976_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_12_reg_3397) and (ap_const_lv1_0 = tmp_8_12_reg_3385))) then
                tmp_15_21_reg_3883 <= tmp_15_21_fu_2536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and (ap_const_lv1_0 = tmp_8_3_reg_3259))) then
                tmp_15_3_reg_3631 <= tmp_15_3_fu_2046_p2;
                tmp_15_5_reg_3649 <= tmp_15_5_fu_2078_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and (ap_const_lv1_0 = tmp_8_8_reg_3223))) then
                tmp_15_8_reg_3559 <= tmp_15_8_fu_1906_p2;
                tmp_15_9_reg_3577 <= tmp_15_9_fu_1938_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_s_reg_3143) and not((tmp_8_reg_3131 = ap_const_lv1_0)))) then
                tmp_17_s_reg_3444 <= tmp_17_s_fu_1705_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_2_reg_3166) and not((ap_const_lv1_0 = tmp_8_2_reg_3154)))) then
                tmp_18_2_2_reg_3492 <= tmp_18_2_2_fu_1803_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and (ap_const_lv1_0 = tmp_8_7_reg_3277) and not((ap_const_lv1_0 = tmp_15_7_fu_2116_p2)))) then
                tmp_20_10_reg_3671 <= tmp_20_10_fu_2121_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and (ap_const_lv1_0 = tmp_8_7_reg_3277) and not((ap_const_lv1_0 = tmp_15_10_fu_2148_p2)))) then
                tmp_20_11_reg_3689 <= tmp_20_11_fu_2153_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and (ap_const_lv1_0 = tmp_8_9_reg_3295) and not((ap_const_lv1_0 = tmp_15_11_fu_2186_p2)))) then
                tmp_20_12_reg_3707 <= tmp_20_12_fu_2191_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and (ap_const_lv1_0 = tmp_8_9_reg_3295) and not((ap_const_lv1_0 = tmp_15_12_fu_2218_p2)))) then
                tmp_20_13_reg_3725 <= tmp_20_13_fu_2223_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and (ap_const_lv1_0 = tmp_8_1_reg_3313) and not((ap_const_lv1_0 = tmp_15_13_fu_2256_p2)))) then
                tmp_20_14_reg_3743 <= tmp_20_14_fu_2261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and (ap_const_lv1_0 = tmp_8_1_reg_3313) and not((ap_const_lv1_0 = tmp_15_14_fu_2288_p2)))) then
                tmp_20_15_reg_3761 <= tmp_20_15_fu_2293_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and (ap_const_lv1_0 = tmp_8_5_reg_3331) and not((ap_const_lv1_0 = tmp_15_15_fu_2326_p2)))) then
                tmp_20_16_reg_3779 <= tmp_20_16_fu_2331_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and (ap_const_lv1_0 = tmp_8_5_reg_3331) and not((ap_const_lv1_0 = tmp_15_16_fu_2358_p2)))) then
                tmp_20_17_reg_3797 <= tmp_20_17_fu_2363_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and (ap_const_lv1_0 = tmp_8_10_reg_3349) and not((ap_const_lv1_0 = tmp_15_17_fu_2396_p2)))) then
                tmp_20_18_reg_3815 <= tmp_20_18_fu_2401_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and (ap_const_lv1_0 = tmp_8_10_reg_3349) and not((ap_const_lv1_0 = tmp_15_18_fu_2428_p2)))) then
                tmp_20_19_reg_3833 <= tmp_20_19_fu_2433_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and (ap_const_lv1_0 = tmp_8_11_reg_3367) and not((ap_const_lv1_0 = tmp_15_19_fu_2466_p2)))) then
                tmp_20_20_reg_3851 <= tmp_20_20_fu_2471_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and (ap_const_lv1_0 = tmp_8_11_reg_3367) and not((ap_const_lv1_0 = tmp_15_20_fu_2498_p2)))) then
                tmp_20_21_reg_3869 <= tmp_20_21_fu_2503_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_12_reg_3397) and (ap_const_lv1_0 = tmp_8_12_reg_3385) and not((ap_const_lv1_0 = tmp_15_21_fu_2536_p2)))) then
                tmp_20_22_reg_3887 <= tmp_20_22_fu_2541_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and (ap_const_lv1_0 = tmp_8_s_reg_3241) and not((ap_const_lv1_0 = tmp_15_1_fu_2008_p2)))) then
                tmp_20_3_reg_3617 <= tmp_20_3_fu_2013_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and (ap_const_lv1_0 = tmp_8_3_reg_3259) and not((ap_const_lv1_0 = tmp_15_3_fu_2046_p2)))) then
                tmp_20_5_reg_3635 <= tmp_20_5_fu_2051_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and (ap_const_lv1_0 = tmp_8_3_reg_3259) and not((ap_const_lv1_0 = tmp_15_5_fu_2078_p2)))) then
                tmp_20_7_reg_3653 <= tmp_20_7_fu_2083_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and (ap_const_lv1_0 = tmp_8_8_reg_3223) and not((ap_const_lv1_0 = tmp_15_8_fu_1906_p2)))) then
                tmp_20_8_reg_3563 <= tmp_20_8_fu_1911_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and (ap_const_lv1_0 = tmp_8_8_reg_3223) and not((ap_const_lv1_0 = tmp_15_9_fu_1938_p2)))) then
                tmp_20_9_reg_3581 <= tmp_20_9_fu_1943_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and (ap_const_lv1_0 = tmp_8_s_reg_3241) and not((ap_const_lv1_0 = tmp_15_s_fu_1976_p2)))) then
                tmp_20_s_reg_3599 <= tmp_20_s_fu_1981_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6))) then
                tmp_2_reg_3018 <= grp_fu_927_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and not((ap_const_lv1_0 = tmp_8_8_reg_3223)) and not((ap_const_lv1_0 = tmp_13_8_fu_1917_p2)))) then
                tmp_37_reg_3572 <= tmp_37_fu_1931_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_3_reg_3023 <= grp_fu_922_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_8_reg_3237) and not((ap_const_lv1_0 = tmp_8_8_reg_3223)) and not((ap_const_lv1_0 = tmp_13_9_fu_1949_p2)))) then
                tmp_40_reg_3590 <= tmp_40_fu_1963_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and not((ap_const_lv1_0 = tmp_8_s_reg_3241)) and not((ap_const_lv1_0 = tmp_13_s_fu_1987_p2)))) then
                tmp_43_reg_3608 <= tmp_43_fu_2001_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_s_reg_3255) and not((ap_const_lv1_0 = tmp_8_s_reg_3241)) and not((ap_const_lv1_0 = tmp_13_1_fu_2019_p2)))) then
                tmp_46_reg_3626 <= tmp_46_fu_2033_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and not((ap_const_lv1_0 = tmp_8_3_reg_3259)) and not((ap_const_lv1_0 = tmp_13_3_fu_2057_p2)))) then
                tmp_49_reg_3644 <= tmp_49_fu_2071_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_3_reg_3273) and not((ap_const_lv1_0 = tmp_8_3_reg_3259)) and not((ap_const_lv1_0 = tmp_13_5_fu_2089_p2)))) then
                tmp_52_reg_3662 <= tmp_52_fu_2103_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and not((ap_const_lv1_0 = tmp_8_7_reg_3277)) and not((ap_const_lv1_0 = tmp_13_7_fu_2127_p2)))) then
                tmp_55_reg_3680 <= tmp_55_fu_2141_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_7_reg_3291) and not((ap_const_lv1_0 = tmp_8_7_reg_3277)) and not((ap_const_lv1_0 = tmp_13_10_fu_2159_p2)))) then
                tmp_58_reg_3698 <= tmp_58_fu_2173_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and not((ap_const_lv1_0 = tmp_8_9_reg_3295)) and not((ap_const_lv1_0 = tmp_13_11_fu_2197_p2)))) then
                tmp_61_reg_3716 <= tmp_61_fu_2211_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_9_reg_3309) and not((ap_const_lv1_0 = tmp_8_9_reg_3295)) and not((ap_const_lv1_0 = tmp_13_12_fu_2229_p2)))) then
                tmp_64_reg_3734 <= tmp_64_fu_2243_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and not((ap_const_lv1_0 = tmp_8_1_reg_3313)) and not((ap_const_lv1_0 = tmp_13_13_fu_2267_p2)))) then
                tmp_67_reg_3752 <= tmp_67_fu_2281_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_1_reg_3327) and not((ap_const_lv1_0 = tmp_8_1_reg_3313)) and not((ap_const_lv1_0 = tmp_13_14_fu_2299_p2)))) then
                tmp_70_reg_3770 <= tmp_70_fu_2313_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and not((ap_const_lv1_0 = tmp_8_5_reg_3331)) and not((ap_const_lv1_0 = tmp_13_15_fu_2337_p2)))) then
                tmp_73_reg_3788 <= tmp_73_fu_2351_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_5_reg_3345) and not((ap_const_lv1_0 = tmp_8_5_reg_3331)) and not((ap_const_lv1_0 = tmp_13_16_fu_2369_p2)))) then
                tmp_76_reg_3806 <= tmp_76_fu_2383_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and not((ap_const_lv1_0 = tmp_8_10_reg_3349)) and not((ap_const_lv1_0 = tmp_13_17_fu_2407_p2)))) then
                tmp_79_reg_3824 <= tmp_79_fu_2421_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_10_reg_3363) and not((ap_const_lv1_0 = tmp_8_10_reg_3349)) and not((ap_const_lv1_0 = tmp_13_18_fu_2439_p2)))) then
                tmp_82_reg_3842 <= tmp_82_fu_2453_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and not((ap_const_lv1_0 = tmp_8_11_reg_3367)) and not((ap_const_lv1_0 = tmp_13_19_fu_2477_p2)))) then
                tmp_85_reg_3860 <= tmp_85_fu_2491_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_11_reg_3381) and not((ap_const_lv1_0 = tmp_8_11_reg_3367)) and not((ap_const_lv1_0 = tmp_13_20_fu_2509_p2)))) then
                tmp_88_reg_3878 <= tmp_88_fu_2523_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_11_12_reg_3397) and not((ap_const_lv1_0 = tmp_8_12_reg_3385)) and not((ap_const_lv1_0 = tmp_13_21_fu_2547_p2)))) then
                tmp_91_reg_3896 <= tmp_91_fu_2561_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9))) then
                v_assign_reg_3028 <= grp_fu_917_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
            when ap_ST_fsm_pp0_stage2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
            when ap_ST_fsm_pp0_stage3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
            when ap_ST_fsm_pp0_stage4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
            when ap_ST_fsm_pp0_stage5 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
            when ap_ST_fsm_pp0_stage6 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
            when ap_ST_fsm_pp0_stage7 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
            when ap_ST_fsm_pp0_stage8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
            when ap_ST_fsm_pp0_stage9 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
            when ap_ST_fsm_pp0_stage10 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
            when ap_ST_fsm_pp0_stage11 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
            when ap_ST_fsm_pp0_stage12 => 
                if (not((ap_const_logic_1 = ap_pipeline_idle_pp0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
            when ap_ST_fsm_pp0_stage14 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    F2_10_fu_1501_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_11_fu_1539_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_12_fu_1577_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_1_fu_1425_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_2_fu_1073_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_3_fu_1311_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_4_fu_1127_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_5_fu_1463_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_6_fu_1181_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_7_fu_1349_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_8_fu_1235_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_9_fu_1387_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_fu_1019_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    F2_s_fu_1273_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_7_fu_979_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10 downto 10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11 downto 11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12 downto 12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13 downto 13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14 downto 14);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9 downto 9);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage12)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp0_iter0_storemerge_10_reg_649 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_11_reg_668 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_12_reg_690 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_13_reg_709 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_14_reg_731 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_15_reg_750 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_16_reg_772 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_17_reg_791 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_18_reg_813 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_19_reg_832 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_1_reg_460 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_20_reg_854 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_21_reg_873 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_22_reg_895 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_2_reg_586 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_3_reg_476 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_4_reg_608 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_5_reg_492 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_6_reg_627 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_7_reg_509 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_8_reg_526 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_9_reg_545 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_storemerge_s_reg_567 <= "XXXXXXXXXXXXXXXXXXX";

    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= phiOffSetValues_V_q1;
        grp_fu_927_p0 <= std_logic_vector(resize(signed(r_V_reg_3008),32));

    grp_fu_930_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    grp_fu_937_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    icmp1_fu_1229_p2 <= "1" when (signed(tmp_34_fu_1219_p4) < signed(ap_const_lv8_1)) else "0";
    icmp5_fu_1121_p2 <= "1" when (signed(tmp_26_fu_1111_p4) < signed(ap_const_lv8_1)) else "0";
    icmp8_fu_1175_p2 <= "1" when (signed(tmp_30_fu_1165_p4) < signed(ap_const_lv8_1)) else "0";
    icmp_fu_1067_p2 <= "1" when (signed(tmp_22_fu_1057_p4) < signed(ap_const_lv8_1)) else "0";
    ireg_V_fu_954_p1 <= v_assign_reg_3028;
    man_V_1_fu_999_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_4_fu_995_p1));
    man_V_2_fu_1005_p3 <= 
        man_V_1_fu_999_p2 when (tmp_17_fu_961_p3(0) = '1') else 
        p_Result_4_fu_995_p1;
    newSel10_fu_2687_p3 <= 
        newSel8_fu_2663_p3 when (or_cond6_fu_2670_p2(0) = '1') else 
        newSel9_fu_2676_p3;
    newSel11_fu_2701_p3 <= 
        newSel10_fu_2687_p3 when (or_cond8_fu_2695_p2(0) = '1') else 
        ap_const_lv19_0;
    newSel12_fu_2751_p3 <= 
        grp_fu_937_p3 when (sel_tmp23_fu_2745_p2(0) = '1') else 
        tmp_33_reg_3553;
    newSel13_fu_2764_p3 <= 
        tmp_32_reg_3547 when (sel_tmp20_fu_2731_p2(0) = '1') else 
        tmp_31_reg_3528;
    newSel14_fu_2775_p3 <= 
        newSel12_fu_2751_p3 when (or_cond9_fu_2758_p2(0) = '1') else 
        newSel13_fu_2764_p3;
    newSel15_fu_2789_p3 <= 
        newSel14_fu_2775_p3 when (or_cond11_fu_2783_p2(0) = '1') else 
        ap_const_lv19_0;
    newSel1_fu_2570_p3 <= 
        tmp_20_reg_3407 when (sel_tmp3_reg_3422(0) = '1') else 
        tmp_19_reg_3401;
    newSel2_fu_2579_p3 <= 
        newSel_fu_2565_p3 when (or_cond_reg_3433(0) = '1') else 
        newSel1_fu_2570_p3;
    newSel3_fu_2591_p3 <= 
        newSel2_fu_2579_p3 when (or_cond2_fu_2586_p2(0) = '1') else 
        ap_const_lv19_0;
    newSel4_fu_2599_p3 <= 
        p_2_reg_3460 when (sel_tmp11_reg_3476(0) = '1') else 
        tmp_25_reg_3465;
    newSel5_fu_2604_p3 <= 
        tmp_24_reg_3455 when (sel_tmp9_reg_3470(0) = '1') else 
        tmp_23_reg_3449;
    newSel6_fu_2613_p3 <= 
        newSel4_fu_2599_p3 when (or_cond3_reg_3481(0) = '1') else 
        newSel5_fu_2604_p3;
    newSel7_fu_2625_p3 <= 
        newSel6_fu_2613_p3 when (or_cond5_fu_2620_p2(0) = '1') else 
        ap_const_lv19_0;
    newSel8_fu_2663_p3 <= 
        grp_fu_930_p3 when (sel_tmp17_fu_2657_p2(0) = '1') else 
        tmp_29_reg_3522;
    newSel9_fu_2676_p3 <= 
        tmp_28_reg_3516 when (sel_tmp14_fu_2643_p2(0) = '1') else 
        tmp_27_reg_3497;
    newSel_fu_2565_p3 <= 
        p_s_reg_3412 when (sel_tmp4_reg_3428(0) = '1') else 
        tmp_21_reg_3417;
    or_cond10_fu_2770_p2 <= (sel_tmp20_fu_2731_p2 or tmp_11_6_reg_3212);
    or_cond11_fu_2783_p2 <= (or_cond9_fu_2758_p2 or or_cond10_fu_2770_p2);
    or_cond1_fu_2575_p2 <= (sel_tmp3_reg_3422 or tmp_s_reg_3143);
    or_cond2_fu_2586_p2 <= (or_cond_reg_3433 or or_cond1_fu_2575_p2);
    or_cond3_fu_1789_p2 <= (sel_tmp11_fu_1783_p2 or sel_tmp7_fu_1772_p2);
    or_cond4_fu_2609_p2 <= (sel_tmp9_reg_3470 or tmp_11_2_reg_3166);
    or_cond5_fu_2620_p2 <= (or_cond3_reg_3481 or or_cond4_fu_2609_p2);
    or_cond6_fu_2670_p2 <= (sel_tmp17_fu_2657_p2 or sel_tmp15_fu_2648_p2);
    or_cond7_fu_2682_p2 <= (sel_tmp14_fu_2643_p2 or tmp_11_4_reg_3189);
    or_cond8_fu_2695_p2 <= (or_cond6_fu_2670_p2 or or_cond7_fu_2682_p2);
    or_cond9_fu_2758_p2 <= (sel_tmp23_fu_2745_p2 or sel_tmp21_fu_2736_p2);
    or_cond_fu_1691_p2 <= (sel_tmp4_fu_1685_p2 or sel_tmp8_fu_1674_p2);
    p_10_fu_2879_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_11_fu_2889_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_12_fu_2899_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_13_fu_2909_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_14_fu_2919_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_15_fu_2929_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_16_fu_2939_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_17_fu_2949_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_18_fu_2959_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_19_fu_2969_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_1_fu_2839_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_20_fu_2979_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_21_fu_2989_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_3_fu_2849_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_5_fu_2859_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_7_fu_2869_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_8_fu_2809_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_9_fu_2819_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    p_Result_1_fu_969_p4 <= ireg_V_fu_954_p1(62 downto 52);
    p_Result_4_fu_995_p1 <= std_logic_vector(resize(unsigned(tmp_fu_987_p3),54));
    p_s_11_fu_2829_p3 <= 
        ap_const_lv19_7FFFF when (tmp_17_reg_3033(0) = '1') else 
        ap_const_lv19_0;
    phiOffSetValues_V_ad_13_gep_fu_245_p3 <= ap_const_lv64_8(5 - 1 downto 0);
    phiOffSetValues_V_ad_16_gep_fu_269_p3 <= ap_const_lv64_A(5 - 1 downto 0);
    phiOffSetValues_V_ad_19_gep_fu_293_p3 <= ap_const_lv64_C(5 - 1 downto 0);
    phiOffSetValues_V_ad_22_gep_fu_317_p3 <= ap_const_lv64_E(5 - 1 downto 0);
    phiOffSetValues_V_ad_25_gep_fu_341_p3 <= ap_const_lv64_10(5 - 1 downto 0);
    phiOffSetValues_V_ad_28_gep_fu_365_p3 <= ap_const_lv64_12(5 - 1 downto 0);
    phiOffSetValues_V_ad_31_gep_fu_389_p3 <= ap_const_lv64_14(5 - 1 downto 0);
    phiOffSetValues_V_ad_34_gep_fu_421_p3 <= ap_const_lv64_16(5 - 1 downto 0);
    phiOffSetValues_V_ad_37_gep_fu_445_p3 <= ap_const_lv64_18(5 - 1 downto 0);
    phiOffSetValues_V_ad_3_gep_fu_437_p3 <= ap_const_lv64_2(5 - 1 downto 0);
    phiOffSetValues_V_ad_gep_fu_413_p3 <= ap_const_lv64_0(5 - 1 downto 0);

    phiOffSetValues_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, tmp_1_reg_3127, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, phiOffSetValues_V_ad_13_gep_fu_245_p3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, phiOffSetValues_V_ad_19_gep_fu_293_p3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, phiOffSetValues_V_ad_25_gep_fu_341_p3, ap_CS_fsm_pp0_stage7, phiOffSetValues_V_ad_31_gep_fu_389_p3, ap_CS_fsm_pp0_stage8, phiOffSetValues_V_ad_3_gep_fu_437_p3, phiOffSetValues_V_ad_37_gep_fu_445_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address0 <= phiOffSetValues_V_ad_37_gep_fu_445_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address0 <= phiOffSetValues_V_ad_3_gep_fu_437_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then 
            phiOffSetValues_V_address0 <= phiOffSetValues_V_ad_31_gep_fu_389_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address0 <= phiOffSetValues_V_ad_25_gep_fu_341_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            phiOffSetValues_V_address0 <= phiOffSetValues_V_ad_19_gep_fu_293_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            phiOffSetValues_V_address0 <= phiOffSetValues_V_ad_13_gep_fu_245_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            phiOffSetValues_V_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        else 
            phiOffSetValues_V_address0 <= "XXXXX";
        end if; 
    end process;


    phiOffSetValues_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, tmp_1_reg_3127, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, phiOffSetValues_V_ad_16_gep_fu_269_p3, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, phiOffSetValues_V_ad_22_gep_fu_317_p3, ap_CS_fsm_pp0_stage5, phiOffSetValues_V_ad_28_gep_fu_365_p3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, phiOffSetValues_V_ad_gep_fu_413_p3, phiOffSetValues_V_ad_34_gep_fu_421_p3, tmp_4_fu_2999_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address1 <= tmp_4_fu_2999_p1(5 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address1 <= phiOffSetValues_V_ad_34_gep_fu_421_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address1 <= phiOffSetValues_V_ad_gep_fu_413_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then 
            phiOffSetValues_V_address1 <= phiOffSetValues_V_ad_28_gep_fu_365_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            phiOffSetValues_V_address1 <= phiOffSetValues_V_ad_22_gep_fu_317_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            phiOffSetValues_V_address1 <= phiOffSetValues_V_ad_16_gep_fu_269_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            phiOffSetValues_V_address1 <= ap_const_lv64_1(5 - 1 downto 0);
        else 
            phiOffSetValues_V_address1 <= "XXXXX";
        end if; 
    end process;


    phiOffSetValues_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, tmp_1_reg_3127, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            phiOffSetValues_V_ce0 <= ap_const_logic_1;
        else 
            phiOffSetValues_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phiOffSetValues_V_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, tmp_1_reg_3127, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            phiOffSetValues_V_ce1 <= ap_const_logic_1;
        else 
            phiOffSetValues_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    phiOffSetValues_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, storemerge_7_reg_509, storemerge_8_reg_526, storemerge_2_reg_586, storemerge_4_reg_608, storemerge_11_reg_668, storemerge_12_reg_690, storemerge_15_reg_750, storemerge_16_reg_772, storemerge_19_reg_832, storemerge_20_reg_854, storemerge_22_reg_895, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, tmp_1_reg_3127, ap_CS_fsm_pp0_stage12, newSel7_reg_3906, newSel15_reg_3926, storemerge_3_phi_fu_480_p8, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_d0 <= newSel7_reg_3906;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_d0 <= storemerge_22_reg_895;
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then 
            phiOffSetValues_V_d0 <= storemerge_20_reg_854;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then 
            phiOffSetValues_V_d0 <= storemerge_19_reg_832;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_d0 <= storemerge_16_reg_772;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            phiOffSetValues_V_d0 <= storemerge_15_reg_750;
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            phiOffSetValues_V_d0 <= storemerge_12_reg_690;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            phiOffSetValues_V_d0 <= storemerge_11_reg_668;
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            phiOffSetValues_V_d0 <= storemerge_4_reg_608;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_d0 <= storemerge_2_reg_586;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_d0 <= storemerge_8_reg_526;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            phiOffSetValues_V_d0 <= storemerge_7_reg_509;
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            phiOffSetValues_V_d0 <= newSel15_reg_3926;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            phiOffSetValues_V_d0 <= ap_const_lv19_0;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            phiOffSetValues_V_d0 <= storemerge_3_phi_fu_480_p8;
        else 
            phiOffSetValues_V_d0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phiOffSetValues_V_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, storemerge_5_reg_492, storemerge_9_reg_545, storemerge_s_reg_567, storemerge_6_reg_627, storemerge_10_reg_649, storemerge_13_reg_709, storemerge_14_reg_731, storemerge_17_reg_791, storemerge_18_reg_813, storemerge_21_reg_873, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, tmp_1_reg_3127, newSel3_reg_3901, ap_CS_fsm_pp0_stage12, newSel11_reg_3911, storemerge_1_phi_fu_464_p8, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_d1 <= newSel3_reg_3901;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then 
            phiOffSetValues_V_d1 <= storemerge_21_reg_873;
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then 
            phiOffSetValues_V_d1 <= storemerge_18_reg_813;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_d1 <= storemerge_17_reg_791;
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            phiOffSetValues_V_d1 <= storemerge_14_reg_731;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            phiOffSetValues_V_d1 <= storemerge_13_reg_709;
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            phiOffSetValues_V_d1 <= storemerge_10_reg_649;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            phiOffSetValues_V_d1 <= storemerge_6_reg_627;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_d1 <= storemerge_s_reg_567;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            phiOffSetValues_V_d1 <= storemerge_9_reg_545;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            phiOffSetValues_V_d1 <= storemerge_5_reg_492;
        elsif (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            phiOffSetValues_V_d1 <= newSel11_reg_3911;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            phiOffSetValues_V_d1 <= ap_const_lv19_0;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            phiOffSetValues_V_d1 <= storemerge_1_phi_fu_464_p8;
        else 
            phiOffSetValues_V_d1 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phiOffSetValues_V_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, tmp_1_reg_3127, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            phiOffSetValues_V_we0 <= ap_const_logic_1;
        else 
            phiOffSetValues_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phiOffSetValues_V_we1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, tmp_1_reg_3127, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and not((tmp_1_reg_3127 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            phiOffSetValues_V_we1 <= ap_const_logic_1;
        else 
            phiOffSetValues_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    r_V_fu_944_p2 <= std_logic_vector(signed(ap_const_lv6_3F) + signed(sector_V));
    sel_tmp10_fu_1777_p2 <= (tmp_13_2_fu_1719_p2 xor ap_const_lv1_1);
    sel_tmp11_fu_1783_p2 <= (sel_tmp6_fu_1761_p2 and sel_tmp10_fu_1777_p2);
    sel_tmp12_fu_2633_p2 <= (tmp_11_4_reg_3189 xor ap_const_lv1_1);
    sel_tmp13_fu_2638_p2 <= (tmp_8_4_reg_3177 and sel_tmp12_fu_2633_p2);
    sel_tmp14_fu_2643_p2 <= (sel_tmp13_fu_2638_p2 and tmp_13_4_reg_3503);
    sel_tmp15_fu_2648_p2 <= (icmp8_reg_3195 and tmp_15_4_reg_3510);
    sel_tmp16_fu_2652_p2 <= (tmp_13_4_reg_3503 xor ap_const_lv1_1);
    sel_tmp17_fu_2657_p2 <= (sel_tmp13_fu_2638_p2 and sel_tmp16_fu_2652_p2);
    sel_tmp18_fu_2721_p2 <= (tmp_11_6_reg_3212 xor ap_const_lv1_1);
    sel_tmp19_fu_2726_p2 <= (tmp_8_6_reg_3200 and sel_tmp18_fu_2721_p2);
    sel_tmp1_fu_1658_p2 <= (tmp_s_reg_3143 xor ap_const_lv1_1);
    sel_tmp20_fu_2731_p2 <= (sel_tmp19_fu_2726_p2 and tmp_13_6_reg_3534);
    sel_tmp21_fu_2736_p2 <= (icmp1_reg_3218 and tmp_15_6_reg_3541);
    sel_tmp22_fu_2740_p2 <= (tmp_13_6_reg_3534 xor ap_const_lv1_1);
    sel_tmp23_fu_2745_p2 <= (sel_tmp19_fu_2726_p2 and sel_tmp22_fu_2740_p2);
    sel_tmp2_fu_1663_p2 <= (tmp_8_reg_3131 and sel_tmp1_fu_1658_p2);
    sel_tmp3_fu_1668_p2 <= (sel_tmp2_fu_1663_p2 and tmp_10_fu_1621_p2);
    sel_tmp4_fu_1685_p2 <= (sel_tmp2_fu_1663_p2 and sel_tmp_fu_1679_p2);
    sel_tmp5_fu_1756_p2 <= (tmp_11_2_reg_3166 xor ap_const_lv1_1);
    sel_tmp6_fu_1761_p2 <= (tmp_8_2_reg_3154 and sel_tmp5_fu_1756_p2);
    sel_tmp7_fu_1772_p2 <= (icmp5_reg_3172 and tmp_15_2_fu_1724_p2);
    sel_tmp8_fu_1674_p2 <= (icmp_reg_3149 and tmp_11_fu_1626_p2);
    sel_tmp9_fu_1766_p2 <= (sel_tmp6_fu_1761_p2 and tmp_13_2_fu_1719_p2);
    sel_tmp_fu_1679_p2 <= (tmp_10_fu_1621_p2 xor ap_const_lv1_1);
        sh_amt_10_cast1_fu_2107_p1 <= std_logic_vector(resize(signed(sh_amt_7_reg_3281),19));

        sh_amt_10_cast_fu_2110_p1 <= std_logic_vector(resize(signed(sh_amt_7_reg_3281),32));

    sh_amt_10_fu_1525_p3 <= 
        tmp_9_10_fu_1513_p2 when (tmp_8_10_fu_1507_p2(0) = '1') else 
        tmp_10_10_fu_1519_p2;
    sh_amt_11_fu_1563_p3 <= 
        tmp_9_11_fu_1551_p2 when (tmp_8_11_fu_1545_p2(0) = '1') else 
        tmp_10_11_fu_1557_p2;
        sh_amt_12_cast1_fu_2177_p1 <= std_logic_vector(resize(signed(sh_amt_9_reg_3299),19));

        sh_amt_12_cast_fu_2180_p1 <= std_logic_vector(resize(signed(sh_amt_9_reg_3299),32));

    sh_amt_12_fu_1601_p3 <= 
        tmp_9_12_fu_1589_p2 when (tmp_8_12_fu_1583_p2(0) = '1') else 
        tmp_10_12_fu_1595_p2;
        sh_amt_14_cast1_fu_2247_p1 <= std_logic_vector(resize(signed(sh_amt_1_reg_3317),19));

        sh_amt_14_cast_fu_2250_p1 <= std_logic_vector(resize(signed(sh_amt_1_reg_3317),32));

        sh_amt_16_cast1_fu_2317_p1 <= std_logic_vector(resize(signed(sh_amt_5_reg_3335),19));

        sh_amt_16_cast_fu_2320_p1 <= std_logic_vector(resize(signed(sh_amt_5_reg_3335),32));

        sh_amt_18_cast1_fu_2387_p1 <= std_logic_vector(resize(signed(sh_amt_10_reg_3353),19));

        sh_amt_18_cast_fu_2390_p1 <= std_logic_vector(resize(signed(sh_amt_10_reg_3353),32));

    sh_amt_1_fu_1449_p3 <= 
        tmp_9_1_fu_1437_p2 when (tmp_8_1_fu_1431_p2(0) = '1') else 
        tmp_10_1_fu_1443_p2;
        sh_amt_20_cast1_fu_2457_p1 <= std_logic_vector(resize(signed(sh_amt_11_reg_3371),19));

        sh_amt_20_cast_fu_2460_p1 <= std_logic_vector(resize(signed(sh_amt_11_reg_3371),32));

        sh_amt_22_cast1_fu_2527_p1 <= std_logic_vector(resize(signed(sh_amt_12_reg_3389),19));

        sh_amt_22_cast_fu_2530_p1 <= std_logic_vector(resize(signed(sh_amt_12_reg_3389),32));

        sh_amt_2_cast_fu_1713_p1 <= std_logic_vector(resize(signed(sh_amt_2_reg_3159),32));

    sh_amt_2_fu_1097_p3 <= 
        tmp_9_2_fu_1085_p2 when (tmp_8_2_fu_1079_p2(0) = '1') else 
        tmp_10_2_fu_1091_p2;
        sh_amt_3_cast1_fu_2037_p1 <= std_logic_vector(resize(signed(sh_amt_3_reg_3263),19));

        sh_amt_3_cast_fu_2040_p1 <= std_logic_vector(resize(signed(sh_amt_3_reg_3263),32));

    sh_amt_3_fu_1335_p3 <= 
        tmp_9_3_fu_1323_p2 when (tmp_8_3_fu_1317_p2(0) = '1') else 
        tmp_10_3_fu_1329_p2;
        sh_amt_4_cast_fu_1811_p1 <= std_logic_vector(resize(signed(sh_amt_4_reg_3182),32));

    sh_amt_4_fu_1151_p3 <= 
        tmp_9_4_fu_1139_p2 when (tmp_8_4_fu_1133_p2(0) = '1') else 
        tmp_10_4_fu_1145_p2;
    sh_amt_5_fu_1487_p3 <= 
        tmp_9_5_fu_1475_p2 when (tmp_8_5_fu_1469_p2(0) = '1') else 
        tmp_10_5_fu_1481_p2;
        sh_amt_6_cast_fu_1854_p1 <= std_logic_vector(resize(signed(sh_amt_6_reg_3205),32));

    sh_amt_6_fu_1205_p3 <= 
        tmp_9_6_fu_1193_p2 when (tmp_8_6_fu_1187_p2(0) = '1') else 
        tmp_10_6_fu_1199_p2;
    sh_amt_7_fu_1373_p3 <= 
        tmp_9_7_fu_1361_p2 when (tmp_8_7_fu_1355_p2(0) = '1') else 
        tmp_10_7_fu_1367_p2;
        sh_amt_8_cast1_fu_1897_p1 <= std_logic_vector(resize(signed(sh_amt_8_reg_3227),19));

        sh_amt_8_cast_fu_1900_p1 <= std_logic_vector(resize(signed(sh_amt_8_reg_3227),32));

    sh_amt_8_fu_1259_p3 <= 
        tmp_9_8_fu_1247_p2 when (tmp_8_8_fu_1241_p2(0) = '1') else 
        tmp_10_8_fu_1253_p2;
    sh_amt_9_fu_1411_p3 <= 
        tmp_9_9_fu_1399_p2 when (tmp_8_9_fu_1393_p2(0) = '1') else 
        tmp_10_9_fu_1405_p2;
        sh_amt_cast1_fu_1967_p1 <= std_logic_vector(resize(signed(sh_amt_s_reg_3245),19));

        sh_amt_cast_9_fu_1970_p1 <= std_logic_vector(resize(signed(sh_amt_s_reg_3245),32));

        sh_amt_cast_fu_1615_p1 <= std_logic_vector(resize(signed(sh_amt_reg_3136),32));

    sh_amt_fu_1043_p3 <= 
        tmp_9_fu_1031_p2 when (tmp_8_fu_1025_p2(0) = '1') else 
        tmp_5_fu_1037_p2;
    sh_amt_s_fu_1297_p3 <= 
        tmp_9_s_fu_1285_p2 when (tmp_8_s_fu_1279_p2(0) = '1') else 
        tmp_10_s_fu_1291_p2;

    storemerge_1_phi_fu_464_p8_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_1_reg_3127, tmp_8_reg_3131, tmp_s_reg_3143, tmp_17_s_reg_3444, ap_CS_fsm_pp0_stage12, ap_phi_precharge_reg_pp0_iter1_storemerge_1_reg_460)
    begin
        if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_s_reg_3143) and not((tmp_8_reg_3131 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            storemerge_1_phi_fu_464_p8 <= tmp_17_s_reg_3444;
        else 
            storemerge_1_phi_fu_464_p8 <= ap_phi_precharge_reg_pp0_iter1_storemerge_1_reg_460;
        end if; 
    end process;


    storemerge_3_phi_fu_480_p8_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_1_reg_3127, tmp_8_2_reg_3154, tmp_11_2_reg_3166, tmp_18_2_2_reg_3492, ap_CS_fsm_pp0_stage12, ap_phi_precharge_reg_pp0_iter1_storemerge_3_reg_476)
    begin
        if (((tmp_1_reg_3127 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_11_2_reg_3166) and not((ap_const_lv1_0 = tmp_8_2_reg_3154)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            storemerge_3_phi_fu_480_p8 <= tmp_18_2_2_reg_3492;
        else 
            storemerge_3_phi_fu_480_p8 <= ap_phi_precharge_reg_pp0_iter1_storemerge_3_reg_476;
        end if; 
    end process;

    tmp_10_10_fu_1519_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_10_fu_1501_p2));
    tmp_10_11_fu_1557_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_11_fu_1539_p2));
    tmp_10_12_fu_1595_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_12_fu_1577_p2));
    tmp_10_1_fu_1443_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_1_fu_1425_p2));
    tmp_10_2_fu_1091_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_2_fu_1073_p2));
    tmp_10_3_fu_1329_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_3_fu_1311_p2));
    tmp_10_4_fu_1145_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_4_fu_1127_p2));
    tmp_10_5_fu_1481_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_5_fu_1463_p2));
    tmp_10_6_fu_1199_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_6_fu_1181_p2));
    tmp_10_7_fu_1367_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_7_fu_1349_p2));
    tmp_10_8_fu_1253_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_8_fu_1235_p2));
    tmp_10_9_fu_1405_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_9_fu_1387_p2));
    tmp_10_fu_1621_p2 <= "1" when (unsigned(sh_amt_reg_3136) < unsigned(ap_const_lv12_36)) else "0";
    tmp_10_s_fu_1291_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_s_fu_1273_p2));
    tmp_11_10_fu_1533_p2 <= "1" when (F2_10_fu_1501_p2 = ap_const_lv12_10) else "0";
    tmp_11_11_fu_1571_p2 <= "1" when (F2_11_fu_1539_p2 = ap_const_lv12_10) else "0";
    tmp_11_12_fu_1609_p2 <= "1" when (F2_12_fu_1577_p2 = ap_const_lv12_10) else "0";
    tmp_11_1_fu_1457_p2 <= "1" when (F2_1_fu_1425_p2 = ap_const_lv12_10) else "0";
    tmp_11_2_fu_1105_p2 <= "1" when (F2_2_fu_1073_p2 = ap_const_lv12_10) else "0";
    tmp_11_3_fu_1343_p2 <= "1" when (F2_3_fu_1311_p2 = ap_const_lv12_10) else "0";
    tmp_11_4_fu_1159_p2 <= "1" when (F2_4_fu_1127_p2 = ap_const_lv12_10) else "0";
    tmp_11_5_fu_1495_p2 <= "1" when (F2_5_fu_1463_p2 = ap_const_lv12_10) else "0";
    tmp_11_6_fu_1213_p2 <= "1" when (F2_6_fu_1181_p2 = ap_const_lv12_10) else "0";
    tmp_11_7_fu_1381_p2 <= "1" when (F2_7_fu_1349_p2 = ap_const_lv12_10) else "0";
    tmp_11_8_fu_1267_p2 <= "1" when (F2_8_fu_1235_p2 = ap_const_lv12_10) else "0";
    tmp_11_9_fu_1419_p2 <= "1" when (F2_9_fu_1387_p2 = ap_const_lv12_10) else "0";
    tmp_11_fu_1626_p2 <= "1" when (unsigned(sh_amt_reg_3136) < unsigned(ap_const_lv12_13)) else "0";
    tmp_11_s_fu_1305_p2 <= "1" when (F2_s_fu_1273_p2 = ap_const_lv12_10) else "0";
    tmp_12_fu_1631_p1 <= std_logic_vector(resize(unsigned(sh_amt_cast_fu_1615_p1),54));
    tmp_13_10_fu_2159_p2 <= "1" when (unsigned(sh_amt_7_reg_3281) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_11_fu_2197_p2 <= "1" when (unsigned(sh_amt_9_reg_3299) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_12_fu_2229_p2 <= "1" when (unsigned(sh_amt_9_reg_3299) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_13_fu_2267_p2 <= "1" when (unsigned(sh_amt_1_reg_3317) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_14_fu_2299_p2 <= "1" when (unsigned(sh_amt_1_reg_3317) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_15_fu_2337_p2 <= "1" when (unsigned(sh_amt_5_reg_3335) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_16_fu_2369_p2 <= "1" when (unsigned(sh_amt_5_reg_3335) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_17_fu_2407_p2 <= "1" when (unsigned(sh_amt_10_reg_3353) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_18_fu_2439_p2 <= "1" when (unsigned(sh_amt_10_reg_3353) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_19_fu_2477_p2 <= "1" when (unsigned(sh_amt_11_reg_3371) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_1_fu_2019_p2 <= "1" when (unsigned(sh_amt_s_reg_3245) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_20_fu_2509_p2 <= "1" when (unsigned(sh_amt_11_reg_3371) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_21_fu_2547_p2 <= "1" when (unsigned(sh_amt_12_reg_3389) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_2_fu_1719_p2 <= "1" when (unsigned(sh_amt_2_reg_3159) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_3_fu_2057_p2 <= "1" when (unsigned(sh_amt_3_reg_3263) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_4_fu_1817_p2 <= "1" when (unsigned(sh_amt_4_reg_3182) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_5_fu_2089_p2 <= "1" when (unsigned(sh_amt_3_reg_3263) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_6_fu_1860_p2 <= "1" when (unsigned(sh_amt_6_reg_3205) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_7_fu_2127_p2 <= "1" when (unsigned(sh_amt_7_reg_3281) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_8_fu_1917_p2 <= "1" when (unsigned(sh_amt_8_reg_3227) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_9_fu_1949_p2 <= "1" when (unsigned(sh_amt_8_reg_3227) < unsigned(ap_const_lv12_36)) else "0";
    tmp_13_fu_1635_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_12_fu_1631_p1(31-1 downto 0)))));
    tmp_13_s_fu_1987_p2 <= "1" when (unsigned(sh_amt_s_reg_3245) < unsigned(ap_const_lv12_36)) else "0";
    tmp_14_fu_957_p1 <= ireg_V_fu_954_p1(63 - 1 downto 0);
    tmp_15_10_fu_2148_p2 <= "1" when (unsigned(sh_amt_7_reg_3281) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_11_fu_2186_p2 <= "1" when (unsigned(sh_amt_9_reg_3299) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_12_fu_2218_p2 <= "1" when (unsigned(sh_amt_9_reg_3299) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_13_fu_2256_p2 <= "1" when (unsigned(sh_amt_1_reg_3317) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_14_fu_2288_p2 <= "1" when (unsigned(sh_amt_1_reg_3317) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_15_fu_2326_p2 <= "1" when (unsigned(sh_amt_5_reg_3335) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_16_fu_2358_p2 <= "1" when (unsigned(sh_amt_5_reg_3335) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_17_fu_2396_p2 <= "1" when (unsigned(sh_amt_10_reg_3353) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_18_fu_2428_p2 <= "1" when (unsigned(sh_amt_10_reg_3353) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_19_fu_2466_p2 <= "1" when (unsigned(sh_amt_11_reg_3371) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_1_fu_2008_p2 <= "1" when (unsigned(sh_amt_s_reg_3245) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_20_fu_2498_p2 <= "1" when (unsigned(sh_amt_11_reg_3371) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_21_fu_2536_p2 <= "1" when (unsigned(sh_amt_12_reg_3389) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_2_fu_1724_p2 <= "1" when (unsigned(sh_amt_2_reg_3159) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_3_fu_2046_p2 <= "1" when (unsigned(sh_amt_3_reg_3263) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_4_fu_1822_p2 <= "1" when (unsigned(sh_amt_4_reg_3182) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_5_fu_2078_p2 <= "1" when (unsigned(sh_amt_3_reg_3263) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_6_fu_1865_p2 <= "1" when (unsigned(sh_amt_6_reg_3205) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_7_fu_2116_p2 <= "1" when (unsigned(sh_amt_7_reg_3281) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_8_fu_1906_p2 <= "1" when (unsigned(sh_amt_8_reg_3227) < unsigned(ap_const_lv12_13)) else "0";
    tmp_15_9_fu_1938_p2 <= "1" when (unsigned(sh_amt_8_reg_3227) < unsigned(ap_const_lv12_13)) else "0";
        tmp_15_fu_1644_p1 <= std_logic_vector(resize(signed(tmp_19_fu_1618_p1),32));

    tmp_15_s_fu_1976_p2 <= "1" when (unsigned(sh_amt_s_reg_3245) < unsigned(ap_const_lv12_13)) else "0";
    tmp_16_10_fu_2164_p1 <= std_logic_vector(resize(unsigned(sh_amt_10_cast_fu_2110_p1),54));
    tmp_16_11_fu_2202_p1 <= std_logic_vector(resize(unsigned(sh_amt_12_cast_fu_2180_p1),54));
    tmp_16_12_fu_2234_p1 <= std_logic_vector(resize(unsigned(sh_amt_12_cast_fu_2180_p1),54));
    tmp_16_13_fu_2272_p1 <= std_logic_vector(resize(unsigned(sh_amt_14_cast_fu_2250_p1),54));
    tmp_16_14_fu_2304_p1 <= std_logic_vector(resize(unsigned(sh_amt_14_cast_fu_2250_p1),54));
    tmp_16_15_fu_2342_p1 <= std_logic_vector(resize(unsigned(sh_amt_16_cast_fu_2320_p1),54));
    tmp_16_16_fu_2374_p1 <= std_logic_vector(resize(unsigned(sh_amt_16_cast_fu_2320_p1),54));
    tmp_16_17_fu_2412_p1 <= std_logic_vector(resize(unsigned(sh_amt_18_cast_fu_2390_p1),54));
    tmp_16_18_fu_2444_p1 <= std_logic_vector(resize(unsigned(sh_amt_18_cast_fu_2390_p1),54));
    tmp_16_19_fu_2482_p1 <= std_logic_vector(resize(unsigned(sh_amt_20_cast_fu_2460_p1),54));
    tmp_16_1_fu_2024_p1 <= std_logic_vector(resize(unsigned(sh_amt_cast_9_fu_1970_p1),54));
    tmp_16_20_fu_2514_p1 <= std_logic_vector(resize(unsigned(sh_amt_20_cast_fu_2460_p1),54));
    tmp_16_21_fu_2552_p1 <= std_logic_vector(resize(unsigned(sh_amt_22_cast_fu_2530_p1),54));
    tmp_16_2_fu_1729_p1 <= std_logic_vector(resize(unsigned(sh_amt_2_cast_fu_1713_p1),54));
    tmp_16_3_fu_2062_p1 <= std_logic_vector(resize(unsigned(sh_amt_3_cast_fu_2040_p1),54));
    tmp_16_4_fu_1827_p1 <= std_logic_vector(resize(unsigned(sh_amt_4_cast_fu_1811_p1),54));
    tmp_16_5_fu_2094_p1 <= std_logic_vector(resize(unsigned(sh_amt_3_cast_fu_2040_p1),54));
    tmp_16_6_fu_1870_p1 <= std_logic_vector(resize(unsigned(sh_amt_6_cast_fu_1854_p1),54));
    tmp_16_7_fu_2132_p1 <= std_logic_vector(resize(unsigned(sh_amt_10_cast_fu_2110_p1),54));
    tmp_16_8_fu_1922_p1 <= std_logic_vector(resize(unsigned(sh_amt_8_cast_fu_1900_p1),54));
    tmp_16_9_fu_1954_p1 <= std_logic_vector(resize(unsigned(sh_amt_8_cast_fu_1900_p1),54));
    tmp_16_fu_1648_p2 <= std_logic_vector(shift_left(unsigned(tmp_15_fu_1644_p1),to_integer(unsigned('0' & sh_amt_cast_fu_1615_p1(31-1 downto 0)))));
    tmp_16_s_fu_1992_p1 <= std_logic_vector(resize(unsigned(sh_amt_cast_9_fu_1970_p1),54));
    tmp_17_10_fu_2168_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_10_fu_2164_p1(31-1 downto 0)))));
    tmp_17_11_fu_2206_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_11_fu_2202_p1(31-1 downto 0)))));
    tmp_17_12_fu_2238_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_12_fu_2234_p1(31-1 downto 0)))));
    tmp_17_13_fu_2276_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_13_fu_2272_p1(31-1 downto 0)))));
    tmp_17_14_fu_2308_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_14_fu_2304_p1(31-1 downto 0)))));
    tmp_17_15_fu_2346_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_15_fu_2342_p1(31-1 downto 0)))));
    tmp_17_16_fu_2378_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_16_fu_2374_p1(31-1 downto 0)))));
    tmp_17_17_fu_2416_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_17_fu_2412_p1(31-1 downto 0)))));
    tmp_17_18_fu_2448_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_18_fu_2444_p1(31-1 downto 0)))));
    tmp_17_19_fu_2486_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_19_fu_2482_p1(31-1 downto 0)))));
    tmp_17_1_fu_2028_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_1_fu_2024_p1(31-1 downto 0)))));
    tmp_17_20_fu_2518_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_20_fu_2514_p1(31-1 downto 0)))));
    tmp_17_21_fu_2556_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_21_fu_2552_p1(31-1 downto 0)))));
    tmp_17_2_fu_1733_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_2_fu_1729_p1(31-1 downto 0)))));
    tmp_17_3_fu_2066_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_3_fu_2062_p1(31-1 downto 0)))));
    tmp_17_4_fu_1831_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_4_fu_1827_p1(31-1 downto 0)))));
    tmp_17_5_fu_2098_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_5_fu_2094_p1(31-1 downto 0)))));
    tmp_17_6_fu_1874_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_6_fu_1870_p1(31-1 downto 0)))));
    tmp_17_7_fu_2136_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_7_fu_2132_p1(31-1 downto 0)))));
    tmp_17_8_fu_1926_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_8_fu_1922_p1(31-1 downto 0)))));
    tmp_17_9_fu_1958_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_9_fu_1954_p1(31-1 downto 0)))));
    tmp_17_fu_961_p3 <= ireg_V_fu_954_p1(63 downto 63);
    tmp_17_s_10_fu_1996_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3058),to_integer(unsigned('0' & tmp_16_s_fu_1992_p1(31-1 downto 0)))));
    tmp_17_s_fu_1705_p3 <= 
        tmp_20_fu_1640_p1 when (tmp_10_fu_1621_p2(0) = '1') else 
        grp_fu_930_p3;
    tmp_18_2_2_fu_1803_p3 <= 
        tmp_24_fu_1738_p1 when (tmp_13_2_fu_1719_p2(0) = '1') else 
        grp_fu_937_p3;
    tmp_18_4_4_fu_2715_p3 <= 
        tmp_28_reg_3516 when (tmp_13_4_reg_3503(0) = '1') else 
        grp_fu_930_p3;
    tmp_18_6_6_fu_2803_p3 <= 
        tmp_32_reg_3547 when (tmp_13_6_reg_3534(0) = '1') else 
        grp_fu_937_p3;
    tmp_18_fu_983_p1 <= ireg_V_fu_954_p1(52 - 1 downto 0);
        tmp_19_2_fu_1742_p1 <= std_logic_vector(resize(signed(tmp_23_fu_1716_p1),32));

        tmp_19_4_fu_1840_p1 <= std_logic_vector(resize(signed(tmp_27_fu_1814_p1),32));

        tmp_19_6_fu_1883_p1 <= std_logic_vector(resize(signed(tmp_31_fu_1857_p1),32));

    tmp_19_fu_1618_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_1_fu_1013_p2 <= "1" when (tmp_14_fu_957_p1 = ap_const_lv63_0) else "0";
    tmp_20_10_fu_2121_p2 <= std_logic_vector(shift_left(unsigned(tmp_54_fu_2113_p1),to_integer(unsigned('0' & sh_amt_10_cast1_fu_2107_p1(19-1 downto 0)))));
    tmp_20_11_fu_2153_p2 <= std_logic_vector(shift_left(unsigned(tmp_57_fu_2145_p1),to_integer(unsigned('0' & sh_amt_10_cast1_fu_2107_p1(19-1 downto 0)))));
    tmp_20_12_fu_2191_p2 <= std_logic_vector(shift_left(unsigned(tmp_60_fu_2183_p1),to_integer(unsigned('0' & sh_amt_12_cast1_fu_2177_p1(19-1 downto 0)))));
    tmp_20_13_fu_2223_p2 <= std_logic_vector(shift_left(unsigned(tmp_63_fu_2215_p1),to_integer(unsigned('0' & sh_amt_12_cast1_fu_2177_p1(19-1 downto 0)))));
    tmp_20_14_fu_2261_p2 <= std_logic_vector(shift_left(unsigned(tmp_66_fu_2253_p1),to_integer(unsigned('0' & sh_amt_14_cast1_fu_2247_p1(19-1 downto 0)))));
    tmp_20_15_fu_2293_p2 <= std_logic_vector(shift_left(unsigned(tmp_69_fu_2285_p1),to_integer(unsigned('0' & sh_amt_14_cast1_fu_2247_p1(19-1 downto 0)))));
    tmp_20_16_fu_2331_p2 <= std_logic_vector(shift_left(unsigned(tmp_72_fu_2323_p1),to_integer(unsigned('0' & sh_amt_16_cast1_fu_2317_p1(19-1 downto 0)))));
    tmp_20_17_fu_2363_p2 <= std_logic_vector(shift_left(unsigned(tmp_75_fu_2355_p1),to_integer(unsigned('0' & sh_amt_16_cast1_fu_2317_p1(19-1 downto 0)))));
    tmp_20_18_fu_2401_p2 <= std_logic_vector(shift_left(unsigned(tmp_78_fu_2393_p1),to_integer(unsigned('0' & sh_amt_18_cast1_fu_2387_p1(19-1 downto 0)))));
    tmp_20_19_fu_2433_p2 <= std_logic_vector(shift_left(unsigned(tmp_81_fu_2425_p1),to_integer(unsigned('0' & sh_amt_18_cast1_fu_2387_p1(19-1 downto 0)))));
    tmp_20_1_fu_1697_p3 <= 
        tmp_21_fu_1654_p1 when (tmp_11_fu_1626_p2(0) = '1') else 
        ap_const_lv19_0;
    tmp_20_20_fu_2471_p2 <= std_logic_vector(shift_left(unsigned(tmp_84_fu_2463_p1),to_integer(unsigned('0' & sh_amt_20_cast1_fu_2457_p1(19-1 downto 0)))));
    tmp_20_21_fu_2503_p2 <= std_logic_vector(shift_left(unsigned(tmp_87_fu_2495_p1),to_integer(unsigned('0' & sh_amt_20_cast1_fu_2457_p1(19-1 downto 0)))));
    tmp_20_22_fu_2541_p2 <= std_logic_vector(shift_left(unsigned(tmp_90_fu_2533_p1),to_integer(unsigned('0' & sh_amt_22_cast1_fu_2527_p1(19-1 downto 0)))));
    tmp_20_2_fu_1746_p2 <= std_logic_vector(shift_left(unsigned(tmp_19_2_fu_1742_p1),to_integer(unsigned('0' & sh_amt_2_cast_fu_1713_p1(31-1 downto 0)))));
    tmp_20_3_fu_2013_p2 <= std_logic_vector(shift_left(unsigned(tmp_45_fu_2005_p1),to_integer(unsigned('0' & sh_amt_cast1_fu_1967_p1(19-1 downto 0)))));
    tmp_20_4_fu_1844_p2 <= std_logic_vector(shift_left(unsigned(tmp_19_4_fu_1840_p1),to_integer(unsigned('0' & sh_amt_4_cast_fu_1811_p1(31-1 downto 0)))));
    tmp_20_5_fu_2051_p2 <= std_logic_vector(shift_left(unsigned(tmp_48_fu_2043_p1),to_integer(unsigned('0' & sh_amt_3_cast1_fu_2037_p1(19-1 downto 0)))));
    tmp_20_6_fu_1887_p2 <= std_logic_vector(shift_left(unsigned(tmp_19_6_fu_1883_p1),to_integer(unsigned('0' & sh_amt_6_cast_fu_1854_p1(31-1 downto 0)))));
    tmp_20_7_fu_2083_p2 <= std_logic_vector(shift_left(unsigned(tmp_51_fu_2075_p1),to_integer(unsigned('0' & sh_amt_3_cast1_fu_2037_p1(19-1 downto 0)))));
    tmp_20_8_fu_1911_p2 <= std_logic_vector(shift_left(unsigned(tmp_36_fu_1903_p1),to_integer(unsigned('0' & sh_amt_8_cast1_fu_1897_p1(19-1 downto 0)))));
    tmp_20_9_fu_1943_p2 <= std_logic_vector(shift_left(unsigned(tmp_39_fu_1935_p1),to_integer(unsigned('0' & sh_amt_8_cast1_fu_1897_p1(19-1 downto 0)))));
    tmp_20_fu_1640_p1 <= tmp_13_fu_1635_p2(19 - 1 downto 0);
    tmp_20_s_fu_1981_p2 <= std_logic_vector(shift_left(unsigned(tmp_42_fu_1973_p1),to_integer(unsigned('0' & sh_amt_cast1_fu_1967_p1(19-1 downto 0)))));
    tmp_21_2_s_fu_1795_p3 <= 
        tmp_25_fu_1752_p1 when (tmp_15_2_fu_1724_p2(0) = '1') else 
        ap_const_lv19_0;
    tmp_21_4_s_fu_2709_p3 <= 
        tmp_29_reg_3522 when (tmp_15_4_reg_3510(0) = '1') else 
        ap_const_lv19_0;
    tmp_21_6_s_fu_2797_p3 <= 
        tmp_33_reg_3553 when (tmp_15_6_reg_3541(0) = '1') else 
        ap_const_lv19_0;
    tmp_21_fu_1654_p1 <= tmp_16_fu_1648_p2(19 - 1 downto 0);
    tmp_22_fu_1057_p4 <= F2_fu_1019_p2(11 downto 4);
    tmp_23_fu_1716_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_24_fu_1738_p1 <= tmp_17_2_fu_1733_p2(19 - 1 downto 0);
    tmp_25_fu_1752_p1 <= tmp_20_2_fu_1746_p2(19 - 1 downto 0);
    tmp_26_fu_1111_p4 <= F2_2_fu_1073_p2(11 downto 4);
    tmp_27_fu_1814_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_28_fu_1836_p1 <= tmp_17_4_fu_1831_p2(19 - 1 downto 0);
    tmp_29_fu_1850_p1 <= tmp_20_4_fu_1844_p2(19 - 1 downto 0);
    tmp_30_fu_1165_p4 <= F2_4_fu_1127_p2(11 downto 4);
    tmp_31_fu_1857_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_32_fu_1879_p1 <= tmp_17_6_fu_1874_p2(19 - 1 downto 0);
    tmp_33_fu_1893_p1 <= tmp_20_6_fu_1887_p2(19 - 1 downto 0);
    tmp_34_fu_1219_p4 <= F2_6_fu_1181_p2(11 downto 4);
    tmp_35_fu_2816_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_36_fu_1903_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_37_fu_1931_p1 <= tmp_17_8_fu_1926_p2(19 - 1 downto 0);
    tmp_38_fu_2826_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_39_fu_1935_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_40_fu_1963_p1 <= tmp_17_9_fu_1958_p2(19 - 1 downto 0);
    tmp_41_fu_2836_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_42_fu_1973_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_43_fu_2001_p1 <= tmp_17_s_10_fu_1996_p2(19 - 1 downto 0);
    tmp_44_fu_2846_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_45_fu_2005_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_46_fu_2033_p1 <= tmp_17_1_fu_2028_p2(19 - 1 downto 0);
    tmp_47_fu_2856_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_48_fu_2043_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_49_fu_2071_p1 <= tmp_17_3_fu_2066_p2(19 - 1 downto 0);
        tmp_4_fu_2999_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter2_sector_V_read_reg_3003),64));

    tmp_50_fu_2866_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_51_fu_2075_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_52_fu_2103_p1 <= tmp_17_5_fu_2098_p2(19 - 1 downto 0);
    tmp_53_fu_2876_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_54_fu_2113_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_55_fu_2141_p1 <= tmp_17_7_fu_2136_p2(19 - 1 downto 0);
    tmp_56_fu_2886_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_57_fu_2145_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_58_fu_2173_p1 <= tmp_17_10_fu_2168_p2(19 - 1 downto 0);
    tmp_59_fu_2896_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_5_fu_1037_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_fu_1019_p2));
    tmp_60_fu_2183_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_61_fu_2211_p1 <= tmp_17_11_fu_2206_p2(19 - 1 downto 0);
    tmp_62_fu_2906_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_63_fu_2215_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_64_fu_2243_p1 <= tmp_17_12_fu_2238_p2(19 - 1 downto 0);
    tmp_65_fu_2916_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_66_fu_2253_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_67_fu_2281_p1 <= tmp_17_13_fu_2276_p2(19 - 1 downto 0);
    tmp_68_fu_2926_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_69_fu_2285_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_70_fu_2313_p1 <= tmp_17_14_fu_2308_p2(19 - 1 downto 0);
    tmp_71_fu_2936_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_72_fu_2323_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_73_fu_2351_p1 <= tmp_17_15_fu_2346_p2(19 - 1 downto 0);
    tmp_74_fu_2946_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_75_fu_2355_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_76_fu_2383_p1 <= tmp_17_16_fu_2378_p2(19 - 1 downto 0);
    tmp_77_fu_2956_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_78_fu_2393_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_79_fu_2421_p1 <= tmp_17_17_fu_2416_p2(19 - 1 downto 0);
    tmp_7_fu_979_p1 <= std_logic_vector(resize(unsigned(p_Result_1_fu_969_p4),12));
    tmp_80_fu_2966_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_81_fu_2425_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_82_fu_2453_p1 <= tmp_17_18_fu_2448_p2(19 - 1 downto 0);
    tmp_83_fu_2976_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_84_fu_2463_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_85_fu_2491_p1 <= tmp_17_19_fu_2486_p2(19 - 1 downto 0);
    tmp_86_fu_2986_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_87_fu_2495_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_88_fu_2523_p1 <= tmp_17_20_fu_2518_p2(19 - 1 downto 0);
    tmp_89_fu_2996_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_8_10_fu_1507_p2 <= "1" when (signed(F2_10_fu_1501_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_11_fu_1545_p2 <= "1" when (signed(F2_11_fu_1539_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_12_fu_1583_p2 <= "1" when (signed(F2_12_fu_1577_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_1_fu_1431_p2 <= "1" when (signed(F2_1_fu_1425_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_2_fu_1079_p2 <= "1" when (signed(F2_2_fu_1073_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_3_fu_1317_p2 <= "1" when (signed(F2_3_fu_1311_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_4_fu_1133_p2 <= "1" when (signed(F2_4_fu_1127_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_5_fu_1469_p2 <= "1" when (signed(F2_5_fu_1463_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_6_fu_1187_p2 <= "1" when (signed(F2_6_fu_1181_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_7_fu_1355_p2 <= "1" when (signed(F2_7_fu_1349_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_8_fu_1241_p2 <= "1" when (signed(F2_8_fu_1235_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_9_fu_1393_p2 <= "1" when (signed(F2_9_fu_1387_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_fu_1025_p2 <= "1" when (signed(F2_fu_1019_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_8_s_fu_1279_p2 <= "1" when (signed(F2_s_fu_1273_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_90_fu_2533_p1 <= man_V_2_reg_3058(19 - 1 downto 0);
    tmp_91_fu_2561_p1 <= tmp_17_21_fu_2556_p2(19 - 1 downto 0);
    tmp_9_10_fu_1513_p2 <= std_logic_vector(unsigned(F2_10_fu_1501_p2) + unsigned(ap_const_lv12_FF0));
    tmp_9_11_fu_1551_p2 <= std_logic_vector(unsigned(F2_11_fu_1539_p2) + unsigned(ap_const_lv12_FF0));
    tmp_9_12_fu_1589_p2 <= std_logic_vector(unsigned(F2_12_fu_1577_p2) + unsigned(ap_const_lv12_FF0));
    tmp_9_1_fu_1437_p2 <= std_logic_vector(unsigned(F2_1_fu_1425_p2) + unsigned(ap_const_lv12_FF0));
    tmp_9_2_fu_1085_p2 <= std_logic_vector(signed(ap_const_lv12_FF0) + signed(F2_2_fu_1073_p2));
    tmp_9_3_fu_1323_p2 <= std_logic_vector(unsigned(F2_3_fu_1311_p2) + unsigned(ap_const_lv12_FF0));
    tmp_9_4_fu_1139_p2 <= std_logic_vector(signed(ap_const_lv12_FF0) + signed(F2_4_fu_1127_p2));
    tmp_9_5_fu_1475_p2 <= std_logic_vector(unsigned(F2_5_fu_1463_p2) + unsigned(ap_const_lv12_FF0));
    tmp_9_6_fu_1193_p2 <= std_logic_vector(signed(ap_const_lv12_FF0) + signed(F2_6_fu_1181_p2));
    tmp_9_7_fu_1361_p2 <= std_logic_vector(unsigned(F2_7_fu_1349_p2) + unsigned(ap_const_lv12_FF0));
    tmp_9_8_fu_1247_p2 <= std_logic_vector(unsigned(F2_8_fu_1235_p2) + unsigned(ap_const_lv12_FF0));
    tmp_9_9_fu_1399_p2 <= std_logic_vector(unsigned(F2_9_fu_1387_p2) + unsigned(ap_const_lv12_FF0));
    tmp_9_fu_1031_p2 <= std_logic_vector(signed(ap_const_lv12_FF0) + signed(F2_fu_1019_p2));
    tmp_9_s_fu_1285_p2 <= std_logic_vector(unsigned(F2_s_fu_1273_p2) + unsigned(ap_const_lv12_FF0));
    tmp_fu_987_p3 <= (ap_const_lv1_1 & tmp_18_fu_983_p1);
    tmp_s_fu_1051_p2 <= "1" when (F2_fu_1019_p2 = ap_const_lv12_10) else "0";
end behav;
