Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 07:53:00 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #1                                                                                         |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                   12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |                    0.836 |                                                                                                                                                                                   16.440 |                                                                                                                                                                         16.173 |
| Logic Delay               | 0.099(12%)               | 3.630(23%)                                                                                                                                                                               | 3.943(25%)                                                                                                                                                                     |
| Net Delay                 | 0.737(88%)               | 12.810(77%)                                                                                                                                                                              | 12.230(75%)                                                                                                                                                                    |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                   -0.131 |                                                                                                                                                                         -0.175 |
| Slack                     |                   11.554 |                                                                                                                                                                                   -4.079 |                                                                                                                                                                         -3.856 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 0%                  | 9% x 6%                                                                                                                                                                                  | 8% x 5%                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      322 |                                                                                                                                                                            296 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                       36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT3 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                            |
| End Point Clock           | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                            |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                       47 |                                                                                                                                                                             61 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                 | sr_p.sr_1_11.roi_ret_2005_rep_154/C                                                                                                                                            |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_11.roi_ret_2005_rep_154/D                                                                                                                                                      | sr_p.sr_2_14.pt[1]/D                                                                                                                                                           |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #2                                                                                            |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                        12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |                    0.836 |                                                                                                                                                                                        16.489 |                                                                                                                                                                         15.629 |
| Logic Delay               | 0.099(12%)               | 4.072(25%)                                                                                                                                                                                    | 3.714(24%)                                                                                                                                                                     |
| Net Delay                 | 0.737(88%)               | 12.417(75%)                                                                                                                                                                                   | 11.915(76%)                                                                                                                                                                    |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                        -0.078 |                                                                                                                                                                         -0.239 |
| Slack                     |                   11.554 |                                                                                                                                                                                        -4.075 |                                                                                                                                                                         -3.376 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 0%                  | 10% x 6%                                                                                                                                                                                      | 9% x 5%                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           300 |                                                                                                                                                                            337 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT5 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT3 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| End Point Clock           | clk                      | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                            51 |                                                                                                                                                                             44 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                      | sr_p.sr_1_15.roi_ret_28253/C                                                                                                                                                   |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_15.roi_ret_28253/D                                                                                                                                                                  | sr_p.sr_2_15.roi_ret_185/D                                                                                                                                                     |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #3                                                                                         |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                   12.500 |                                                                                                                                                                              12.500 |
| Path Delay                |                    0.836 |                                                                                                                                                                                   16.379 |                                                                                                                                                                              15.840 |
| Logic Delay               | 0.099(12%)               | 3.630(23%)                                                                                                                                                                               | 4.104(26%)                                                                                                                                                                          |
| Net Delay                 | 0.737(88%)               | 12.749(77%)                                                                                                                                                                              | 11.736(74%)                                                                                                                                                                         |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                   -0.188 |                                                                                                                                                                              -0.105 |
| Slack                     |                   11.554 |                                                                                                                                                                                   -4.075 |                                                                                                                                                                              -3.453 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                     |
| Bounding Box Size         | 0% x 0%                  | 9% x 6%                                                                                                                                                                                  | 8% x 5%                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      322 |                                                                                                                                                                                 302 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                                  34 |
| Routes                    |                        1 |                                                                                                                                                                                       36 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT3 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                                 |
| End Point Clock           | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                                 |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| High Fanout               |                        4 |                                                                                                                                                                                       47 |                                                                                                                                                                                  61 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                 | sr_p.sr_1_11.roi_ret_2005_rep_153/C                                                                                                                                                 |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_11.roi_ret_2005_rep_153/D                                                                                                                                                      | sr_p.sr_2_14.pt[1]/D                                                                                                                                                                |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #4                                                                                         |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                   12.500 |                                                                                                                                                                              12.500 |
| Path Delay                |                    0.600 |                                                                                                                                                                                   16.429 |                                                                                                                                                                              15.144 |
| Logic Delay               | 0.097(17%)               | 4.358(27%)                                                                                                                                                                               | 4.583(31%)                                                                                                                                                                          |
| Net Delay                 | 0.503(83%)               | 12.071(73%)                                                                                                                                                                              | 10.561(69%)                                                                                                                                                                         |
| Clock Skew                |                   -0.125 |                                                                                                                                                                                   -0.133 |                                                                                                                                                                              -0.185 |
| Slack                     |                   11.767 |                                                                                                                                                                                   -4.070 |                                                                                                                                                                              -2.837 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                     |
| Bounding Box Size         | 2% x 0%                  | 11% x 7%                                                                                                                                                                                 | 7% x 5%                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      401 |                                                                                                                                                                                 345 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                                  34 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT3 LUT5 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                                 |
| End Point Clock           | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                                 |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| High Fanout               |                        4 |                                                                                                                                                                                       57 |                                                                                                                                                                                  54 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[500]/C        | muon_cand_31.pt_0_rep2/C                                                                                                                                                                 | sr_p.sr_1_15.roi_ret_28080/C                                                                                                                                                        |
| End Point Pin             | muon_cand_31.pt_0_rep2/D | sr_p.sr_1_15.roi_ret_28080/D                                                                                                                                                             | sr_p.sr_2_15.sector_ret_77/D                                                                                                                                                        |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #5                                                                                            |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                        12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |                    0.836 |                                                                                                                                                                                        16.441 |                                                                                                                                                                         15.595 |
| Logic Delay               | 0.099(12%)               | 3.696(23%)                                                                                                                                                                                    | 3.982(26%)                                                                                                                                                                     |
| Net Delay                 | 0.737(88%)               | 12.745(77%)                                                                                                                                                                                   | 11.613(74%)                                                                                                                                                                    |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                        -0.119 |                                                                                                                                                                         -0.186 |
| Slack                     |                   11.554 |                                                                                                                                                                                        -4.068 |                                                                                                                                                                         -3.289 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 0%                  | 9% x 6%                                                                                                                                                                                       | 8% x 5%                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           328 |                                                                                                                                                                            275 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT3 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| End Point Clock           | clk                      | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                            47 |                                                                                                                                                                             61 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                      | sr_p.sr_1_15.roi_ret_27117/C                                                                                                                                                   |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_15.roi_ret_27117/D                                                                                                                                                                  | sr_p.sr_2_14.pt[1]/D                                                                                                                                                           |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |                                                                      WorstPath to Src                                                                      |                                                                                       Path #6                                                                                       |  WorstPath from Dst  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |                                                                                                                                                     12.500 |                                                                                                                                                                              12.500 |               12.500 |
| Path Delay                |                                                                                                                                                     14.032 |                                                                                                                                                                              16.385 |                0.691 |
| Logic Delay               | 3.282(24%)                                                                                                                                                 | 4.057(25%)                                                                                                                                                                          | 0.096(14%)           |
| Net Delay                 | 10.750(76%)                                                                                                                                                | 12.328(75%)                                                                                                                                                                         | 0.595(86%)           |
| Clock Skew                |                                                                                                                                                     -0.142 |                                                                                                                                                                              -0.160 |               -0.124 |
| Slack                     |                                                                                                                                                     -1.682 |                                                                                                                                                                              -4.053 |               11.677 |
| Timing Exception          |                                                                                                                                                            |                                                                                                                                                                                     |                      |
| Bounding Box Size         | 10% x 7%                                                                                                                                                   | 8% x 5%                                                                                                                                                                             | 1% x 0%              |
| Clock Region Distance     | (0, 1)                                                                                                                                                     | (0, 1)                                                                                                                                                                              | (0, 0)               |
| Cumulative Fanout         |                                                                                                                                                        240 |                                                                                                                                                                                 292 |                    1 |
| Fixed Loc                 |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                    0 |
| Fixed Route               |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                    0 |
| Hold Fix Detour           |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                    0 |
| Combined LUT Pairs        |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                                                                                        | Safely Timed         |
| Logic Levels              |                                                                                                                                                         29 |                                                                                                                                                                                  34 |                    0 |
| Routes                    |                                                                                                                                                         29 |                                                                                                                                                                                  34 |                    1 |
| Logical Path              | FDRE LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                                                                                                                                                        | clk                                                                                                                                                                                 | clk                  |
| End Point Clock           | clk                                                                                                                                                        | clk                                                                                                                                                                                 | clk                  |
| DSP Block                 | None                                                                                                                                                       | None                                                                                                                                                                                | None                 |
| BRAM                      | None                                                                                                                                                       | None                                                                                                                                                                                | None                 |
| IO Crossings              |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                    0 |
| SLR Crossings             |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                    0 |
| PBlocks                   |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                    0 |
| High Fanout               |                                                                                                                                                         51 |                                                                                                                                                                                  61 |                    1 |
| Dont Touch                |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                    0 |
| Mark Debug                |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                    0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                                                                                              | FDRE/C               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                                                                                              | FDRE/D               |
| Start Point Pin           | muon_cand_11.pt_1_rep1/C                                                                                                                                   | sr_p.sr_1_15.roi_ret_27269/C                                                                                                                                                        | sr_p.sr_2_14.pt[1]/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_27269/D                                                                                                                               | sr_p.sr_2_14.pt[1]/D                                                                                                                                                                | sr_p.sr_1[229]/D     |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                                                                      WorstPath to Src                                                                      |                                                                                            Path #7                                                                                            |     WorstPath from Dst    |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                                                                                                     12.500 |                                                                                                                                                                                        12.500 |                    12.500 |
| Path Delay                |                                                                                                                                                     13.864 |                                                                                                                                                                                        16.348 |                     2.572 |
| Logic Delay               | 3.318(24%)                                                                                                                                                 | 3.763(24%)                                                                                                                                                                                    | 0.418(17%)                |
| Net Delay                 | 10.546(76%)                                                                                                                                                | 12.585(76%)                                                                                                                                                                                   | 2.154(83%)                |
| Clock Skew                |                                                                                                                                                     -0.129 |                                                                                                                                                                                        -0.196 |                    -0.082 |
| Slack                     |                                                                                                                                                     -1.501 |                                                                                                                                                                                        -4.052 |                     9.838 |
| Timing Exception          |                                                                                                                                                            |                                                                                                                                                                                               |                           |
| Bounding Box Size         | 10% x 6%                                                                                                                                                   | 8% x 6%                                                                                                                                                                                       | 12% x 3%                  |
| Clock Region Distance     | (0, 1)                                                                                                                                                     | (0, 1)                                                                                                                                                                                        | (1, 1)                    |
| Cumulative Fanout         |                                                                                                                                                        240 |                                                                                                                                                                                           343 |                        18 |
| Fixed Loc                 |                                                                                                                                                          0 |                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                                                                                                                                                          0 |                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                                                                                                                                                          0 |                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                                                                                                                                                          0 |                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                                                                                                  | Safely Timed              |
| Logic Levels              |                                                                                                                                                         29 |                                                                                                                                                                                            36 |                         2 |
| Routes                    |                                                                                                                                                         29 |                                                                                                                                                                                            36 |                         2 |
| Logical Path              | FDRE LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE       |
| Start Point Clock         | clk                                                                                                                                                        | clk                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                                                                                                                                                        | clk                                                                                                                                                                                           | clk                       |
| DSP Block                 | None                                                                                                                                                       | None                                                                                                                                                                                          | None                      |
| BRAM                      | None                                                                                                                                                       | None                                                                                                                                                                                          | None                      |
| IO Crossings              |                                                                                                                                                          0 |                                                                                                                                                                                             0 |                         0 |
| SLR Crossings             |                                                                                                                                                          0 |                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                                                                                                                                                          0 |                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                                                                                                                                                         51 |                                                                                                                                                                                            56 |                        16 |
| Dont Touch                |                                                                                                                                                          0 |                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                                                                                                                                                          0 |                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | muon_cand_11.pt_1_rep1/C                                                                                                                                   | sr_p.sr_1_15.roi_ret_10539/C                                                                                                                                                                  | sr_p.sr_2_15.pt_ret_288/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_10539/D                                                                                                                               | sr_p.sr_2_15.pt_ret_288/D                                                                                                                                                                     | sr_p.sr_1[244]/D          |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                      WorstPath to Src                                                                      |                                                                                          Path #8                                                                                         |       WorstPath from Dst      |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                     12.500 |                                                                                                                                                                                   12.500 |                        12.500 |
| Path Delay                |                                                                                                                                                     13.864 |                                                                                                                                                                                   16.341 |                         3.231 |
| Logic Delay               | 3.318(24%)                                                                                                                                                 | 3.582(22%)                                                                                                                                                                               | 0.560(18%)                    |
| Net Delay                 | 10.546(76%)                                                                                                                                                | 12.759(78%)                                                                                                                                                                              | 2.671(82%)                    |
| Clock Skew                |                                                                                                                                                     -0.129 |                                                                                                                                                                                   -0.200 |                        -0.117 |
| Slack                     |                                                                                                                                                     -1.501 |                                                                                                                                                                                   -4.049 |                         9.144 |
| Timing Exception          |                                                                                                                                                            |                                                                                                                                                                                          |                               |
| Bounding Box Size         | 10% x 6%                                                                                                                                                   | 8% x 6%                                                                                                                                                                                  | 12% x 3%                      |
| Clock Region Distance     | (0, 1)                                                                                                                                                     | (0, 1)                                                                                                                                                                                   | (1, 1)                        |
| Cumulative Fanout         |                                                                                                                                                        240 |                                                                                                                                                                                      342 |                            20 |
| Fixed Loc                 |                                                                                                                                                          0 |                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                                                                                                                                                          0 |                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                          0 |                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                          0 |                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                                                                                                                                                         29 |                                                                                                                                                                                       35 |                             4 |
| Routes                    |                                                                                                                                                         29 |                                                                                                                                                                                       35 |                             4 |
| Logical Path              | FDRE LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                        | clk                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                                                                                                                                                        | clk                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                                                                                                                                                       | None                                                                                                                                                                                     | None                          |
| BRAM                      | None                                                                                                                                                       | None                                                                                                                                                                                     | None                          |
| IO Crossings              |                                                                                                                                                          0 |                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                                                                                                                                                          0 |                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                                                                                                                                                          0 |                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                                                                                                                                                         51 |                                                                                                                                                                                       56 |                            16 |
| Dont Touch                |                                                                                                                                                          0 |                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                                                                                                                                                          0 |                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                                                                                                   | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                                                                                                   | FDRE/D                        |
| Start Point Pin           | muon_cand_11.pt_1_rep1/C                                                                                                                                   | sr_p.sr_1_15.roi_ret_10539/C                                                                                                                                                             | sr_p.sr_2_15.roi_ret_175/C    |
| End Point Pin             | sr_p.sr_1_15.roi_ret_10539/D                                                                                                                               | sr_p.sr_2_15.roi_ret_175/D                                                                                                                                                               | sr_p.sr_1[247]/D              |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #9                                                                                            |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                        12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |                    0.836 |                                                                                                                                                                                        16.339 |                                                                                                                                                                         15.530 |
| Logic Delay               | 0.099(12%)               | 3.668(23%)                                                                                                                                                                                    | 3.976(26%)                                                                                                                                                                     |
| Net Delay                 | 0.737(88%)               | 12.671(77%)                                                                                                                                                                                   | 11.554(74%)                                                                                                                                                                    |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                        -0.196 |                                                                                                                                                                         -0.096 |
| Slack                     |                   11.554 |                                                                                                                                                                                        -4.043 |                                                                                                                                                                         -3.134 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 0%                  | 9% x 6%                                                                                                                                                                                       | 8% x 5%                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           328 |                                                                                                                                                                            276 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT3 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| End Point Clock           | clk                      | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                            47 |                                                                                                                                                                             61 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                      | sr_p.sr_1_15.roi_ret_853/C                                                                                                                                                     |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_15.roi_ret_853/D                                                                                                                                                                    | sr_p.sr_2_14.pt[1]/D                                                                                                                                                           |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                    WorstPath to Src                                                                   |                                                                                       Path #10                                                                                      |       WorstPath from Dst      |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                12.500 |                                                                                                                                                                              12.500 |                        12.500 |
| Path Delay                |                                                                                                                                                14.534 |                                                                                                                                                                              16.354 |                         3.074 |
| Logic Delay               | 3.439(24%)                                                                                                                                            | 4.008(25%)                                                                                                                                                                          | 0.485(16%)                    |
| Net Delay                 | 11.095(76%)                                                                                                                                           | 12.346(75%)                                                                                                                                                                         | 2.589(84%)                    |
| Clock Skew                |                                                                                                                                                -0.121 |                                                                                                                                                                              -0.179 |                        -0.138 |
| Slack                     |                                                                                                                                                -2.163 |                                                                                                                                                                              -4.041 |                         9.280 |
| Timing Exception          |                                                                                                                                                       |                                                                                                                                                                                     |                               |
| Bounding Box Size         | 11% x 6%                                                                                                                                              | 9% x 5%                                                                                                                                                                             | 14% x 4%                      |
| Clock Region Distance     | (0, 1)                                                                                                                                                | (0, 1)                                                                                                                                                                              | (1, 1)                        |
| Cumulative Fanout         |                                                                                                                                                   266 |                                                                                                                                                                                 341 |                            20 |
| Fixed Loc                 |                                                                                                                                                     0 |                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                                                                                                                                                     0 |                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                     0 |                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                     0 |                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                          | Safely Timed                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                                                                                                                                                    28 |                                                                                                                                                                                  34 |                             4 |
| Routes                    |                                                                                                                                                    29 |                                                                                                                                                                                  34 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT2 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT5 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT3 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                   | clk                                                                                                                                                                                 | clk                           |
| End Point Clock           | clk                                                                                                                                                   | clk                                                                                                                                                                                 | clk                           |
| DSP Block                 | None                                                                                                                                                  | None                                                                                                                                                                                | None                          |
| BRAM                      | None                                                                                                                                                  | None                                                                                                                                                                                | None                          |
| IO Crossings              |                                                                                                                                                     0 |                                                                                                                                                                                   0 |                             0 |
| SLR Crossings             |                                                                                                                                                     0 |                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                                                                                                                                                     0 |                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                                                                                                                                                    45 |                                                                                                                                                                                  44 |                            16 |
| Dont Touch                |                                                                                                                                                     0 |                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                                                                                                                                                     0 |                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                | FDRE/C                                                                                                                                                                              | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                | FDRE/D                                                                                                                                                                              | FDRE/D                        |
| Start Point Pin           | muon_cand_17.pt_0_rep2/C                                                                                                                              | sr_p.sr_1_11.pt_ret_335_rep_249/C                                                                                                                                                   | sr_p.sr_2_15.roi_ret_185/C    |
| End Point Pin             | sr_p.sr_1_11.pt_ret_335_rep_249/D                                                                                                                     | sr_p.sr_2_15.roi_ret_185/D                                                                                                                                                          | sr_p.sr_1[247]/D              |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+----+----+----+----+----+
| End Point Clock | Requirement | 27 | 28 | 29 | 30 | 31 |  32 |  33 |  34 | 35 | 36 | 37 | 38 | 39 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+----+----+----+----+----+
| clk             | 12.500ns    |  1 | 39 | 28 | 84 | 71 | 195 | 162 | 193 | 92 | 38 | 41 | 55 |  1 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.72 |           3.32 |           35958 | 0(0.0%) | 408(2.1%) | 1208(6.1%) | 2293(11.6%) | 5491(27.9%) | 10315(52.3%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D002-freq80retfan10000_rev_1 | 0.88 |           4.25 |           22563 | 0(0.0%) | 406(2.1%) | 1200(6.1%) | 2202(11.2%) | 5471(27.9%) | 10300(52.6%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_512_4 | 0.00 |           1.05 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       115% | (CLEM_X46Y360,CLEL_R_X60Y391)   | muon_sorter_1(98%)              |            0% |       4.05594 | 77%          | 0%         |  10% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |       101% | (CLEL_R_X45Y329,CLEL_R_X52Y344) | muon_sorter_1(76%),wrapper(23%) |            0% |       4.73798 | 92%          | 0%         |  15% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                0 |       114% | (CLEM_X52Y343,CLEM_X52Y343)     | muon_sorter_1(100%)             |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       102% | (CLEM_X48Y385,CLEL_R_X49Y388)   | muon_sorter_1(100%)             |            0% |       5.02344 | 93%          | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.035% | (CLEM_X44Y324,CLEM_X47Y327)   | wrapper(50%),muon_sorter_1(49%) |            0% |       4.30804 | 91%          | 0%         |  47% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                5 |           1.244% | (NULL_X282Y334,CLEM_X56Y433)  | muon_sorter_1(86%),wrapper(13%) |            0% |       3.41643 | 65%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.666% | (CLEM_X39Y324,CLEM_X54Y355)   | muon_sorter_1(61%),wrapper(38%) |            0% |       3.06917 | 60%          | 0%         |  19% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.571% | (CLEM_X48Y364,CLEM_X63Y395)   | muon_sorter_1(97%)              |            0% |       3.88721 | 73%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                2 |           0.049% | (CLEL_R_X55Y345,CLEM_X58Y360) | muon_sorter_1(98%)              |            0% |       4.61731 | 88%          | 0%         |   6% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.596% | (CLEM_X44Y328,CLEM_X59Y383)   | muon_sorter_1(87%),wrapper(12%) |            0% |        3.7462 | 72%          | 0%         |  10% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Long   |                2 |           0.075% | (CLEM_X48Y348,CLEM_X51Y351)   | muon_sorter_1(99%)              |            0% |       5.03646 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                2 |           0.048% | (CLEM_X54Y376,CLEM_X57Y383)   | muon_sorter_1(99%)              |            0% |       5.30625 | 99%          | 0%         |  14% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                3 |           0.166% | (CLEM_X44Y324,CLEM_X51Y331)   | muon_sorter_1(51%),wrapper(48%) |            0% |       4.26563 | 89%          | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short  |                6 |           1.317% | (CLEL_R_X32Y324,CLEM_X63Y435) | muon_sorter_1(83%),wrapper(16%) |            0% |       2.20142 | 41%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           1.097% | (NULL_X282Y328,CLEM_X56Y427)  | muon_sorter_1(80%),wrapper(19%) |            0% |       3.32242 | 63%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.106% | (CLEM_X48Y355,CLEM_X63Y434)   | muon_sorter_1(96%)              |            0% |       3.71106 | 70%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        85% | (CLEM_X51Y352,CLEM_X51Y352)     | muon_sorter_1(100%)             |            0% |           4.5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        85% | (CLEM_X46Y344,CLEM_X46Y344)     | muon_sorter_1(88%),wrapper(11%) |            0% |             5 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        88% | (NULL_X319Y354,NULL_X319Y354)   |                                 |            NA |            NA | NA           | NA         |   NA |   NA | NA   | NA   | NA  |    NA |  NA |
| East      |                0 |        95% | (CLEM_X48Y340,CLEM_X48Y340)     | muon_sorter_1(53%),wrapper(46%) |            0% |             4 | 100%         | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        85% | (NULL_X319Y353,NULL_X319Y353)   |                                 |            NA |            NA | NA           | NA         |   NA |   NA | NA   | NA   | NA  |    NA |  NA |
| South     |                1 |        85% | (CLEM_X50Y372,CLEM_X51Y373)     | muon_sorter_1(100%)             |            0% |       5.22917 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X52Y368,CLEL_R_X53Y369)   | muon_sorter_1(100%)             |            0% |       5.29167 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        87% | (CLEM_X48Y338,CLEM_X49Y339)     | muon_sorter_1(100%)             |            0% |        5.0625 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        87% | (CLEM_X46Y326,CLEM_X47Y327)     | wrapper(56%),muon_sorter_1(43%) |            0% |       4.16667 | 89%          | 0%         |  57% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        86% | (CLEM_X48Y326,CLEM_X49Y327)     | muon_sorter_1(65%),wrapper(34%) |            0% |        4.5625 | 95%          | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEL_R_X55Y387,CLEL_R_X55Y387) | muon_sorter_1(100%)             |            0% |          4.25 | 87%          | NA         |  50% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        85% | (CLEL_R_X55Y379,CLEL_R_X55Y379) | muon_sorter_1(100%)             |            0% |          5.25 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        91% | (CLEL_R_X55Y377,CLEL_R_X55Y377) | muon_sorter_1(100%)             |            0% |         5.375 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X55Y362 | 343             | 556          | 66%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X57Y373   | 350             | 545          | 66%                  | muon_sorter_1(83%),wrapper(16%) | Y                   |
| CLEL_R_X55Y369 | 343             | 549          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X57Y370   | 350             | 548          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X57Y375   | 350             | 543          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X57Y374   | 350             | 544          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X55Y383 | 343             | 535          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X55Y363 | 343             | 555          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X55Y382 | 343             | 536          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X55Y370 | 343             | 548          | 64%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X54Y383 | 339             | 535          | 46%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y383   | 324             | 535          | 46%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X52Y383   | 328             | 535          | 45%                  | muon_sorter_1(94%)              | Y                   |
| CLEL_R_X55Y384 | 343             | 534          | 45%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X54Y384 | 339             | 534          | 45%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X54Y374 | 339             | 544          | 45%                  | muon_sorter_1(62%),wrapper(37%) | Y                   |
| CLEL_R_X55Y383 | 343             | 535          | 45%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y383   | 337             | 535          | 45%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y384   | 337             | 534          | 45%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X52Y381 | 330             | 537          | 44%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


