// Seed: 2254864835
module module_0;
  wire id_1;
  module_2 modCall_1 (id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always_comb @(id_1) begin : LABEL_0
    id_3 <= id_1 == {id_1, id_1};
  end
  reg id_4;
  assign id_3 = id_4;
  module_0 modCall_1 ();
  assign id_1 = 1 - {1{1}};
endmodule
module module_2 (
    id_1
);
  input wire id_1;
endmodule
module module_3 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor  id_3,
    input tri0 id_4
);
  assign id_6 = 1;
  wire id_7, id_8;
  wire id_9;
  module_2 modCall_1 (id_8);
  wire id_10, id_11;
endmodule
