INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/CPU_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Data_RAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Instruction_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
