<stg><name>update_weights.1</name>


<trans_list>

<trans id="1396" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="2" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="24" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="26" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="48" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="79" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="112" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="143" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="143" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="176" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="178" to="201">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="178" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="200" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="202" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="202" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="224" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="255" to="289">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="255" to="256">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="288" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="319" to="353">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="319" to="320">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="352" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="354" to="377">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="354" to="355">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="376" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="378" to="399">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="378" to="379">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="398" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="429" to="463">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="429" to="430">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="462" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="493" to="527">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="493" to="494">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="526" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:0 %reuse_addr_reg86 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg86"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
:1 %reuse_reg85 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg85"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:2 %reuse_addr_reg80 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg80"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
:3 %reuse_reg79 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg79"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
:4 %reuse_addr_reg74 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg74"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
:5 %reuse_reg73 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg73"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
:6 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
:7 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases3, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:9 %empty_42 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases2, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10 %empty_43 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases1, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:11 %empty_44 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights3, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:12 %empty_45 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights2, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:13 %empty_46 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights1, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20 %d_biases3_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_biases3_2_read

]]></Node>
<StgValue><ssdm name="d_biases3_2_read_1"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %d_biases3_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_biases3_1_read

]]></Node>
<StgValue><ssdm name="d_biases3_1_read_1"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %d_biases3_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_biases3_0_read

]]></Node>
<StgValue><ssdm name="d_biases3_0_read_1"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:25 %br_ln163 = br void

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i10 0, void, i10 %add_ln163, void %.split40

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %i = phi i4 0, void, i4 %select_ln163_1, void %.split40

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %j = phi i7 0, void, i7 %add_ln164, void %.split40

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %norm_2 = phi i64 0, void, i64 %norm, void %.split40

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %add_ln163 = add i10 %indvar_flatten, i10 1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6 %icmp_ln163 = icmp_eq  i10 %indvar_flatten, i10 832

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln163 = br i1 %icmp_ln163, void %.split40, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split40:2 %icmp_ln164 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split40:3 %select_ln163 = select i1 %icmp_ln164, i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="select_ln163"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split40:4 %add_ln163_1 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split40:5 %select_ln163_1 = select i1 %icmp_ln164, i4 %add_ln163_1, i4 %i

]]></Node>
<StgValue><ssdm name="select_ln163_1"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.split40:6 %shl_ln165_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln163_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln165_mid2"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="7">
<![CDATA[
.split40:8 %j_cast = zext i7 %select_ln163

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="7">
<![CDATA[
.split40:10 %trunc_ln165 = trunc i7 %select_ln163

]]></Node>
<StgValue><ssdm name="trunc_ln165"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split40:11 %add_ln165 = add i10 %j_cast, i10 %shl_ln165_mid2

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="10">
<![CDATA[
.split40:12 %zext_ln165_1 = zext i10 %add_ln165

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:13 %d_weights1_addr = getelementptr i64 %d_weights1, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="d_weights1_addr"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
.split40:14 %d_weights1_load = load i10 %d_weights1_addr

]]></Node>
<StgValue><ssdm name="d_weights1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="573" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
.split40:14 %d_weights1_load = load i10 %d_weights1_addr

]]></Node>
<StgValue><ssdm name="d_weights1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="574" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:15 %mul2 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="575" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:15 %mul2 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split40:33 %add_ln164 = add i7 %select_ln163, i7 1

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="577" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:15 %mul2 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split40:31 %icmp_ln166 = icmp_eq  i10 %add_ln163, i10 832

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="579" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:15 %mul2 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="580" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:15 %mul2 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.split40:16 %add_ln165_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln163_1, i6 %trunc_ln165

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
.split40:17 %zext_ln165 = zext i10 %add_ln165_1

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:18 %weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="weights1_addr"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split40:20 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
.split40:21 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:22 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split40:29 %store_ln165 = store i64 %zext_ln165, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="588" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:15 %mul2 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
.split40:21 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="590" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split40:19 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:23 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %weights1_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
.split40:24 %bitcast_ln165 = bitcast i64 %reuse_select

]]></Node>
<StgValue><ssdm name="bitcast_ln165"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:25 %sub = dsub i64 %bitcast_ln165, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="594" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:25 %sub = dsub i64 %bitcast_ln165, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="595" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:25 %sub = dsub i64 %bitcast_ln165, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="596" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:25 %sub = dsub i64 %bitcast_ln165, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="597" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:25 %sub = dsub i64 %bitcast_ln165, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
.split40:26 %bitcast_ln165_1 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln165_1"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split40:28 %store_ln165 = store i64 %bitcast_ln165_1, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="600" st_id="15" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
.split40:27 %store_ln165 = store i64 %bitcast_ln165_1, i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="601" st_id="15" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:30 %mul3 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="602" st_id="16" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:30 %mul3 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="603" st_id="17" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:30 %mul3 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="604" st_id="18" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:30 %mul3 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="605" st_id="19" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:30 %mul3 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="606" st_id="20" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:30 %mul3 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="607" st_id="21" stage="4" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split40:32 %norm = dacc i64 @_ssdm_op_DACC, i64 %mul3, i1 %icmp_ln166

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="608" st_id="22" stage="3" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split40:32 %norm = dacc i64 @_ssdm_op_DACC, i64 %mul3, i1 %icmp_ln166

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="609" st_id="23" stage="2" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split40:32 %norm = dacc i64 @_ssdm_op_DACC, i64 %mul3, i1 %icmp_ln166

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="610" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split40:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_163_1_VITIS_LOOP_164_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split40:1 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 832, i64 832, i64 832

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split40:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split40:9 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split40:32 %norm = dacc i64 @_ssdm_op_DACC, i64 %mul3, i1 %icmp_ln166

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.split40:34 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="616" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="617" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader4:0 %i_1 = phi i7 %add_ln169, void %.split36, i7 0, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader4:1 %bias_norm_1 = phi i64 %bias_norm_2, void %.split36, i64 0, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="bias_norm_1"/></StgValue>
</operation>

<operation id="619" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:2 %add_ln169 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="620" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:4 %icmp_ln169 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="622" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:5 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="623" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:6 %br_ln169 = br i1 %icmp_ln169, void %.split36, void

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="624" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
.split36:0 %i_1_cast = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="625" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:2 %d_biases1_addr = getelementptr i64 %d_biases1, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="d_biases1_addr"/></StgValue>
</operation>

<operation id="626" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="6">
<![CDATA[
.split36:3 %d_biases1_load = load i6 %d_biases1_addr

]]></Node>
<StgValue><ssdm name="d_biases1_load"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="7">
<![CDATA[
.split36:5 %trunc_ln170 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="628" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="6">
<![CDATA[
.split36:3 %d_biases1_load = load i6 %d_biases1_addr

]]></Node>
<StgValue><ssdm name="d_biases1_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="629" st_id="28" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:4 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split36:14 %icmp_ln171 = icmp_eq  i7 %add_ln169, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="631" st_id="29" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:4 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="632" st_id="30" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:4 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="633" st_id="31" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:4 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="634" st_id="32" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:4 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="6">
<![CDATA[
.split36:6 %zext_ln170 = zext i6 %trunc_ln170

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:7 %biases1_addr = getelementptr i64 %biases1, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="biases1_addr"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
.split36:8 %biases1_load = load i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="biases1_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="638" st_id="33" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:4 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
.split36:8 %biases1_load = load i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="biases1_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="640" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
.split36:9 %bitcast_ln170 = bitcast i64 %biases1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln170"/></StgValue>
</operation>

<operation id="641" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:10 %sub1 = dsub i64 %bitcast_ln170, i64 %mul

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="642" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:10 %sub1 = dsub i64 %bitcast_ln170, i64 %mul

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="643" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:10 %sub1 = dsub i64 %bitcast_ln170, i64 %mul

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="644" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:10 %sub1 = dsub i64 %bitcast_ln170, i64 %mul

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="645" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:10 %sub1 = dsub i64 %bitcast_ln170, i64 %mul

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="646" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
.split36:11 %bitcast_ln170_1 = bitcast i64 %sub1

]]></Node>
<StgValue><ssdm name="bitcast_ln170_1"/></StgValue>
</operation>

<operation id="647" st_id="39" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split36:12 %store_ln170 = store i64 %bitcast_ln170_1, i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="648" st_id="39" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="649" st_id="40" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="650" st_id="41" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="651" st_id="42" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="652" st_id="43" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="653" st_id="44" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split36:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="654" st_id="45" stage="4" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split36:15 %bias_norm_2 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln171

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="655" st_id="46" stage="3" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split36:15 %bias_norm_2 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln171

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="656" st_id="47" stage="2" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split36:15 %bias_norm_2 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln171

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="657" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:1 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="658" st_id="48" stage="1" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split36:15 %bias_norm_2 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln171

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>

<operation id="659" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.split36:16 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="660" st_id="49" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="661" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %store_ln0 = store i64 0, i64 %reuse_reg73

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="662" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg74

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="663" st_id="50" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="664" st_id="51" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="665" st_id="52" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="666" st_id="53" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="667" st_id="54" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="668" st_id="55" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="669" st_id="56" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="670" st_id="57" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="671" st_id="58" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="672" st_id="59" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="673" st_id="60" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="674" st_id="61" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="675" st_id="62" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="676" st_id="63" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="677" st_id="64" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="678" st_id="65" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="679" st_id="66" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="680" st_id="67" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="681" st_id="68" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="682" st_id="69" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="683" st_id="70" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="684" st_id="71" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="685" st_id="72" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="686" st_id="73" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="687" st_id="74" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="688" st_id="75" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="689" st_id="76" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="690" st_id="77" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="691" st_id="78" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="692" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln177 = br void

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="693" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten7 = phi i10 0, void, i10 %add_ln177, void %.split34

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="694" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %i_2 = phi i4 0, void, i4 %select_ln177, void %.split34

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="695" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %j_1 = phi i7 0, void, i7 %add_ln178, void %.split34

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="696" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln177 = add i10 %indvar_flatten7, i10 1

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="697" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="698" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %icmp_ln177 = icmp_eq  i10 %indvar_flatten7, i10 832

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="699" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln177 = br i1 %icmp_ln177, void %.split34, void

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="700" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split34:2 %icmp_ln178 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="701" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split34:3 %select_ln158 = select i1 %icmp_ln178, i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="702" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split34:5 %add_ln177_1 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln177_1"/></StgValue>
</operation>

<operation id="703" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split34:6 %select_ln177 = select i1 %icmp_ln178, i4 %add_ln177_1, i4 %i_2

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="704" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="7">
<![CDATA[
.split34:8 %trunc_ln179 = trunc i7 %select_ln158

]]></Node>
<StgValue><ssdm name="trunc_ln179"/></StgValue>
</operation>

<operation id="705" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.split34:9 %add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln177, i6 %trunc_ln179

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="706" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10">
<![CDATA[
.split34:10 %zext_ln179 = zext i10 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="707" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:11 %weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="weights1_addr_1"/></StgValue>
</operation>

<operation id="708" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split34:13 %reuse_addr_reg74_load = load i64 %reuse_addr_reg74

]]></Node>
<StgValue><ssdm name="reuse_addr_reg74_load"/></StgValue>
</operation>

<operation id="709" st_id="79" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
.split34:14 %weights1_load_1 = load i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="weights1_load_1"/></StgValue>
</operation>

<operation id="710" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:15 %addr_cmp77 = icmp_eq  i64 %reuse_addr_reg74_load, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="addr_cmp77"/></StgValue>
</operation>

<operation id="711" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split34:22 %store_ln179 = store i64 %zext_ln179, i64 %reuse_addr_reg74

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="712" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="addr_cmp77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split34:12 %reuse_reg73_load = load i64 %reuse_reg73

]]></Node>
<StgValue><ssdm name="reuse_reg73_load"/></StgValue>
</operation>

<operation id="713" st_id="80" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
.split34:14 %weights1_load_1 = load i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="weights1_load_1"/></StgValue>
</operation>

<operation id="714" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:16 %reuse_select78 = select i1 %addr_cmp77, i64 %reuse_reg73_load, i64 %weights1_load_1

]]></Node>
<StgValue><ssdm name="reuse_select78"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="715" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
.split34:17 %bitcast_ln179 = bitcast i64 %reuse_select78

]]></Node>
<StgValue><ssdm name="bitcast_ln179"/></StgValue>
</operation>

<operation id="716" st_id="81" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="717" st_id="82" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="718" st_id="83" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="719" st_id="84" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="720" st_id="85" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="721" st_id="86" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="722" st_id="87" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="723" st_id="88" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="724" st_id="89" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="725" st_id="90" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="726" st_id="91" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="727" st_id="92" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="728" st_id="93" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="729" st_id="94" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="730" st_id="95" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="731" st_id="96" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="732" st_id="97" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="733" st_id="98" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="734" st_id="99" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="735" st_id="100" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="736" st_id="101" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="737" st_id="102" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="738" st_id="103" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="739" st_id="104" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="740" st_id="105" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="741" st_id="106" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="742" st_id="107" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="743" st_id="108" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="744" st_id="109" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="745" st_id="110" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="746" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split34:23 %add_ln178 = add i7 %select_ln158, i7 1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="747" st_id="111" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:18 %div = ddiv i64 %bitcast_ln179, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="748" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_177_4_VITIS_LOOP_178_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="749" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split34:1 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 832, i64 832, i64 832

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="750" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split34:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="751" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:7 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="752" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
.split34:19 %bitcast_ln179_1 = bitcast i64 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln179_1"/></StgValue>
</operation>

<operation id="753" st_id="112" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
.split34:20 %store_ln179 = store i64 %bitcast_ln179_1, i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="754" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split34:21 %store_ln179 = store i64 %bitcast_ln179_1, i64 %reuse_reg73

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="755" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.split34:24 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="756" st_id="113" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="757" st_id="114" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="758" st_id="115" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="759" st_id="116" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="760" st_id="117" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="761" st_id="118" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="762" st_id="119" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="763" st_id="120" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="764" st_id="121" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="765" st_id="122" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="766" st_id="123" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="767" st_id="124" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="768" st_id="125" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="769" st_id="126" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="770" st_id="127" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="771" st_id="128" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="772" st_id="129" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="773" st_id="130" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="774" st_id="131" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="775" st_id="132" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="776" st_id="133" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="777" st_id="134" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="778" st_id="135" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="779" st_id="136" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="780" st_id="137" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="781" st_id="138" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="782" st_id="139" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="783" st_id="140" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="784" st_id="141" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="785" st_id="142" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>

<operation id="786" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln182 = br void

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="787" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_3 = phi i7 %add_ln182, void %.split30, i7 0, void

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="788" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln182 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="789" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="790" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln182 = icmp_eq  i7 %i_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="791" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="792" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln182 = br i1 %icmp_ln182, void %.split30, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="793" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="7">
<![CDATA[
.split30:1 %trunc_ln183 = trunc i7 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln183"/></StgValue>
</operation>

<operation id="794" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="6">
<![CDATA[
.split30:2 %zext_ln183 = zext i6 %trunc_ln183

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="795" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split30:3 %biases1_addr_1 = getelementptr i64 %biases1, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="biases1_addr_1"/></StgValue>
</operation>

<operation id="796" st_id="143" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="6">
<![CDATA[
.split30:4 %biases1_load_1 = load i6 %biases1_addr_1

]]></Node>
<StgValue><ssdm name="biases1_load_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="797" st_id="144" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="6">
<![CDATA[
.split30:4 %biases1_load_1 = load i6 %biases1_addr_1

]]></Node>
<StgValue><ssdm name="biases1_load_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="798" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64">
<![CDATA[
.split30:5 %bitcast_ln183 = bitcast i64 %biases1_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln183"/></StgValue>
</operation>

<operation id="799" st_id="145" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="800" st_id="146" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="801" st_id="147" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="802" st_id="148" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="803" st_id="149" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="804" st_id="150" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="805" st_id="151" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="806" st_id="152" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="807" st_id="153" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="808" st_id="154" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="809" st_id="155" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="810" st_id="156" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="811" st_id="157" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="812" st_id="158" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="813" st_id="159" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="814" st_id="160" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="815" st_id="161" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="816" st_id="162" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="817" st_id="163" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="818" st_id="164" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="819" st_id="165" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="820" st_id="166" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="821" st_id="167" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="822" st_id="168" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="823" st_id="169" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="824" st_id="170" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="825" st_id="171" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="826" st_id="172" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="827" st_id="173" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="828" st_id="174" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="829" st_id="175" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:6 %div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="830" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:0 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="831" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64">
<![CDATA[
.split30:7 %bitcast_ln183_1 = bitcast i64 %div1

]]></Node>
<StgValue><ssdm name="bitcast_ln183_1"/></StgValue>
</operation>

<operation id="832" st_id="176" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split30:8 %store_ln183 = store i64 %bitcast_ln183_1, i6 %biases1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="833" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.split30:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="834" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3.preheader.preheader:0 %store_ln0 = store i64 0, i64 %reuse_reg79

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="835" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3.preheader.preheader:1 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg80

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="836" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader.preheader:2 %br_ln158 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="837" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader3.preheader:0 %indvar_flatten15 = phi i13 %add_ln189, void %.preheader3, i13 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="838" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3.preheader:1 %i_4 = phi i7 %select_ln189_1, void %.preheader3, i7 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="839" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3.preheader:2 %j_2 = phi i7 %add_ln190, void %.preheader3, i7 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="840" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader3.preheader:3 %norm_4 = phi i64 %norm_3, void %.preheader3, i64 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>

<operation id="841" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader3.preheader:4 %add_ln189 = add i13 %indvar_flatten15, i13 1

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="842" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3.preheader:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="843" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader3.preheader:6 %icmp_ln189 = icmp_eq  i13 %indvar_flatten15, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="844" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.preheader:7 %br_ln189 = br i1 %icmp_ln189, void %.preheader3, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="845" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:2 %icmp_ln190 = icmp_eq  i7 %j_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="846" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader3:3 %select_ln189 = select i1 %icmp_ln190, i7 0, i7 %j_2

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="847" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:4 %add_ln189_1 = add i7 %i_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln189_1"/></StgValue>
</operation>

<operation id="848" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader3:5 %select_ln189_1 = select i1 %icmp_ln190, i7 %add_ln189_1, i7 %i_4

]]></Node>
<StgValue><ssdm name="select_ln189_1"/></StgValue>
</operation>

<operation id="849" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="7">
<![CDATA[
.preheader3:6 %trunc_ln189 = trunc i7 %select_ln189_1

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="850" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader3:7 %shl_ln191_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln189, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln191_mid2"/></StgValue>
</operation>

<operation id="851" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="7">
<![CDATA[
.preheader3:9 %j_2_cast = zext i7 %select_ln189

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="852" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="7">
<![CDATA[
.preheader3:11 %trunc_ln191 = trunc i7 %select_ln189

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>

<operation id="853" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3:12 %add_ln191 = add i12 %j_2_cast, i12 %shl_ln191_mid2

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="854" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="12">
<![CDATA[
.preheader3:13 %zext_ln191_1 = zext i12 %add_ln191

]]></Node>
<StgValue><ssdm name="zext_ln191_1"/></StgValue>
</operation>

<operation id="855" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:14 %d_weights2_addr = getelementptr i64 %d_weights2, i64 0, i64 %zext_ln191_1

]]></Node>
<StgValue><ssdm name="d_weights2_addr"/></StgValue>
</operation>

<operation id="856" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
.preheader3:15 %d_weights2_load = load i12 %d_weights2_addr

]]></Node>
<StgValue><ssdm name="d_weights2_load"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="857" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
.preheader3:15 %d_weights2_load = load i12 %d_weights2_addr

]]></Node>
<StgValue><ssdm name="d_weights2_load"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="858" st_id="180" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:16 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="859" st_id="181" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:16 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="860" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:34 %add_ln190 = add i7 %select_ln189, i7 1

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="861" st_id="182" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:16 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="862" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader3:32 %icmp_ln192 = icmp_eq  i13 %add_ln189, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="863" st_id="183" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:16 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="864" st_id="184" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:16 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="865" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader3:17 %add_ln191_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln189, i6 %trunc_ln191

]]></Node>
<StgValue><ssdm name="add_ln191_1"/></StgValue>
</operation>

<operation id="866" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
.preheader3:18 %zext_ln191 = zext i12 %add_ln191_1

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="867" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:19 %weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="weights2_addr"/></StgValue>
</operation>

<operation id="868" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader3:21 %reuse_addr_reg80_load = load i64 %reuse_addr_reg80

]]></Node>
<StgValue><ssdm name="reuse_addr_reg80_load"/></StgValue>
</operation>

<operation id="869" st_id="184" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
.preheader3:22 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>

<operation id="870" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:23 %addr_cmp83 = icmp_eq  i64 %reuse_addr_reg80_load, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="addr_cmp83"/></StgValue>
</operation>

<operation id="871" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader3:30 %store_ln191 = store i64 %zext_ln191, i64 %reuse_addr_reg80

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="872" st_id="185" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:16 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="873" st_id="185" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
.preheader3:22 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="874" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="addr_cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader3:20 %reuse_reg79_load = load i64 %reuse_reg79

]]></Node>
<StgValue><ssdm name="reuse_reg79_load"/></StgValue>
</operation>

<operation id="875" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:24 %reuse_select84 = select i1 %addr_cmp83, i64 %reuse_reg79_load, i64 %weights2_load

]]></Node>
<StgValue><ssdm name="reuse_select84"/></StgValue>
</operation>

<operation id="876" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:25 %bitcast_ln191 = bitcast i64 %reuse_select84

]]></Node>
<StgValue><ssdm name="bitcast_ln191"/></StgValue>
</operation>

<operation id="877" st_id="186" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:26 %sub3 = dsub i64 %bitcast_ln191, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="878" st_id="187" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:26 %sub3 = dsub i64 %bitcast_ln191, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="879" st_id="188" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:26 %sub3 = dsub i64 %bitcast_ln191, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="880" st_id="189" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:26 %sub3 = dsub i64 %bitcast_ln191, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="881" st_id="190" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:26 %sub3 = dsub i64 %bitcast_ln191, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="882" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:27 %bitcast_ln191_1 = bitcast i64 %sub3

]]></Node>
<StgValue><ssdm name="bitcast_ln191_1"/></StgValue>
</operation>

<operation id="883" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader3:29 %store_ln191 = store i64 %bitcast_ln191_1, i64 %reuse_reg79

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="884" st_id="191" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader3:28 %store_ln191 = store i64 %bitcast_ln191_1, i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="885" st_id="191" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:31 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="886" st_id="192" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:31 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="887" st_id="193" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:31 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="888" st_id="194" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:31 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="889" st_id="195" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:31 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="890" st_id="196" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:31 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="891" st_id="197" stage="4" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader3:33 %norm_3 = dacc i64 @_ssdm_op_DACC, i64 %mul7, i1 %icmp_ln192

]]></Node>
<StgValue><ssdm name="norm_3"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="892" st_id="198" stage="3" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader3:33 %norm_3 = dacc i64 @_ssdm_op_DACC, i64 %mul7, i1 %icmp_ln192

]]></Node>
<StgValue><ssdm name="norm_3"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="893" st_id="199" stage="2" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader3:33 %norm_3 = dacc i64 @_ssdm_op_DACC, i64 %mul7, i1 %icmp_ln192

]]></Node>
<StgValue><ssdm name="norm_3"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="894" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_189_7_VITIS_LOOP_190_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="895" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:1 %empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="896" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="897" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:10 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="898" st_id="200" stage="1" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader3:33 %norm_3 = dacc i64 @_ssdm_op_DACC, i64 %mul7, i1 %icmp_ln192

]]></Node>
<StgValue><ssdm name="norm_3"/></StgValue>
</operation>

<operation id="899" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader3:35 %br_ln0 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="900" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="901" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0 %i_5 = phi i7 %add_ln195, void %.split24, i7 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="902" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2:1 %bias_norm_4 = phi i64 %bias_norm_5, void %.split24, i64 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="bias_norm_4"/></StgValue>
</operation>

<operation id="903" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:2 %add_ln195 = add i7 %i_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="904" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="905" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:4 %icmp_ln195 = icmp_eq  i7 %i_5, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="906" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:5 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="907" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6 %br_ln195 = br i1 %icmp_ln195, void %.split24, void

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="908" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="7">
<![CDATA[
.split24:0 %i_5_cast = zext i7 %i_5

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="909" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:2 %d_biases2_addr = getelementptr i64 %d_biases2, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="d_biases2_addr"/></StgValue>
</operation>

<operation id="910" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="6">
<![CDATA[
.split24:3 %d_biases2_load = load i6 %d_biases2_addr

]]></Node>
<StgValue><ssdm name="d_biases2_load"/></StgValue>
</operation>

<operation id="911" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="7">
<![CDATA[
.split24:5 %trunc_ln196 = trunc i7 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln196"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="912" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="6">
<![CDATA[
.split24:3 %d_biases2_load = load i6 %d_biases2_addr

]]></Node>
<StgValue><ssdm name="d_biases2_load"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="913" st_id="204" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:4 %mul4 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="914" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split24:14 %icmp_ln197 = icmp_eq  i7 %add_ln195, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="915" st_id="205" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:4 %mul4 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="916" st_id="206" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:4 %mul4 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="917" st_id="207" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:4 %mul4 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="918" st_id="208" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:4 %mul4 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="919" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="6">
<![CDATA[
.split24:6 %zext_ln196 = zext i6 %trunc_ln196

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="920" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:7 %biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="biases2_addr"/></StgValue>
</operation>

<operation id="921" st_id="208" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="6">
<![CDATA[
.split24:8 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="922" st_id="209" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:4 %mul4 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="923" st_id="209" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="6">
<![CDATA[
.split24:8 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="924" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64">
<![CDATA[
.split24:9 %bitcast_ln196 = bitcast i64 %biases2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln196"/></StgValue>
</operation>

<operation id="925" st_id="210" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:10 %sub2 = dsub i64 %bitcast_ln196, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="926" st_id="211" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:10 %sub2 = dsub i64 %bitcast_ln196, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="927" st_id="212" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:10 %sub2 = dsub i64 %bitcast_ln196, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="928" st_id="213" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:10 %sub2 = dsub i64 %bitcast_ln196, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="929" st_id="214" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:10 %sub2 = dsub i64 %bitcast_ln196, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="930" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64">
<![CDATA[
.split24:11 %bitcast_ln196_1 = bitcast i64 %sub2

]]></Node>
<StgValue><ssdm name="bitcast_ln196_1"/></StgValue>
</operation>

<operation id="931" st_id="215" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split24:12 %store_ln196 = store i64 %bitcast_ln196_1, i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="932" st_id="215" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="933" st_id="216" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="934" st_id="217" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="935" st_id="218" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="936" st_id="219" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="937" st_id="220" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="938" st_id="221" stage="4" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split24:15 %bias_norm_5 = dacc i64 @_ssdm_op_DACC, i64 %mul5, i1 %icmp_ln197

]]></Node>
<StgValue><ssdm name="bias_norm_5"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="939" st_id="222" stage="3" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split24:15 %bias_norm_5 = dacc i64 @_ssdm_op_DACC, i64 %mul5, i1 %icmp_ln197

]]></Node>
<StgValue><ssdm name="bias_norm_5"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="940" st_id="223" stage="2" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split24:15 %bias_norm_5 = dacc i64 @_ssdm_op_DACC, i64 %mul5, i1 %icmp_ln197

]]></Node>
<StgValue><ssdm name="bias_norm_5"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="941" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:1 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="942" st_id="224" stage="1" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split24:15 %bias_norm_5 = dacc i64 @_ssdm_op_DACC, i64 %mul5, i1 %icmp_ln197

]]></Node>
<StgValue><ssdm name="bias_norm_5"/></StgValue>
</operation>

<operation id="943" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.split24:16 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="944" st_id="225" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>

<operation id="945" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %store_ln0 = store i64 0, i64 %reuse_reg85

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="946" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg86

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="947" st_id="226" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="948" st_id="227" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="949" st_id="228" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="950" st_id="229" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="951" st_id="230" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="952" st_id="231" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="953" st_id="232" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="954" st_id="233" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="955" st_id="234" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="956" st_id="235" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="957" st_id="236" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="958" st_id="237" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="959" st_id="238" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="960" st_id="239" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="961" st_id="240" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="962" st_id="241" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="963" st_id="242" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="964" st_id="243" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="965" st_id="244" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="966" st_id="245" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="967" st_id="246" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="968" st_id="247" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="969" st_id="248" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="970" st_id="249" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="971" st_id="250" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="972" st_id="251" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="973" st_id="252" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="974" st_id="253" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="975" st_id="254" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>

<operation id="976" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln203 = br void

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="977" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten23 = phi i13 0, void, i13 %add_ln203, void %.split22

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="978" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1 %i_6 = phi i7 0, void, i7 %select_ln158_2, void %.split22

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="979" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %j_3 = phi i7 0, void, i7 %add_ln204, void %.split22

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="980" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln203 = add i13 %indvar_flatten23, i13 1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="981" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="982" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5 %icmp_ln203 = icmp_eq  i13 %indvar_flatten23, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="983" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln203 = br i1 %icmp_ln203, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="984" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split22:2 %icmp_ln204 = icmp_eq  i7 %j_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="985" st_id="255" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split22:3 %select_ln158_1 = select i1 %icmp_ln204, i7 0, i7 %j_3

]]></Node>
<StgValue><ssdm name="select_ln158_1"/></StgValue>
</operation>

<operation id="986" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split22:4 %add_ln203_1 = add i7 %i_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="987" st_id="255" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split22:5 %select_ln158_2 = select i1 %icmp_ln204, i7 %add_ln203_1, i7 %i_6

]]></Node>
<StgValue><ssdm name="select_ln158_2"/></StgValue>
</operation>

<operation id="988" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="7">
<![CDATA[
.split22:6 %trunc_ln158 = trunc i7 %select_ln158_2

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="989" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="7">
<![CDATA[
.split22:9 %trunc_ln205 = trunc i7 %select_ln158_1

]]></Node>
<StgValue><ssdm name="trunc_ln205"/></StgValue>
</operation>

<operation id="990" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split22:10 %add_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln158, i6 %trunc_ln205

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="991" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="12">
<![CDATA[
.split22:11 %zext_ln205 = zext i12 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="992" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:12 %weights2_addr_1 = getelementptr i64 %weights2, i64 0, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="weights2_addr_1"/></StgValue>
</operation>

<operation id="993" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split22:14 %reuse_addr_reg86_load = load i64 %reuse_addr_reg86

]]></Node>
<StgValue><ssdm name="reuse_addr_reg86_load"/></StgValue>
</operation>

<operation id="994" st_id="255" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
.split22:15 %weights2_load_1 = load i12 %weights2_addr_1

]]></Node>
<StgValue><ssdm name="weights2_load_1"/></StgValue>
</operation>

<operation id="995" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:16 %addr_cmp89 = icmp_eq  i64 %reuse_addr_reg86_load, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="addr_cmp89"/></StgValue>
</operation>

<operation id="996" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split22:23 %store_ln205 = store i64 %zext_ln205, i64 %reuse_addr_reg86

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="997" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
<literal name="addr_cmp89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split22:13 %reuse_reg85_load = load i64 %reuse_reg85

]]></Node>
<StgValue><ssdm name="reuse_reg85_load"/></StgValue>
</operation>

<operation id="998" st_id="256" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
.split22:15 %weights2_load_1 = load i12 %weights2_addr_1

]]></Node>
<StgValue><ssdm name="weights2_load_1"/></StgValue>
</operation>

<operation id="999" st_id="256" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:17 %reuse_select90 = select i1 %addr_cmp89, i64 %reuse_reg85_load, i64 %weights2_load_1

]]></Node>
<StgValue><ssdm name="reuse_select90"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1000" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64">
<![CDATA[
.split22:18 %bitcast_ln205 = bitcast i64 %reuse_select90

]]></Node>
<StgValue><ssdm name="bitcast_ln205"/></StgValue>
</operation>

<operation id="1001" st_id="257" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1002" st_id="258" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1003" st_id="259" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1004" st_id="260" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1005" st_id="261" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1006" st_id="262" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1007" st_id="263" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1008" st_id="264" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1009" st_id="265" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1010" st_id="266" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1011" st_id="267" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1012" st_id="268" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1013" st_id="269" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1014" st_id="270" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1015" st_id="271" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1016" st_id="272" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1017" st_id="273" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1018" st_id="274" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1019" st_id="275" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1020" st_id="276" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1021" st_id="277" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1022" st_id="278" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1023" st_id="279" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1024" st_id="280" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1025" st_id="281" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1026" st_id="282" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1027" st_id="283" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1028" st_id="284" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1029" st_id="285" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1030" st_id="286" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="1031" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split22:24 %add_ln204 = add i7 %select_ln158_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1032" st_id="287" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:19 %div3 = ddiv i64 %bitcast_ln205, i64 %norm_5

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1033" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_203_10_VITIS_LOOP_204_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1034" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split22:1 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1035" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split22:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1036" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:8 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="1037" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64">
<![CDATA[
.split22:20 %bitcast_ln205_1 = bitcast i64 %div3

]]></Node>
<StgValue><ssdm name="bitcast_ln205_1"/></StgValue>
</operation>

<operation id="1038" st_id="288" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
.split22:21 %store_ln205 = store i64 %bitcast_ln205_1, i12 %weights2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="1039" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split22:22 %store_ln205 = store i64 %bitcast_ln205_1, i64 %reuse_reg85

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="1040" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
.split22:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1041" st_id="289" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1042" st_id="290" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1043" st_id="291" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1044" st_id="292" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1045" st_id="293" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1046" st_id="294" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1047" st_id="295" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1048" st_id="296" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1049" st_id="297" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1050" st_id="298" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1051" st_id="299" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1052" st_id="300" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1053" st_id="301" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1054" st_id="302" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1055" st_id="303" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1056" st_id="304" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1057" st_id="305" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1058" st_id="306" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1059" st_id="307" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1060" st_id="308" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1061" st_id="309" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1062" st_id="310" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1063" st_id="311" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1064" st_id="312" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1065" st_id="313" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1066" st_id="314" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1067" st_id="315" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1068" st_id="316" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1069" st_id="317" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1070" st_id="318" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>

<operation id="1071" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln208 = br void

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1072" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_7 = phi i7 %add_ln208, void %.split18, i7 0, void

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1073" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln208 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="1074" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1075" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln208 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="1076" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1077" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln208 = br i1 %icmp_ln208, void %.split18, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1078" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="7">
<![CDATA[
.split18:1 %trunc_ln209 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="1079" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="6">
<![CDATA[
.split18:2 %zext_ln209 = zext i6 %trunc_ln209

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="1080" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:3 %biases2_addr_1 = getelementptr i64 %biases2, i64 0, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="biases2_addr_1"/></StgValue>
</operation>

<operation id="1081" st_id="319" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="6">
<![CDATA[
.split18:4 %biases2_load_1 = load i6 %biases2_addr_1

]]></Node>
<StgValue><ssdm name="biases2_load_1"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1082" st_id="320" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="6">
<![CDATA[
.split18:4 %biases2_load_1 = load i6 %biases2_addr_1

]]></Node>
<StgValue><ssdm name="biases2_load_1"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1083" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
.split18:5 %bitcast_ln209 = bitcast i64 %biases2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln209"/></StgValue>
</operation>

<operation id="1084" st_id="321" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1085" st_id="322" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1086" st_id="323" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1087" st_id="324" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1088" st_id="325" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1089" st_id="326" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1090" st_id="327" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1091" st_id="328" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1092" st_id="329" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1093" st_id="330" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1094" st_id="331" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1095" st_id="332" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1096" st_id="333" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1097" st_id="334" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1098" st_id="335" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1099" st_id="336" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1100" st_id="337" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1101" st_id="338" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1102" st_id="339" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1103" st_id="340" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1104" st_id="341" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1105" st_id="342" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1106" st_id="343" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1107" st_id="344" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1108" st_id="345" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1109" st_id="346" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1110" st_id="347" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1111" st_id="348" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1112" st_id="349" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1113" st_id="350" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1114" st_id="351" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:6 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1115" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="1116" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
.split18:7 %bitcast_ln209_1 = bitcast i64 %div2

]]></Node>
<StgValue><ssdm name="bitcast_ln209_1"/></StgValue>
</operation>

<operation id="1117" st_id="352" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split18:8 %store_ln209 = store i64 %bitcast_ln209_1, i6 %biases2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1118" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
.split18:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1119" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln215 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1120" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten31 = phi i8 %add_ln215, void %.preheader1, i8 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten31"/></StgValue>
</operation>

<operation id="1121" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %i_8 = phi i7 %select_ln215_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="1122" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %j_4 = phi i2 %add_ln216, void %.preheader1, i2 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="1123" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader1.preheader:3 %norm_7 = phi i64 %norm_6, void %.preheader1, i64 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>

<operation id="1124" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:4 %add_ln215 = add i8 %indvar_flatten31, i8 1

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="1125" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="7">
<![CDATA[
.preheader1.preheader:5 %zext_ln215 = zext i7 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="1126" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="7">
<![CDATA[
.preheader1.preheader:6 %empty_55 = trunc i7 %i_8

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1127" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader1.preheader:7 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_55, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="1128" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:8 %sub_ln217 = sub i8 %p_shl, i8 %zext_ln215

]]></Node>
<StgValue><ssdm name="sub_ln217"/></StgValue>
</operation>

<operation id="1129" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1.preheader:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1130" st_id="354" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:10 %icmp_ln215 = icmp_eq  i8 %indvar_flatten31, i8 192

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="1131" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:11 %br_ln215 = br i1 %icmp_ln215, void %.preheader1, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1132" st_id="354" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:2 %icmp_ln216 = icmp_eq  i2 %j_4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="1133" st_id="354" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1:3 %select_ln215 = select i1 %icmp_ln216, i2 0, i2 %j_4

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="1134" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:4 %add_ln215_1 = add i7 %i_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="1135" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="7">
<![CDATA[
.preheader1:5 %zext_ln215_1 = zext i7 %add_ln215_1

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="1136" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="7">
<![CDATA[
.preheader1:6 %empty_57 = trunc i7 %add_ln215_1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1137" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader1:7 %p_shl_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_57, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="1138" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:8 %sub_ln217_1 = sub i8 %p_shl_mid1, i8 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln217_1"/></StgValue>
</operation>

<operation id="1139" st_id="354" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1:9 %select_ln215_1 = select i1 %icmp_ln216, i8 %sub_ln217_1, i8 %sub_ln217

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="1140" st_id="354" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:11 %select_ln215_2 = select i1 %icmp_ln216, i7 %add_ln215_1, i7 %i_8

]]></Node>
<StgValue><ssdm name="select_ln215_2"/></StgValue>
</operation>

<operation id="1141" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="2">
<![CDATA[
.preheader1:12 %trunc_ln217_1_cast = zext i2 %select_ln215

]]></Node>
<StgValue><ssdm name="trunc_ln217_1_cast"/></StgValue>
</operation>

<operation id="1142" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:14 %add_ln217 = add i8 %trunc_ln217_1_cast, i8 %select_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="1143" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:15 %zext_ln217 = zext i8 %add_ln217

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="1144" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:16 %d_weights3_addr = getelementptr i64 %d_weights3, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="d_weights3_addr"/></StgValue>
</operation>

<operation id="1145" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:17 %d_weights3_load = load i8 %d_weights3_addr

]]></Node>
<StgValue><ssdm name="d_weights3_load"/></StgValue>
</operation>

<operation id="1146" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:19 %weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="weights3_addr"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1147" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:17 %d_weights3_load = load i8 %d_weights3_addr

]]></Node>
<StgValue><ssdm name="d_weights3_load"/></StgValue>
</operation>

<operation id="1148" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:28 %add_ln216 = add i2 %select_ln215, i2 1

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1149" st_id="356" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:18 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="1150" st_id="356" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:26 %icmp_ln218 = icmp_eq  i8 %add_ln215, i8 192

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1151" st_id="357" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:18 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1152" st_id="358" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:18 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1153" st_id="359" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:18 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1154" st_id="360" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:18 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="1155" st_id="360" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:20 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1156" st_id="361" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:18 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="1157" st_id="361" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:20 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1158" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64">
<![CDATA[
.preheader1:21 %bitcast_ln217 = bitcast i64 %weights3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln217"/></StgValue>
</operation>

<operation id="1159" st_id="362" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:22 %sub5 = dsub i64 %bitcast_ln217, i64 %mul10

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1160" st_id="363" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:22 %sub5 = dsub i64 %bitcast_ln217, i64 %mul10

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1161" st_id="364" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:22 %sub5 = dsub i64 %bitcast_ln217, i64 %mul10

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1162" st_id="365" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:22 %sub5 = dsub i64 %bitcast_ln217, i64 %mul10

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1163" st_id="366" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:22 %sub5 = dsub i64 %bitcast_ln217, i64 %mul10

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1164" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64">
<![CDATA[
.preheader1:23 %bitcast_ln217_1 = bitcast i64 %sub5

]]></Node>
<StgValue><ssdm name="bitcast_ln217_1"/></StgValue>
</operation>

<operation id="1165" st_id="367" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
.preheader1:24 %store_ln217 = store i64 %bitcast_ln217_1, i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="1166" st_id="367" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:25 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1167" st_id="368" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:25 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1168" st_id="369" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:25 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1169" st_id="370" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:25 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1170" st_id="371" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:25 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1171" st_id="372" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1:25 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1172" st_id="373" stage="4" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader1:27 %norm_6 = dacc i64 @_ssdm_op_DACC, i64 %mul11, i1 %icmp_ln218

]]></Node>
<StgValue><ssdm name="norm_6"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1173" st_id="374" stage="3" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader1:27 %norm_6 = dacc i64 @_ssdm_op_DACC, i64 %mul11, i1 %icmp_ln218

]]></Node>
<StgValue><ssdm name="norm_6"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1174" st_id="375" stage="2" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader1:27 %norm_6 = dacc i64 @_ssdm_op_DACC, i64 %mul11, i1 %icmp_ln218

]]></Node>
<StgValue><ssdm name="norm_6"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1175" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_215_13_VITIS_LOOP_216_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1176" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:1 %empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 192, i64 192, i64 192

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1177" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1178" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:13 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="1179" st_id="376" stage="1" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader1:27 %norm_6 = dacc i64 @_ssdm_op_DACC, i64 %mul11, i1 %icmp_ln218

]]></Node>
<StgValue><ssdm name="norm_6"/></StgValue>
</operation>

<operation id="1180" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:29 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1181" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1182" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %i_9 = phi i2 %add_ln221, void %.split12, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="1183" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:1 %bias_norm_7 = phi i64 %bias_norm_8, void %.split12, i64 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="bias_norm_7"/></StgValue>
</operation>

<operation id="1184" st_id="378" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2 %add_ln221 = add i2 %i_9, i2 1

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="1185" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1186" st_id="378" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4 %icmp_ln221 = icmp_eq  i2 %i_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="1187" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1188" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln221 = br i1 %icmp_ln221, void %.split12, void

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="1189" st_id="378" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
.split12:1 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %d_biases3_0_read_1, i64 %d_biases3_1_read_1, i64 %d_biases3_2_read_1, i2 %i_9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1190" st_id="378" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:2 %mul8 = dmul i64 %tmp_1, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="1191" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="2">
<![CDATA[
.split12:3 %zext_ln222 = zext i2 %i_9

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="1192" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:4 %biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln222

]]></Node>
<StgValue><ssdm name="biases3_addr"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="1193" st_id="379" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:2 %mul8 = dmul i64 %tmp_1, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="1194" st_id="380" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:2 %mul8 = dmul i64 %tmp_1, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="1195" st_id="381" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:2 %mul8 = dmul i64 %tmp_1, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="1196" st_id="382" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:2 %mul8 = dmul i64 %tmp_1, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="1197" st_id="382" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="2">
<![CDATA[
.split12:5 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="1198" st_id="383" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:2 %mul8 = dmul i64 %tmp_1, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="1199" st_id="383" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="2">
<![CDATA[
.split12:5 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="1200" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64">
<![CDATA[
.split12:6 %bitcast_ln222 = bitcast i64 %biases3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln222"/></StgValue>
</operation>

<operation id="1201" st_id="384" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:7 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="1202" st_id="385" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:7 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="1203" st_id="386" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:7 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="1204" st_id="387" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:7 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="1205" st_id="388" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:7 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="1206" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64">
<![CDATA[
.split12:8 %bitcast_ln222_1 = bitcast i64 %sub4

]]></Node>
<StgValue><ssdm name="bitcast_ln222_1"/></StgValue>
</operation>

<operation id="1207" st_id="389" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
.split12:9 %store_ln222 = store i64 %bitcast_ln222_1, i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="1208" st_id="389" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="1209" st_id="390" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="1210" st_id="391" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="1211" st_id="392" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="1212" st_id="393" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="1213" st_id="394" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="1214" st_id="395" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split12:11 %icmp_ln223 = icmp_eq  i2 %add_ln221, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="1215" st_id="395" stage="4" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split12:12 %bias_norm_8 = dacc i64 @_ssdm_op_DACC, i64 %mul9, i1 %icmp_ln223

]]></Node>
<StgValue><ssdm name="bias_norm_8"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="1216" st_id="396" stage="3" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split12:12 %bias_norm_8 = dacc i64 @_ssdm_op_DACC, i64 %mul9, i1 %icmp_ln223

]]></Node>
<StgValue><ssdm name="bias_norm_8"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="1217" st_id="397" stage="2" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split12:12 %bias_norm_8 = dacc i64 @_ssdm_op_DACC, i64 %mul9, i1 %icmp_ln223

]]></Node>
<StgValue><ssdm name="bias_norm_8"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="1218" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="1219" st_id="398" stage="1" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split12:12 %bias_norm_8 = dacc i64 @_ssdm_op_DACC, i64 %mul9, i1 %icmp_ln223

]]></Node>
<StgValue><ssdm name="bias_norm_8"/></StgValue>
</operation>

<operation id="1220" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
.split12:13 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="1221" st_id="399" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="1222" st_id="400" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="1223" st_id="401" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="1224" st_id="402" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="1225" st_id="403" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="1226" st_id="404" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="1227" st_id="405" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="1228" st_id="406" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="1229" st_id="407" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="1230" st_id="408" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="1231" st_id="409" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="1232" st_id="410" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="1233" st_id="411" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="1234" st_id="412" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="1235" st_id="413" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="1236" st_id="414" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="1237" st_id="415" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="1238" st_id="416" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="1239" st_id="417" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="1240" st_id="418" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="1241" st_id="419" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="1242" st_id="420" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="1243" st_id="421" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="1244" st_id="422" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="1245" st_id="423" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="1246" st_id="424" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="1247" st_id="425" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="1248" st_id="426" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="1249" st_id="427" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="1250" st_id="428" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>

<operation id="1251" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln229 = br void

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="1252" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten39 = phi i8 0, void, i8 %add_ln229, void %.split10

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="1253" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1 %i_10 = phi i7 0, void, i7 %select_ln229_2, void %.split10

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="1254" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %j_5 = phi i2 0, void, i2 %add_ln230, void %.split10

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="1255" st_id="429" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln229 = add i8 %indvar_flatten39, i8 1

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="1256" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="7">
<![CDATA[
:4 %zext_ln229 = zext i7 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="1257" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="7">
<![CDATA[
:5 %empty_59 = trunc i7 %i_10

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1258" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:6 %p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_59, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="1259" st_id="429" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %sub_ln231 = sub i8 %p_shl1, i8 %zext_ln229

]]></Node>
<StgValue><ssdm name="sub_ln231"/></StgValue>
</operation>

<operation id="1260" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1261" st_id="429" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %icmp_ln229 = icmp_eq  i8 %indvar_flatten39, i8 192

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="1262" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln229 = br i1 %icmp_ln229, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="1263" st_id="429" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:2 %icmp_ln230 = icmp_eq  i2 %j_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln230"/></StgValue>
</operation>

<operation id="1264" st_id="429" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:3 %select_ln229 = select i1 %icmp_ln230, i2 0, i2 %j_5

]]></Node>
<StgValue><ssdm name="select_ln229"/></StgValue>
</operation>

<operation id="1265" st_id="429" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:4 %add_ln229_1 = add i7 %i_10, i7 1

]]></Node>
<StgValue><ssdm name="add_ln229_1"/></StgValue>
</operation>

<operation id="1266" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="7">
<![CDATA[
.split10:5 %zext_ln229_1 = zext i7 %add_ln229_1

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="1267" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="7">
<![CDATA[
.split10:6 %empty_61 = trunc i7 %add_ln229_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1268" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split10:7 %p_shl21_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_61, i2 0

]]></Node>
<StgValue><ssdm name="p_shl21_mid1"/></StgValue>
</operation>

<operation id="1269" st_id="429" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split10:8 %sub_ln231_1 = sub i8 %p_shl21_mid1, i8 %zext_ln229_1

]]></Node>
<StgValue><ssdm name="sub_ln231_1"/></StgValue>
</operation>

<operation id="1270" st_id="429" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split10:9 %select_ln229_1 = select i1 %icmp_ln230, i8 %sub_ln231_1, i8 %sub_ln231

]]></Node>
<StgValue><ssdm name="select_ln229_1"/></StgValue>
</operation>

<operation id="1271" st_id="429" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split10:11 %select_ln229_2 = select i1 %icmp_ln230, i7 %add_ln229_1, i7 %i_10

]]></Node>
<StgValue><ssdm name="select_ln229_2"/></StgValue>
</operation>

<operation id="1272" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="2">
<![CDATA[
.split10:13 %zext_ln231 = zext i2 %select_ln229

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="1273" st_id="429" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split10:14 %add_ln231 = add i8 %zext_ln231, i8 %select_ln229_1

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="1274" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="8">
<![CDATA[
.split10:15 %zext_ln231_1 = zext i8 %add_ln231

]]></Node>
<StgValue><ssdm name="zext_ln231_1"/></StgValue>
</operation>

<operation id="1275" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:16 %weights3_addr_1 = getelementptr i64 %weights3, i64 0, i64 %zext_ln231_1

]]></Node>
<StgValue><ssdm name="weights3_addr_1"/></StgValue>
</operation>

<operation id="1276" st_id="429" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="8">
<![CDATA[
.split10:17 %weights3_load_1 = load i8 %weights3_addr_1

]]></Node>
<StgValue><ssdm name="weights3_load_1"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="1277" st_id="430" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="8">
<![CDATA[
.split10:17 %weights3_load_1 = load i8 %weights3_addr_1

]]></Node>
<StgValue><ssdm name="weights3_load_1"/></StgValue>
</operation>

<operation id="1278" st_id="430" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:22 %add_ln230 = add i2 %select_ln229, i2 1

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="1279" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64">
<![CDATA[
.split10:18 %bitcast_ln231 = bitcast i64 %weights3_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln231"/></StgValue>
</operation>

<operation id="1280" st_id="431" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="1281" st_id="432" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="1282" st_id="433" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="1283" st_id="434" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="1284" st_id="435" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="1285" st_id="436" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="1286" st_id="437" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="1287" st_id="438" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="1288" st_id="439" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="1289" st_id="440" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="1290" st_id="441" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="1291" st_id="442" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="1292" st_id="443" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="1293" st_id="444" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="1294" st_id="445" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="1295" st_id="446" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="1296" st_id="447" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="1297" st_id="448" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="1298" st_id="449" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="1299" st_id="450" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="1300" st_id="451" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="1301" st_id="452" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="1302" st_id="453" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="1303" st_id="454" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="1304" st_id="455" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="1305" st_id="456" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="1306" st_id="457" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="1307" st_id="458" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="1308" st_id="459" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="1309" st_id="460" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="1310" st_id="461" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:19 %div5 = ddiv i64 %bitcast_ln231, i64 %norm_8

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="1311" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_229_16_VITIS_LOOP_230_17_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1312" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split10:1 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 192, i64 192, i64 192

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1313" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1314" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:12 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="1315" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64">
<![CDATA[
.split10:20 %bitcast_ln231_1 = bitcast i64 %div5

]]></Node>
<StgValue><ssdm name="bitcast_ln231_1"/></StgValue>
</operation>

<operation id="1316" st_id="462" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split10:21 %store_ln231 = store i64 %bitcast_ln231_1, i8 %weights3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="1317" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
.split10:23 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="1318" st_id="463" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="1319" st_id="464" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="1320" st_id="465" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="1321" st_id="466" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="1322" st_id="467" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="1323" st_id="468" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="1324" st_id="469" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="1325" st_id="470" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="1326" st_id="471" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="1327" st_id="472" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="1328" st_id="473" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="1329" st_id="474" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="1330" st_id="475" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="1331" st_id="476" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="1332" st_id="477" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="1333" st_id="478" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="1334" st_id="479" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="1335" st_id="480" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="1336" st_id="481" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="1337" st_id="482" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="1338" st_id="483" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="1339" st_id="484" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="1340" st_id="485" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="1341" st_id="486" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="1342" st_id="487" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="1343" st_id="488" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="1344" st_id="489" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="1345" st_id="490" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="1346" st_id="491" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="1347" st_id="492" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>

<operation id="1348" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln234 = br void

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="1349" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i_11 = phi i2 %add_ln234, void %.split, i2 0, void

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="1350" st_id="493" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln234 = add i2 %i_11, i2 1

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="1351" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1352" st_id="493" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln234 = icmp_eq  i2 %i_11, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="1353" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1354" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln234 = br i1 %icmp_ln234, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="1355" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="2">
<![CDATA[
.split:1 %zext_ln235 = zext i2 %i_11

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="1356" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %biases3_addr_1 = getelementptr i64 %biases3, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="biases3_addr_1"/></StgValue>
</operation>

<operation id="1357" st_id="493" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="2">
<![CDATA[
.split:3 %biases3_load_1 = load i2 %biases3_addr_1

]]></Node>
<StgValue><ssdm name="biases3_load_1"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="1358" st_id="494" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="2">
<![CDATA[
.split:3 %biases3_load_1 = load i2 %biases3_addr_1

]]></Node>
<StgValue><ssdm name="biases3_load_1"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="1359" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
.split:4 %bitcast_ln235 = bitcast i64 %biases3_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln235"/></StgValue>
</operation>

<operation id="1360" st_id="495" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="1361" st_id="496" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="1362" st_id="497" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="1363" st_id="498" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="1364" st_id="499" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="1365" st_id="500" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="1366" st_id="501" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="1367" st_id="502" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="1368" st_id="503" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="1369" st_id="504" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="1370" st_id="505" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="1371" st_id="506" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="1372" st_id="507" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="1373" st_id="508" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="1374" st_id="509" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="1375" st_id="510" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="1376" st_id="511" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="1377" st_id="512" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="1378" st_id="513" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="1379" st_id="514" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="1380" st_id="515" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="1381" st_id="516" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="1382" st_id="517" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="1383" st_id="518" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="1384" st_id="519" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="1385" st_id="520" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="1386" st_id="521" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="1387" st_id="522" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="1388" st_id="523" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="1389" st_id="524" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="1390" st_id="525" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="1391" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="1392" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64">
<![CDATA[
.split:6 %bitcast_ln235_1 = bitcast i64 %div4

]]></Node>
<StgValue><ssdm name="bitcast_ln235_1"/></StgValue>
</operation>

<operation id="1393" st_id="526" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
.split:7 %store_ln235 = store i64 %bitcast_ln235_1, i2 %biases3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="1394" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="1395" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0">
<![CDATA[
:0 %ret_ln237 = ret

]]></Node>
<StgValue><ssdm name="ret_ln237"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
