<?xml version="1.0" encoding="UTF-8"?>
<project name="TDMA_solver">
  <platform vendor="xilinx" boardid="u280" name="xdma" featureRomTime="1579649056">
    <version major="201920" minor="3"/>
    <description/>
    <board name="xilinx.com:au280:1.0" vendor="xilinx.com" fpga="xcu280-fsvh2892-2L-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="dynamic_region_memory_subsystem_memory_ddr4_mem00" type="ddr4" size="16GB"/>
        <memory name="dynamic_region_memory_subsystem_memory_ddr4_mem01" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="au280_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor>0x10EE</vendor>
        <device>0x500C</device>
        <subsystem>0x000E</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplusHBM:xcu280:fsvh2892:-2L:e" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="TDMA_batch" language="c" vlnv="xilinx.com:hls:TDMA_batch:1.0" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_hs">
          <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM4" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM5" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM6" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM7" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM8" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="d" addressQualifier="1" id="0" port="M_AXI_GMEM3" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="u" addressQualifier="1" id="1" port="M_AXI_GMEM3" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="acc_1" addressQualifier="1" id="2" port="M_AXI_GMEM4" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="acc_2" addressQualifier="1" id="3" port="M_AXI_GMEM4" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="buffer1" addressQualifier="1" id="4" port="M_AXI_GMEM5" size="0x8" offset="0x40" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="buffer2" addressQualifier="1" id="5" port="M_AXI_GMEM6" size="0x8" offset="0x4C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="buffer3" addressQualifier="1" id="6" port="M_AXI_GMEM7" size="0x8" offset="0x58" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="buffer4" addressQualifier="1" id="7" port="M_AXI_GMEM8" size="0x8" offset="0x64" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="M" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="N" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="B" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="iters" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="count_w" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="count_b" addressQualifier="0" id="13" port="S_AXI_CONTROL" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="count_r" addressQualifier="0" id="14" port="S_AXI_CONTROL" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type="int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="TDMA_batch_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
