# Override configurations in ../example-sky130.yml and example-designs

# Specify clock signals
# Rocket/RocketTile names clock signal "clock" instead of "clock_uncore"
vlsi.inputs.clocks: [
  {name: "clock", period: "30ns", uncertainty: "3ns"}
]

# Placement Constraints
# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "RocketTile"
    type: toplevel
    x: 0
    y: 0
    width: 3588
    height: 2992
    margins:
      left: 10.12
      right: 10.12
      top: 10.88
      bottom: 10.88

  # Place SRAM memory instances
  # data cache
  - path: "RocketTile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0"
    type: hardmacro
    x: 49.68
    y: 149.6
    orientation: r90
  - path: "RocketTile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0"
    type: hardmacro
    x: 49.68
    y: 748
    orientation: r90

  # tag array
  - path: "RocketTile/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0"
    type: hardmacro
    x: 2612.8
    y: 1033.6
    orientation: mx90

  # instruction cache
  - path: "RocketTile/frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0"
    type: hardmacro
    x: 2612.8
    y: 149.6
    orientation: mx90
  - path: "RocketTile/frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0"
    type: hardmacro
    x: 2612.8
    y: 598.4
    orientation: mx90
