\chapter{Pipelining}

% Basic introduction to the OG pipelines arch Microprocessor 
% without Interlocked Pipelined Stages (MIPS) 

\section{Instruction Layout}
The instructions set architecture (ISA) determines the layout of instructions.
\\
\\ Here we consider the MIPS architecture

\section{Datapaths}
% Covering the pipeline stages

\section{Pipeline Idealism}
% Modern Processor Architecture book -> pipeline fragmentation

\section{Pipeline Hazards}
\subsection{Structural Hazard}
\begin{definitionbox}{Structural Hazard}

\end{definitionbox}

\subsection{Data Hazard}
\begin{definitionbox}{Data Hazard}

\end{definitionbox}

\subsubsection{Forwarding Paths}
\subsubsection{Software Scheduling}


\subsection{Control Hazard}
\begin{definitionbox}{Control Hazard}
    
\end{definitionbox}
\subsubsection{Early Branch Determination}

% SMT?
\section{Multithreading}



