{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd " "Source file: D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1538320823267 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1538320823267 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd " "Source file: D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1538320823354 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1538320823354 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd " "Source file: D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1538320823457 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1538320823457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538320824052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538320824058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 17:20:23 2018 " "Processing started: Sun Sep 30 17:20:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538320824058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320824058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2leds -c nios2leds " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2leds -c nios2leds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320824058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538320824947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538320824947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HostSystem-rtl " "Found design unit 1: HostSystem-rtl" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835629 ""} { "Info" "ISGN_ENTITY_NAME" "1 HostSystem " "Found entity 1: HostSystem" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_irq_mapper " "Found entity 1: HostSystem_irq_mapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0 " "Found entity 1: HostSystem_mm_interconnect_0" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: HostSystem_mm_interconnect_0_avalon_st_adapter" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: HostSystem_mm_interconnect_0_rsp_mux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835655 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_mux " "Found entity 1: HostSystem_mm_interconnect_0_rsp_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_demux " "Found entity 1: HostSystem_mm_interconnect_0_rsp_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_mux_002 " "Found entity 1: HostSystem_mm_interconnect_0_cmd_mux_002" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_mux " "Found entity 1: HostSystem_mm_interconnect_0_cmd_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: HostSystem_mm_interconnect_0_cmd_demux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_demux " "Found entity 1: HostSystem_mm_interconnect_0_cmd_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538320835673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538320835673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_004_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_004_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835674 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_004 " "Found entity 2: HostSystem_mm_interconnect_0_router_004" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538320835676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538320835676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_002_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835677 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_002 " "Found entity 2: HostSystem_mm_interconnect_0_router_002" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538320835679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538320835680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_001_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835681 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_001 " "Found entity 2: HostSystem_mm_interconnect_0_router_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538320835682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538320835682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835684 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router " "Found entity 2: HostSystem_mm_interconnect_0_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_sys_clk_timer " "Found entity 1: HostSystem_sys_clk_timer" {  } { { "HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_memory " "Found entity 1: HostSystem_memory" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-RTL " "Found design unit 1: avalon_pwm-RTL" {  } { { "HostSystem/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/avalon_pwm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835713 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "HostSystem/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/avalon_pwm.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_led_pio " "Found entity 1: HostSystem_led_pio" {  } { { "HostSystem/synthesis/submodules/HostSystem_led_pio.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_key_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_key_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_key_pio " "Found entity 1: HostSystem_key_pio" {  } { { "HostSystem/synthesis/submodules/HostSystem_key_pio.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_key_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hostsystem/synthesis/submodules/hostsystem_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_jtag_uart_sim_scfifo_w " "Found entity 1: HostSystem_jtag_uart_sim_scfifo_w" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835725 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_jtag_uart_scfifo_w " "Found entity 2: HostSystem_jtag_uart_scfifo_w" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835725 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_jtag_uart_sim_scfifo_r " "Found entity 3: HostSystem_jtag_uart_sim_scfifo_r" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835725 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_jtag_uart_scfifo_r " "Found entity 4: HostSystem_jtag_uart_scfifo_r" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835725 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_jtag_uart " "Found entity 5: HostSystem_jtag_uart" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_dipsw_pio " "Found entity 1: HostSystem_dipsw_pio" {  } { { "HostSystem/synthesis/submodules/HostSystem_dipsw_pio.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu " "Found entity 1: HostSystem_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_register_bank_a_module " "Found entity 1: HostSystem_cpu_cpu_register_bank_a_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_cpu_cpu_register_bank_b_module " "Found entity 2: HostSystem_cpu_cpu_register_bank_b_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_cpu_cpu_nios2_oci_debug " "Found entity 3: HostSystem_cpu_cpu_nios2_oci_debug" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_cpu_cpu_nios2_oci_break " "Found entity 4: HostSystem_cpu_cpu_nios2_oci_break" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_cpu_cpu_nios2_oci_xbrk " "Found entity 5: HostSystem_cpu_cpu_nios2_oci_xbrk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "6 HostSystem_cpu_cpu_nios2_oci_dbrk " "Found entity 6: HostSystem_cpu_cpu_nios2_oci_dbrk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "7 HostSystem_cpu_cpu_nios2_oci_itrace " "Found entity 7: HostSystem_cpu_cpu_nios2_oci_itrace" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "8 HostSystem_cpu_cpu_nios2_oci_td_mode " "Found entity 8: HostSystem_cpu_cpu_nios2_oci_td_mode" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "9 HostSystem_cpu_cpu_nios2_oci_dtrace " "Found entity 9: HostSystem_cpu_cpu_nios2_oci_dtrace" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "10 HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "11 HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "12 HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "13 HostSystem_cpu_cpu_nios2_oci_fifo " "Found entity 13: HostSystem_cpu_cpu_nios2_oci_fifo" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "14 HostSystem_cpu_cpu_nios2_oci_pib " "Found entity 14: HostSystem_cpu_cpu_nios2_oci_pib" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "15 HostSystem_cpu_cpu_nios2_oci_im " "Found entity 15: HostSystem_cpu_cpu_nios2_oci_im" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "16 HostSystem_cpu_cpu_nios2_performance_monitors " "Found entity 16: HostSystem_cpu_cpu_nios2_performance_monitors" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "17 HostSystem_cpu_cpu_nios2_avalon_reg " "Found entity 17: HostSystem_cpu_cpu_nios2_avalon_reg" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "18 HostSystem_cpu_cpu_ociram_sp_ram_module " "Found entity 18: HostSystem_cpu_cpu_ociram_sp_ram_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "19 HostSystem_cpu_cpu_nios2_ocimem " "Found entity 19: HostSystem_cpu_cpu_nios2_ocimem" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "20 HostSystem_cpu_cpu_nios2_oci " "Found entity 20: HostSystem_cpu_cpu_nios2_oci" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""} { "Info" "ISGN_ENTITY_NAME" "21 HostSystem_cpu_cpu " "Found entity 21: HostSystem_cpu_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_sysclk " "Found entity 1: HostSystem_cpu_cpu_debug_slave_sysclk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_tck " "Found entity 1: HostSystem_cpu_cpu_debug_slave_tck" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_wrapper " "Found entity 1: HostSystem_cpu_cpu_debug_slave_wrapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_test_bench " "Found entity 1: HostSystem_cpu_cpu_test_bench" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/por.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/por.sv" { { "Info" "ISGN_ENTITY_NAME" "1 POR " "Found entity 1: POR" {  } { { "ip/POR.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/ip/POR.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/ip/debounce.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538320835771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835771 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"6\";  expecting \"\]\", or an identifier, or a string literal, or \"return\" nios2leds.vhd(62) " "VHDL syntax error at nios2leds.vhd(62) near text \"6\";  expecting \"\]\", or an identifier, or a string literal, or \"return\"" {  } { { "nios2leds.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2leds.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nios2leds.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835773 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/output_files/nios2leds.map.smsg " "Generated suppressed messages file D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/output_files/nios2leds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320835854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538320837355 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 30 17:20:37 2018 " "Processing ended: Sun Sep 30 17:20:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538320837355 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538320837355 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538320837355 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320837355 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1538320838048 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538320838050 ""}
