{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605841474261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605841474261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 19:04:34 2020 " "Processing started: Thu Nov 19 19:04:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605841474261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605841474261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISC -c TRISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISC -c TRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605841474261 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605841474821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISC " "Found entity 1: TRISC" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605841474861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605841474861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISC " "Elaborating entity \"TRISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605841474893 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "STA TRISC.v(20) " "Verilog HDL Always Construct warning at TRISC.v(20): variable \"STA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1605841474893 "|TRISC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LDA TRISC.v(21) " "Verilog HDL Always Construct warning at TRISC.v(21): variable \"LDA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1605841474893 "|TRISC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD TRISC.v(22) " "Verilog HDL Always Construct warning at TRISC.v(22): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1605841474893 "|TRISC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate TRISC.v(10) " "Verilog HDL Always Construct warning at TRISC.v(10): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1605841474893 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T TRISC.v(10) " "Inferred latch for \"nextstate.T\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S TRISC.v(10) " "Inferred latch for \"nextstate.S\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R TRISC.v(10) " "Inferred latch for \"nextstate.R\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q TRISC.v(10) " "Inferred latch for \"nextstate.Q\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P TRISC.v(10) " "Inferred latch for \"nextstate.P\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N TRISC.v(10) " "Inferred latch for \"nextstate.N\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O TRISC.v(10) " "Inferred latch for \"nextstate.O\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M TRISC.v(10) " "Inferred latch for \"nextstate.M\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L TRISC.v(10) " "Inferred latch for \"nextstate.L\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K TRISC.v(10) " "Inferred latch for \"nextstate.K\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J TRISC.v(10) " "Inferred latch for \"nextstate.J\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I TRISC.v(10) " "Inferred latch for \"nextstate.I\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H TRISC.v(10) " "Inferred latch for \"nextstate.H\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F TRISC.v(10) " "Inferred latch for \"nextstate.F\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G TRISC.v(10) " "Inferred latch for \"nextstate.G\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E TRISC.v(10) " "Inferred latch for \"nextstate.E\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D TRISC.v(10) " "Inferred latch for \"nextstate.D\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C TRISC.v(10) " "Inferred latch for \"nextstate.C\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B TRISC.v(10) " "Inferred latch for \"nextstate.B\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.A TRISC.v(10) " "Inferred latch for \"nextstate.A\" at TRISC.v(10)" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605841474901 "|TRISC"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C12 GND " "Pin \"C12\" is stuck at GND" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605841475277 "|TRISC|C12"} { "Warning" "WMLS_MLS_STUCK_PIN" "C13 GND " "Pin \"C13\" is stuck at GND" {  } { { "TRISC.v" "" { Text "C:/Users/14/Desktop/Khaled_CSE2441-001/Lab12/TRISC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605841475277 "|TRISC|C13"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1605841475277 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1605841475309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1605841475470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605841475470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1605841475542 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1605841475542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1605841475542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1605841475542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605841475606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 19:04:35 2020 " "Processing ended: Thu Nov 19 19:04:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605841475606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605841475606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605841475606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605841475606 ""}
