#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jan 20 21:38:54 2025
# Process ID         : 9376
# Current directory  : H:/Users/Pravindu/Xilinx/UART_Module/Receiver
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent11860 H:\Users\Pravindu\Xilinx\UART_Module\Receiver\Receiver.xpr
# Log file           : H:/Users/Pravindu/Xilinx/UART_Module/Receiver/vivado.log
# Journal file       : H:/Users/Pravindu/Xilinx/UART_Module/Receiver\vivado.jou
# Running On         : DESKTOP-H5RMGH4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12500H
# CPU Frequency      : 3110 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16869 MB
# Swap memory        : 4294 MB
# Total Virtual      : 21164 MB
# Available Virtual  : 1608 MB
#-----------------------------------------------------------
start_gui
open_project H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at H:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at H:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at H:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'H:/Users/Pravindu/Xilinx/UART_For_Basys3_FPGA/Receiver' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1596.277 ; gain = 364.516
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 22:04:14 2025...
