Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Dec 14 01:19:12 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file postroute_timing_summary_ml3.rpt
| Design            : mipi_csi_top_v2
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-3   Critical Warning  Invalid primary clock on Clock Modifying Block             1           
TIMING-6   Critical Warning  No common primary clock between related clocks             6           
TIMING-7   Critical Warning  No common node between related clocks                      6           
TIMING-8   Critical Warning  No common period between related clocks                    1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                20          
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               6           
TIMING-16  Warning           Large setup violation                                      130         
TIMING-18  Warning           Missing input or output delay                              3           
XDCH-2     Warning           Same min and max delay values on IO port                   45          
CLKC-8     Advisory          BUFGCE_DIV with active CE or DIVIDE not 1 has BUFG driver  1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.003     -989.659                    162                 6310       -0.091       -0.300                      4                 6294       -1.667       -5.001                       3                  2960  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
csi                                                                                                  {0.000 1.250}        2.500           400.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
dphy_byte_clk                                                                                        {0.000 5.000}        10.000          100.000         
sys_clk_p                                                                                            {0.000 2.500}        5.000           200.000         
  clk_27m_clk_wiz_0                                                                                  {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0                                                                                 {0.000 1.684}        3.367           297.000         
    mutli_pixel_clk_x                                                                                {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
csi                                                                                                        0.250        0.000                      0                    4       -0.091       -0.300                      4                    4        0.530        0.000                       0                    57  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.112        0.000                      0                  992        0.012        0.000                      0                  992       24.468        0.000                       0                   479  
dphy_byte_clk                                                                                              2.175        0.000                      0                 2940        0.003        0.000                      0                 2940        3.560        0.000                       0                  1372  
sys_clk_p                                                                                                  0.470        0.000                      0                  943        0.031        0.000                      0                  943       -1.667       -5.001                       3                   606  
  clk_27m_clk_wiz_0                                                                                       26.889        0.000                      0                  256        0.032        0.000                      0                  256       18.244        0.000                       0                   136  
  clk_297m_clk_wiz_0                                                                                      -4.468     -115.486                     29                  214        0.039        0.000                      0                  214        1.409        0.000                       0                   116  
    mutli_pixel_clk_x                                                                                     10.597        0.000                      0                  579        0.000        0.000                      0                  579        6.192        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_p                                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        4.574        0.000                      0                    8                                                                        
csi                                                                                                  dphy_byte_clk                                                                                             -8.003     -462.706                     59                   59        5.736        0.000                      0                   59  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  sys_clk_p                                                                                                 49.602        0.000                      0                    8                                                                        
dphy_byte_clk                                                                                        sys_clk_p                                                                                                  2.804        0.000                      0                    2        0.139        0.000                      0                    2  
sys_clk_p                                                                                            clk_27m_clk_wiz_0                                                                                         -1.401       -1.401                      1                    1        0.051        0.000                      0                    1  
dphy_byte_clk                                                                                        clk_297m_clk_wiz_0                                                                                        -3.026       -3.026                      1                    1        0.132        0.000                      0                    1  
mutli_pixel_clk_x                                                                                    clk_297m_clk_wiz_0                                                                                         0.051        0.000                      0                   48        0.816        0.000                      0                   48  
csi                                                                                                  mutli_pixel_clk_x                                                                                         -5.745     -170.441                     30                   30        0.243        0.000                      0                   30  
dphy_byte_clk                                                                                        mutli_pixel_clk_x                                                                                         -4.036      -42.183                     11                   11        0.096        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_27m_clk_wiz_0                                                                                    clk_27m_clk_wiz_0                                                                                         33.557        0.000                      0                   53        0.186        0.000                      0                   53  
**async_default**                                                                                    clk_297m_clk_wiz_0                                                                                   clk_297m_clk_wiz_0                                                                                         0.375        0.000                      0                   86        0.241        0.000                      0                   86  
**async_default**                                                                                    csi                                                                                                  csi                                                                                                       -0.227       -0.227                      1                    1        1.382        0.000                      0                    1  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.143        0.000                      0                  100        0.117        0.000                      0                  100  
**async_default**                                                                                    csi                                                                                                  dphy_byte_clk                                                                                             -7.165     -193.027                     27                   27        7.003        0.000                      0                   27  
**async_default**                                                                                    dphy_byte_clk                                                                                        dphy_byte_clk                                                                                              7.585        0.000                      0                    2        1.215        0.000                      0                    2  
**async_default**                                                                                    sys_clk_p                                                                                            dphy_byte_clk                                                                                              2.216        0.000                      0                    2        1.109        0.000                      0                    2  
**async_default**                                                                                    sys_clk_p                                                                                            sys_clk_p                                                                                                 -0.455       -1.160                      3                  108        0.124        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation       -0.300ns
PW    :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 dphy_data_p_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.433ns (69.048%)  route 0.194ns (30.952%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 3.305 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_data_p_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.044     2.729    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     2.877 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi_subsystem/mipi_dphy/idelay_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.305    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
                         clock pessimism              0.000     3.305    
                         clock uncertainty           -0.235     3.070    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.127    mipi_subsystem/mipi_dphy/ISERDESE3_inst1
  -------------------------------------------------------------------
                         required time                          3.127    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 dphy_data_p_i[2]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 3.305 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_data_p_i[2] (IN)
                         net (fo=0)                   0.100     2.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi_subsystem/mipi_dphy/idelay_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.305    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
                         clock pessimism              0.000     3.305    
                         clock uncertainty           -0.235     3.070    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.132    mipi_subsystem/mipi_dphy/ISERDESE3_inst2
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.807ns = ( 3.307 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.335ns (routing 0.000ns, distribution 0.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi_subsystem/mipi_dphy/idelay_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.335     3.307    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
                         clock pessimism              0.000     3.307    
                         clock uncertainty           -0.235     3.072    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.134    mipi_subsystem/mipi_dphy/ISERDESE3_inst0
  -------------------------------------------------------------------
                         required time                          3.134    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 dphy_data_p_i[3]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi fall@1.250ns - csi rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.432ns (68.888%)  route 0.195ns (31.112%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 2.058 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.336ns (routing 0.000ns, distribution 0.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB21                                              0.000     1.000 r  dphy_data_p_i[3] (IN)
                         net (fo=0)                   0.100     1.100    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.385 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.435    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.435 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     1.480    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     1.627 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/DATAOUT
                         net (fo=1, routed)           0.000     1.627    mipi_subsystem/mipi_dphy/idelay_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     1.515 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.555    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.555 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     1.705    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.722 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.336     2.058    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.058    
                         clock uncertainty           -0.235     1.823    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.069     1.892    mipi_subsystem/mipi_dphy/ISERDESE3_inst3
  -------------------------------------------------------------------
                         required time                          1.892    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 dphy_data_p_i[3]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB21                                              0.000     1.000 r  dphy_data_p_i[3] (IN)
                         net (fo=0)                   0.079     1.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.384 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.424    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.424 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     1.454    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     1.583 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/DATAOUT
                         net (fo=1, routed)           0.000     1.583    mipi_subsystem/mipi_dphy/idelay_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.871    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     1.512    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
                         clock pessimism              0.000     1.512    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.162     1.674    mipi_subsystem/mipi_dphy/ISERDESE3_inst3
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 2.764 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.615ns (routing 0.001ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.079     2.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi_subsystem/mipi_dphy/idelay_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.615     2.764    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.764    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.907    mipi_subsystem/mipi_dphy/ISERDESE3_inst0
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 dphy_data_p_i[2]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_data_p_i[2] (IN)
                         net (fo=0)                   0.079     2.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi_subsystem/mipi_dphy/idelay_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.905    mipi_subsystem/mipi_dphy/ISERDESE3_inst2
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 dphy_data_p_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_data_p_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi_subsystem/mipi_dphy/idelay_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     2.896    mipi_subsystem/mipi_dphy/ISERDESE3_inst1
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dphy_clk_i[1] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210      BUFGCE_X0Y30          mipi_subsystem/mipi_dphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429      BUFGCE_DIV_X0Y7       mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.055       0.709      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.053       0.711      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.038       0.712      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.037       0.713      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.036       0.714      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.036       0.714      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.059       0.916      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.058       0.917      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.423ns (28.133%)  route 1.081ns (71.867%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.136ns (routing 1.201ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.136     9.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y96         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.351     9.576    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y101        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     9.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.136     9.860    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X97Y102        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150    10.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.134    10.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X97Y99         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049    10.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.460    10.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                 14.112    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.278%)  route 0.977ns (15.722%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.278%)  route 0.977ns (15.722%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.278%)  route 0.977ns (15.722%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.278%)  route 0.977ns (15.722%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.278%)  route 0.977ns (15.722%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.278%)  route 0.977ns (15.722%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.149ns  (logic 5.186ns (84.340%)  route 0.963ns (15.660%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 53.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.122ns (routing 0.649ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.513    30.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X71Y102        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053    30.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.152    31.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X71Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.122    53.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.000    53.011    
                         clock uncertainty           -0.235    52.776    
    SLICE_X71Y102        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.044    52.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         52.732    
                         arrival time                         -31.149    
  -------------------------------------------------------------------
                         slack                                 21.583    

Slack (MET) :             21.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.149ns  (logic 5.186ns (84.340%)  route 0.963ns (15.660%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 53.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.122ns (routing 0.649ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.513    30.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X71Y102        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053    30.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.152    31.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X71Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.122    53.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    53.011    
                         clock uncertainty           -0.235    52.776    
    SLICE_X71Y102        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.044    52.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         52.732    
                         arrival time                         -31.149    
  -------------------------------------------------------------------
                         slack                                 21.583    

Slack (MET) :             21.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.149ns  (logic 5.186ns (84.340%)  route 0.963ns (15.660%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 53.011 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.122ns (routing 0.649ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.513    30.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X71Y102        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053    30.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.152    31.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X71Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.122    53.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.000    53.011    
                         clock uncertainty           -0.235    52.776    
    SLICE_X71Y102        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.044    52.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         52.732    
                         arrival time                         -31.149    
  -------------------------------------------------------------------
                         slack                                 21.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (28.007%)  route 0.157ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.108ns
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.842ns (routing 1.097ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.201ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.842     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.157     4.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.095     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -4.846     4.262    
    SLICE_X61Y110        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (28.007%)  route 0.157ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.108ns
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.842ns (routing 1.097ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.201ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.842     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.157     4.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.095     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -4.846     4.262    
    SLICE_X61Y110        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (28.007%)  route 0.157ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.108ns
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.842ns (routing 1.097ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.201ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.842     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.157     4.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A3
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.095     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -4.846     4.262    
    SLICE_X61Y110        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (28.007%)  route 0.157ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.108ns
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.842ns (routing 1.097ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.201ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.842     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.157     4.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A3
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.095     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -4.846     4.262    
    SLICE_X61Y110        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.444ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.422ns
  Clock Net Delay (Source):      1.128ns (routing 0.649ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.719ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.128     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.039     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.268     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.422     3.023    
    SLICE_X60Y111        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.059ns (29.043%)  route 0.144ns (70.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.076ns
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.811ns (routing 1.097ns, distribution 0.714ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.201ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.811     4.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X73Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.144     4.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/D[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.063     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism             -4.846     4.230    
    SLICE_X72Y103        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    4.422ns
  Clock Net Delay (Source):      1.125ns (routing 0.649ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.719ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.125     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.046     3.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.265     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -4.422     3.020    
    SLICE_X69Y111        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.720%)  route 0.073ns (55.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    4.902ns
  Clock Net Delay (Source):      1.884ns (routing 1.097ns, distribution 0.787ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.201ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.884     4.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y94         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/Q
                         net (fo=2, routed)           0.073     4.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]
    SLICE_X97Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.116     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                         clock pessimism             -4.902     4.227    
    SLICE_X97Y93         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.289    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.992%)  route 0.048ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    4.422ns
  Clock Net Delay (Source):      1.125ns (routing 0.649ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.719ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.125     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.048     3.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.265     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.422     3.020    
    SLICE_X69Y111        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.429ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    4.409ns
  Clock Net Delay (Source):      1.117ns (routing 0.649ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.719ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.117     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X70Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.058     3.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X70Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.253     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X70Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -4.409     3.020    
    SLICE_X70Y100        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.353ns (4.812%)  route 6.983ns (95.188%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 11.162 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.175ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.748     8.575    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y52         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.162    11.162    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y52         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.018    11.180    
                         clock uncertainty           -0.035    11.144    
    RAMB18_X0Y52         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.394    10.750    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 0.353ns (4.813%)  route 6.981ns (95.187%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 11.166 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.175ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.746     8.573    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y51         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.166    11.166    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y51         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.018    11.184    
                         clock uncertainty           -0.035    11.148    
    RAMB18_X0Y51         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_WEA[0])
                                                     -0.394    10.754    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 0.353ns (4.867%)  route 6.900ns (95.133%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 11.126 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.175ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.665     8.492    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.126    11.126    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.199    
                         clock uncertainty           -0.035    11.164    
    RAMB36_X0Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.770    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 0.353ns (4.867%)  route 6.900ns (95.133%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 11.126 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.175ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.665     8.492    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.126    11.126    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.199    
                         clock uncertainty           -0.035    11.164    
    RAMB36_X0Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.770    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 0.353ns (4.878%)  route 6.883ns (95.122%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 11.165 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.175ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.648     8.475    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.165    11.165    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.018    11.183    
                         clock uncertainty           -0.035    11.147    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.753    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.353ns (4.882%)  route 6.877ns (95.118%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 11.165 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.175ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.642     8.469    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.165    11.165    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.018    11.183    
                         clock uncertainty           -0.035    11.147    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.753    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 0.353ns (4.854%)  route 6.919ns (95.146%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 11.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.175ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.684     8.512    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.157    11.157    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.230    
                         clock uncertainty           -0.035    11.195    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.801    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.353ns (4.858%)  route 6.913ns (95.142%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 11.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.175ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.678     8.506    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.157    11.157    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.230    
                         clock uncertainty           -0.035    11.195    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.801    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 0.353ns (4.897%)  route 6.855ns (95.103%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 11.125 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.175ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.620     8.447    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.125    11.125    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.198    
                         clock uncertainty           -0.035    11.163    
    RAMB36_X0Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.769    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.353ns (4.908%)  route 6.839ns (95.092%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 11.125 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.175ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763     3.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224     4.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     4.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869     7.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379     7.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.604     8.431    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.125    11.125    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.198    
                         clock uncertainty           -0.035    11.163    
    RAMB36_X0Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.769    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  2.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.058ns (13.531%)  route 0.371ns (86.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.067ns (routing 0.175ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.193ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.067     1.067    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y83         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.125 r  pixel_processor/debayer_filter/output_o_reg[30]/Q
                         net (fo=2, routed)           0.371     1.496    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.539     1.539    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.018     1.521    
    RAMB36_X0Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.028     1.493    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.057ns (23.925%)  route 0.181ns (76.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.059ns (routing 0.175ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059     1.059    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X10Y97         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.116 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[16]/Q
                         net (fo=4, routed)           0.181     1.297    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.058ns (27.428%)  route 0.153ns (72.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.061ns (routing 0.175ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.193ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.061     1.061    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y84         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.119 r  pixel_processor/debayer_filter/output_o_reg[36]/Q
                         net (fo=2, routed)           0.153     1.272    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.367     1.367    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.293    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.028     1.265    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/last_bytes_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/lane_aligner/last_bytes_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.060ns (28.846%)  route 0.148ns (71.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.072ns (routing 0.175ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.193ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.072     1.072    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X13Y102        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.132 r  mipi_subsystem/lane_aligner/last_bytes_reg[0][10]/Q
                         net (fo=2, routed)           0.148     1.280    mipi_subsystem/lane_aligner/last_bytes_reg[0][10]
    SLICE_X14Y100        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.283     1.283    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X14Y100        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][10]/C
                         clock pessimism             -0.071     1.212    
    SLICE_X14Y100        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.272    mipi_subsystem/lane_aligner/last_bytes_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][33]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.057ns (24.930%)  route 0.172ns (75.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.057ns (routing 0.175ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.193ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.057     1.057    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X10Y80         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.114 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][33]/Q
                         net (fo=7, routed)           0.172     1.286    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][33]
    SLICE_X14Y80         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.286     1.286    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X14Y80         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]/C
                         clock pessimism             -0.071     1.215    
    SLICE_X14Y80         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.277    pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_valid_o_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.821%)  route 0.095ns (40.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.060ns (routing 0.175ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.193ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.060     1.060    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.120 r  pixel_processor/debayer_filter/output_valid_o_reg/Q
                         net (fo=8, routed)           0.071     1.191    pixel_processor/output_reformatter/output_valid_o
    SLICE_X0Y93          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     1.272 r  pixel_processor/output_reformatter/write_address[3]_i_1/O
                         net (fo=1, routed)           0.024     1.296    pixel_processor/output_reformatter/p_0_in__0[3]
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.294     1.294    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[3]/C
                         clock pessimism             -0.071     1.223    
    SLICE_X0Y93          FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.283    pixel_processor/output_reformatter/write_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.057ns (33.589%)  route 0.113ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.057ns (routing 0.175ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.193ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.057     1.057    mipi_subsystem/gen_byte_aligner[2].byte_aligner/byte_o_reg[7]_0
    SLICE_X9Y109         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.114 r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[5]/Q
                         net (fo=9, routed)           0.113     1.227    mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg_n_0_[5]
    SLICE_X8Y110         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.222     1.222    mipi_subsystem/gen_byte_aligner[2].byte_aligner/byte_o_reg[7]_0
    SLICE_X8Y110         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]/C
                         clock pessimism             -0.071     1.151    
    SLICE_X8Y110         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.213    mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.058ns (26.491%)  route 0.161ns (73.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.061ns (routing 0.175ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.193ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.061     1.061    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y84         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.119 r  pixel_processor/debayer_filter/output_o_reg[39]/Q
                         net (fo=2, routed)           0.161     1.280    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.367     1.367    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.293    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.028     1.265    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.058ns (23.395%)  route 0.190ns (76.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.060ns (routing 0.175ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.060     1.060    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.118 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[9]/Q
                         net (fo=4, routed)           0.190     1.308    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.059ns (23.848%)  route 0.188ns (76.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.061ns (routing 0.175ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.061     1.061    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X13Y94         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.120 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[24]/Q
                         net (fo=4, routed)           0.188     1.308    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[14])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_byte_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.667ns,  Total Violation       -5.001ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 0.654ns (10.331%)  route 5.673ns (89.669%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 7.806 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.850ns (routing 0.852ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 f  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 f  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.047     6.553    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.589 r  reset_n_x_inferred_i_1/O
                         net (fo=8, routed)           0.737     7.326    signal_debug/inst/PROBE_IN_INST/D[0]
    SLICE_X61Y104        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.850     7.806    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y104        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     7.806    
                         clock uncertainty           -0.035     7.771    
    SLICE_X61Y104        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.796    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 video_src_sel
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 0.532ns (11.032%)  route 4.289ns (88.968%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 7.807 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.851ns (routing 0.852ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    G14                                               0.000     1.000 r  video_src_sel (IN)
                         net (fo=0)                   0.000     1.000    video_src_sel_IBUF_inst/I
    G14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.532     1.532 r  video_src_sel_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.532    video_src_sel_IBUF_inst/OUT
    G14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.532 r  video_src_sel_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.289     5.821    signal_debug/inst/PROBE_IN_INST/D[6]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.851     7.807    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
                         clock pessimism              0.000     7.807    
                         clock uncertainty           -0.035     7.772    
    SLICE_X61Y106        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     7.797    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.628ns (34.190%)  route 1.209ns (65.810%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 7.820 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.852ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.429     3.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.255     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X68Y106        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.112     4.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
                         net (fo=1, routed)           0.212     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
    SLICE_X68Y107        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     5.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.049     5.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_13
    SLICE_X68Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.863     7.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.328     8.148    
                         clock uncertainty           -0.035     8.112    
    SLICE_X68Y107        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.632ns (34.675%)  route 1.191ns (65.325%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 7.834 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.852ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.429     3.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.250     4.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     4.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.198     4.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X69Y108        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.049     5.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.877     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.328     8.162    
                         clock uncertainty           -0.035     8.127    
    SLICE_X69Y108        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.574ns (32.417%)  route 1.197ns (67.583%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 7.834 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.852ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.429     3.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.280     4.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.069     4.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.173     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X69Y108        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.050     5.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.877     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.328     8.162    
                         clock uncertainty           -0.035     8.127    
    SLICE_X69Y108        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.665ns (37.511%)  route 1.108ns (62.489%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.429     3.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.255     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X68Y106        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     4.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
                         net (fo=1, routed)           0.109     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
    SLICE_X69Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.051     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.328     8.167    
                         clock uncertainty           -0.035     8.132    
    SLICE_X69Y106        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.616ns (36.179%)  route 1.087ns (63.821%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 7.837 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.852ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.429     3.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.250     4.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     4.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.094     4.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X69Y106        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     4.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.049     4.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.881     7.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.328     8.165    
                         clock uncertainty           -0.035     8.130    
    SLICE_X69Y106        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.567ns (33.747%)  route 1.113ns (66.253%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 7.836 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.852ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.429     3.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.222     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.101     4.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.147     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X69Y108        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.051     4.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.879     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.328     8.164    
                         clock uncertainty           -0.035     8.129    
    SLICE_X69Y108        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.506ns (31.700%)  route 1.090ns (68.300%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 7.837 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.852ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.429     3.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.219     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y106        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.178     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.881     7.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.328     8.165    
                         clock uncertainty           -0.035     8.130    
    SLICE_X70Y106        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     8.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.506ns (32.432%)  route 1.054ns (67.568%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.429     3.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.219     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y106        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.142     4.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.328     8.167    
                         clock uncertainty           -0.035     8.132    
    SLICE_X70Y106        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  3.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.082ns (45.126%)  route 0.100ns (54.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      1.846ns (routing 0.852ns, distribution 0.994ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.936ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.846     2.802    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X60Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.862 f  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/Q
                         net (fo=3, routed)           0.071     2.933    signal_debug/inst/PROBE_IN_INST/data_int_sync2[2]
    SLICE_X61Y105        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     2.955 r  signal_debug/inst/PROBE_IN_INST/up_activity[2]_i_1/O
                         net (fo=1, routed)           0.029     2.984    signal_debug/inst/PROBE_IN_INST/up_activity116_out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.083     3.222    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]/C
                         clock pessimism             -0.328     2.893    
    SLICE_X61Y105        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.953    signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.489%)  route 0.081ns (57.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.852ns (routing 0.852ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.094ns (routing 0.936ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.852     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X65Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.081     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.094     3.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.380     2.853    
    SLICE_X65Y109        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.054ns (39.794%)  route 0.082ns (60.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.147ns (routing 0.513ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.573ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.147     1.730    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X60Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.770 r  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/Q
                         net (fo=3, routed)           0.056     1.826    signal_debug/inst/PROBE_IN_INST/data_int_sync2[2]
    SLICE_X61Y105        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     1.840 r  signal_debug/inst/PROBE_IN_INST/dn_activity[2]_i_1/O
                         net (fo=1, routed)           0.026     1.866    signal_debug/inst/PROBE_IN_INST/dn_activity13_out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.300     2.059    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]/C
                         clock pessimism             -0.276     1.783    
    SLICE_X61Y105        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.829    signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.227%)  route 0.074ns (55.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      1.881ns (routing 0.852ns, distribution 1.029ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.936ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.881     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/Q
                         net (fo=2, routed)           0.074     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[2]
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.112     3.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                         clock pessimism             -0.379     2.871    
    SLICE_X69Y104        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 signal_debug/inst/DECODER_INST/probe_out_modified_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/DECODER_INST/Bus_data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.062ns (45.255%)  route 0.075ns (54.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.146ns (routing 0.513ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.573ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.146     1.729    signal_debug/inst/DECODER_INST/out
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/DECODER_INST/probe_out_modified_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.769 r  signal_debug/inst/DECODER_INST/probe_out_modified_reg[12]/Q
                         net (fo=1, routed)           0.049     1.818    signal_debug/inst/DECODER_INST/probe_out_modified[12]
    SLICE_X61Y103        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.840 r  signal_debug/inst/DECODER_INST/Bus_data_out[12]_i_1/O
                         net (fo=1, routed)           0.026     1.866    signal_debug/inst/DECODER_INST/Bus_data_out[12]_i_1_n_0
    SLICE_X61Y103        FDRE                                         r  signal_debug/inst/DECODER_INST/Bus_data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.299     2.058    signal_debug/inst/DECODER_INST/out
    SLICE_X61Y103        FDRE                                         r  signal_debug/inst/DECODER_INST/Bus_data_out_reg[12]/C
                         clock pessimism             -0.276     1.782    
    SLICE_X61Y103        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.828    signal_debug/inst/DECODER_INST/Bus_data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.917%)  route 0.087ns (69.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.169ns (routing 0.513ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.573ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.169     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/Q
                         net (fo=3, routed)           0.087     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]_0[2]
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.310     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                         clock pessimism             -0.276     1.793    
    SLICE_X72Y106        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.060ns (25.751%)  route 0.173ns (74.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      1.861ns (routing 0.852ns, distribution 1.009ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.936ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.861     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X63Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.173     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.123     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.328     2.933    
    SLICE_X66Y106        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.516%)  route 0.033ns (35.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.164ns (routing 0.513ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.573ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.164     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X67Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]/Q
                         net (fo=2, routed)           0.025     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]
    SLICE_X67Y110        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     1.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i_1/O
                         net (fo=1, routed)           0.008     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i_1_n_0
    SLICE_X67Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.315     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X67Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                         clock pessimism             -0.321     1.753    
    SLICE_X67Y110        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 signal_debug/inst/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.160ns (routing 0.513ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.573ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.160     1.743    signal_debug/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X62Y104        FDRE                                         r  signal_debug/inst/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.781 r  signal_debug/inst/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.028     1.809    signal_debug/inst/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X62Y104        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.021     1.830 r  signal_debug/inst/U_XSDB_SLAVE/sl_oport_o[13]_INST_0/O
                         net (fo=1, routed)           0.007     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/rd_din_mux[12]
    SLICE_X62Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.313     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                         clock pessimism             -0.322     1.749    
    SLICE_X62Y104        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 signal_debug/inst/bus_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/DECODER_INST/committ_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.469%)  route 0.070ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.143ns (routing 0.513ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.573ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.143     1.726    signal_debug/inst/bus_clk
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/bus_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.766 r  signal_debug/inst/bus_data_int_reg[0]/Q
                         net (fo=3, routed)           0.070     1.836    signal_debug/inst/DECODER_INST/Q[0]
    SLICE_X60Y102        FDRE                                         r  signal_debug/inst/DECODER_INST/committ_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.295     2.054    signal_debug/inst/DECODER_INST/out
    SLICE_X60Y102        FDRE                                         r  signal_debug/inst/DECODER_INST/committ_int_reg/C
                         clock pessimism             -0.306     1.748    
    SLICE_X60Y102        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.794    signal_debug/inst/DECODER_INST/committ_int_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.000       3.710      BUFGCE_X0Y76            BUFG_inst/I
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.889ns  (required time - arrival time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 5.804ns (91.050%)  route 0.571ns (8.950%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.523ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.420     5.658    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.737 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.571     6.308    hdmi_controller/hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.725    12.033 r  hdmi_controller/hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.033    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                 26.889    

Slack (MET) :             26.918ns  (required time - arrival time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 5.802ns (91.265%)  route 0.555ns (8.735%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.647ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 1.523ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.409     5.647    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y4          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.726 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.555     6.282    hdmi_controller/hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.723    12.005 r  hdmi_controller/hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.005    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 26.918    

Slack (MET) :             28.730ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_vs_o
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 2.720ns (59.985%)  route 1.815ns (40.014%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.419     5.658    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.739 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          1.027     6.765    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X30Y63         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     6.864 r  hdmi_controller/video_mux/video_vs_INST_0/O
                         net (fo=1, routed)           0.788     7.652    hdmi_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540    10.192 r  hdmi_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.192    hdmi_vs_o
    Y15                                                               r  hdmi_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                 28.730    

Slack (MET) :             28.748ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[10]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 2.685ns (59.432%)  route 1.833ns (40.568%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.419     5.658    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.739 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          1.167     6.905    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X41Y28         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.955 r  hdmi_controller/video_mux/video_data[10]_INST_0/O
                         net (fo=1, routed)           0.666     7.621    hdmi_data_o_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.554    10.175 r  hdmi_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.175    hdmi_data_o[10]
    AC14                                                              r  hdmi_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                 28.748    

Slack (MET) :             28.820ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[9]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 2.796ns (62.890%)  route 1.650ns (37.110%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.419     5.658    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.739 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          1.138     6.876    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X41Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     7.026 r  hdmi_controller/video_mux/video_data[9]_INST_0/O
                         net (fo=1, routed)           0.512     7.538    hdmi_data_o_OBUF[9]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.565    10.103 r  hdmi_data_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.103    hdmi_data_o[9]
    AD13                                                              r  hdmi_data_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                 28.820    

Slack (MET) :             28.965ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_de_o
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 2.770ns (64.426%)  route 1.530ns (35.574%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.419     5.658    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.739 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          1.037     6.775    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y31         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.923 r  hdmi_controller/video_mux/video_de_INST_0_comp/O
                         net (fo=1, routed)           0.493     7.416    hdmi_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541     9.957 r  hdmi_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.957    hdmi_de_o
    AA15                                                              r  hdmi_de_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 28.965    

Slack (MET) :             28.990ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[5]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.708ns (63.343%)  route 1.567ns (36.657%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.419     5.658    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.739 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          0.552     6.291    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X26Y94         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.342 r  hdmi_controller/video_mux/video_data[5]_INST_0/O
                         net (fo=1, routed)           1.015     7.357    hdmi_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.576     9.933 r  hdmi_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.933    hdmi_data_o[5]
    W9                                                                r  hdmi_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 28.990    

Slack (MET) :             29.018ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[8]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.793ns (65.752%)  route 1.455ns (34.248%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.419     5.658    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.739 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          0.548     6.286    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y75         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.434 r  hdmi_controller/video_mux/video_data[8]_INST_0/O
                         net (fo=1, routed)           0.907     7.341    hdmi_data_o_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.564     9.905 r  hdmi_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.905    hdmi_data_o[8]
    AD14                                                              r  hdmi_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                 29.018    

Slack (MET) :             29.040ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[16]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 2.704ns (64.008%)  route 1.521ns (35.992%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.419     5.658    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.739 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          0.874     6.612    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y64         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     6.663 r  hdmi_controller/video_mux/video_data[16]_INST_0/O
                         net (fo=1, routed)           0.647     7.310    hdmi_data_o_OBUF[16]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.572     9.882 r  hdmi_data_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.882    hdmi_data_o[16]
    AC12                                                              r  hdmi_data_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 29.040    

Slack (MET) :             29.065ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[12]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.786ns (66.329%)  route 1.414ns (33.671%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.419     5.658    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.739 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          0.820     6.559    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y57         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     6.704 r  hdmi_controller/video_mux/video_data[12]_INST_0/O
                         net (fo=1, routed)           0.594     7.298    hdmi_data_o_OBUF[12]
    AB12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.560     9.858 r  hdmi_data_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.858    hdmi_data_o[12]
    AB12                                                              r  hdmi_data_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.624%)  route 0.048ns (47.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.926ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.032     3.433    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[2]
    SLICE_X41Y6          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     3.447 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[1]_i_1/O
                         net (fo=1, routed)           0.016     3.463    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_4
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.487     3.332    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism              0.053     3.385    
    SLICE_X41Y6          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.431    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.054ns (52.573%)  route 0.049ns (47.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.926ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.402 f  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.032     3.433    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[2]
    SLICE_X41Y6          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     3.448 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[0]_i_1/O
                         net (fo=1, routed)           0.017     3.465    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_5
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.487     3.332    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism              0.053     3.385    
    SLICE_X41Y6          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.431    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (49.944%)  route 0.094ns (50.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.645ns
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      2.140ns (routing 1.385ns, distribution 0.755ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.523ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.563    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.587 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.140     5.726    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y8          FDCE                                         r  hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     5.785 f  hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.072     5.858    hdmi_controller/i2c_config/i2c_master_top_m0/i2c_write_req_reg[1]
    SLICE_X40Y8          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     5.893 r  hdmi_controller/i2c_config/i2c_master_top_m0/i2c_master_top_LUT6_3/O
                         net (fo=1, routed)           0.022     5.915    hdmi_controller/i2c_config/i2c_master_top_m0_n_5
    SLICE_X40Y8          FDRE                                         r  hdmi_controller/i2c_config/i2c_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.407     5.645    hdmi_controller/i2c_config/clk_27m
    SLICE_X40Y8          FDRE                                         r  hdmi_controller/i2c_config/i2c_write_req_reg/C
                         clock pessimism              0.175     5.820    
    SLICE_X40Y8          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.880    hdmi_controller/i2c_config/i2c_write_req_reg
  -------------------------------------------------------------------
                         required time                         -5.880    
                         arrival time                           5.915    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.111ns (53.623%)  route 0.096ns (46.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.651ns
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      2.142ns (routing 1.385ns, distribution 0.757ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.523ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.563    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.587 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.142     5.728    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     5.786 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/Q
                         net (fo=1, routed)           0.087     5.873    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg_n_0
    SLICE_X41Y5          LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.053     5.926 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_i_1/O
                         net (fo=1, routed)           0.009     5.935    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_i_1_n_0
    SLICE_X41Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.413     5.651    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.175     5.826    
    SLICE_X41Y5          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     5.888    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                         -5.888    
                         arrival time                           5.935    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/lut_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.096ns (43.719%)  route 0.124ns (56.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.661ns
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      2.138ns (routing 1.385ns, distribution 0.753ns)
  Clock Net Delay (Destination): 2.423ns (routing 1.523ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.563    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.587 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138     5.724    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y8          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.785 f  hdmi_controller/i2c_config/lut_index_reg[0]/Q
                         net (fo=17, routed)          0.100     5.885    hdmi_controller/i2c_config/i2c_master_top_m0/Q[0]
    SLICE_X40Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.920 r  hdmi_controller/i2c_config/i2c_master_top_m0/i2c_master_top_LUT6_14/O
                         net (fo=1, routed)           0.024     5.944    hdmi_controller/i2c_config/i2c_master_top_m0/txr_0[6]
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.423     5.661    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]/C
                         clock pessimism              0.175     5.837    
    SLICE_X40Y9          FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     5.897    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.897    
                         arrival time                           5.944    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.121%)  route 0.046ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Net Delay (Source):      1.303ns (routing 0.829ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.926ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.303     3.349    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.388 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/Q
                         net (fo=7, routed)           0.029     3.417    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[5]
    SLICE_X43Y3          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     3.432 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=1, routed)           0.017     3.449    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.470     3.315    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                         clock pessimism              0.040     3.355    
    SLICE_X43Y3          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.401    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.094ns (47.449%)  route 0.104ns (52.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.643ns
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      2.142ns (routing 1.385ns, distribution 0.757ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.523ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.563    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.587 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.142     5.728    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.787 f  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=12, routed)          0.068     5.855    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[1]
    SLICE_X42Y7          LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     5.890 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_1__0/O
                         net (fo=1, routed)           0.036     5.926    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack1_out
    SLICE_X42Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.404     5.643    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X42Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_reg/C
                         clock pessimism              0.175     5.818    
    SLICE_X42Y7          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     5.878    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                         -5.878    
                         arrival time                           5.926    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Net Delay (Source):      1.319ns (routing 0.829ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.926ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.319     3.365    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y9          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.404 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[4]/Q
                         net (fo=1, routed)           0.024     3.428    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr[4]
    SLICE_X41Y9          LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     3.450 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/i2c_master_byte_LUT4_4/O
                         net (fo=1, routed)           0.016     3.466    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.488     3.332    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y9          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                         clock pessimism              0.039     3.371    
    SLICE_X41Y9          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     3.417    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.061ns (58.687%)  route 0.043ns (41.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Net Delay (Source):      1.303ns (routing 0.829ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.926ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.303     3.349    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.388 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/Q
                         net (fo=5, routed)           0.027     3.415    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[1]
    SLICE_X43Y3          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     3.437 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1/O
                         net (fo=1, routed)           0.016     3.453    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.466     3.311    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.047     3.358    
    SLICE_X43Y3          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.404    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (51.133%)  route 0.050ns (48.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.038ns
  Clock Net Delay (Source):      1.317ns (routing 0.829ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.926ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.317     3.363    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y4          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.401 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=6, routed)           0.029     3.430    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X42Y4          LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     3.444 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.021     3.465    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.486     3.331    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y4          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                         clock pessimism              0.038     3.369    
    SLICE_X42Y4          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.415    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y95  sys_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         37.037      35.966     MMCM_X0Y3     sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y9   hdmi_controller/i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :           29  Failing Endpoints,  Worst Slack       -4.468ns,  Total Violation     -115.486ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.468ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_de_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 2.894ns (65.795%)  route 1.505ns (34.205%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 1.210ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.097     5.342    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y73         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.420 r  pixel_processor/video_timing_ctrl/v_pos_reg[1]/Q
                         net (fo=8, routed)           0.101     5.520    pixel_processor/video_timing_ctrl/v_pos[1]
    SLICE_X17Y73         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.619 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT3_1/O
                         net (fo=1, routed)           0.135     5.754    pixel_processor/video_timing_ctrl/video_timing_ct_net_1
    SLICE_X18Y71         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     5.842 f  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6/O
                         net (fo=1, routed)           0.776     6.618    hdmi_controller/video_mux/video_timing_ct_net_4_alias
    SLICE_X42Y31         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     6.706 r  hdmi_controller/video_mux/video_de_INST_0_comp/O
                         net (fo=1, routed)           0.493     7.199    hdmi_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541     9.740 r  hdmi_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.740    hdmi_de_o
    AA15                                                              r  hdmi_de_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                 -4.468    

Slack (VIOLATED) :        -4.453ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/h_pos_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_hs_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 2.761ns (63.164%)  route 1.610ns (36.836%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 1.210ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.109     5.354    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.430 f  pixel_processor/video_timing_ctrl/h_pos_reg[11]/Q
                         net (fo=3, routed)           0.104     5.534    pixel_processor/video_timing_ctrl/h_pos_reg_n_0_[11]
    SLICE_X13Y72         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     5.569 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT2/O
                         net (fo=2, routed)           0.098     5.667    pixel_processor/video_timing_ctrl/video_timing_ct_net_3
    SLICE_X13Y70         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     5.702 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6_3/O
                         net (fo=1, routed)           0.915     6.617    pixel_processor/video_timing_ctrl/video_timing_ct_net_6
    SLICE_X41Y33         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     6.653 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5/O
                         net (fo=1, routed)           0.087     6.740    hdmi_controller/video_mux/cam_video_hsync_in
    SLICE_X42Y33         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     6.777 r  hdmi_controller/video_mux/video_hs_INST_0/O
                         net (fo=1, routed)           0.406     7.183    hdmi_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.542     9.725 r  hdmi_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.725    hdmi_hs_o
    AB15                                                              r  hdmi_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                 -4.453    

Slack (VIOLATED) :        -4.412ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_vs_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.824ns (64.946%)  route 1.524ns (35.054%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 1.210ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.091     5.336    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.415 f  pixel_processor/video_timing_ctrl/v_pos_reg[6]/Q
                         net (fo=7, routed)           0.100     5.515    pixel_processor/video_timing_ctrl/v_pos[6]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     5.613 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT2_1/O
                         net (fo=2, routed)           0.139     5.752    pixel_processor/video_timing_ctrl/video_timing_ct_net_2
    SLICE_X18Y72         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     5.788 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5_1/O
                         net (fo=1, routed)           0.084     5.872    pixel_processor/video_timing_ctrl/video_timing_ct_net_7
    SLICE_X17Y72         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     5.907 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5_2/O
                         net (fo=1, routed)           0.413     6.320    hdmi_controller/video_mux/cam_video_vsync_in
    SLICE_X30Y63         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.356 r  hdmi_controller/video_mux/video_vs_INST_0/O
                         net (fo=1, routed)           0.788     7.144    hdmi_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540     9.684 r  hdmi_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.684    hdmi_vs_o
    Y15                                                               r  hdmi_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -4.412    

Slack (VIOLATED) :        -4.364ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[10]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 2.668ns (61.784%)  route 1.650ns (38.216%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.398 r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=8, routed)           0.984     6.382    hdmi_controller/video_mux/rgb_g_reg[0]
    SLICE_X41Y28         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     6.417 r  hdmi_controller/video_mux/video_data[10]_INST_0/O
                         net (fo=1, routed)           0.666     7.083    hdmi_data_o_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.554     9.636 r  hdmi_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.636    hdmi_data_o[10]
    AC14                                                              r  hdmi_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                 -4.364    

Slack (VIOLATED) :        -4.346ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[5]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 2.693ns (62.644%)  route 1.606ns (37.356%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.400 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, routed)           0.591     5.991    hdmi_controller/video_mux/rgb_b_reg[0]
    SLICE_X26Y94         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.027 r  hdmi_controller/video_mux/video_data[5]_INST_0/O
                         net (fo=1, routed)           1.015     7.042    hdmi_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.576     9.618 r  hdmi_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.618    hdmi_data_o[5]
    W9                                                                r  hdmi_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 -4.346    

Slack (VIOLATED) :        -4.314ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/output_o_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[11]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.686ns (63.201%)  route 1.564ns (36.799%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 1.210ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.092     5.337    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X8Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.416 r  pixel_processor/output_reformatter/output_o_reg[11]/Q
                         net (fo=1, routed)           0.740     6.156    hdmi_controller/video_mux/cam_video_data_in[11]
    SLICE_X42Y74         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     6.208 r  hdmi_controller/video_mux/video_data[11]_INST_0/O
                         net (fo=1, routed)           0.824     7.032    hdmi_data_o_OBUF[11]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.555     9.587 r  hdmi_data_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.587    hdmi_data_o[11]
    AC13                                                              r  hdmi_data_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                 -4.314    

Slack (VIOLATED) :        -4.306ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[8]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 2.694ns (63.236%)  route 1.566ns (36.764%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.398 r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=8, routed)           0.659     6.057    hdmi_controller/video_mux/rgb_g_reg[0]
    SLICE_X42Y75         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.108 r  hdmi_controller/video_mux/video_data[8]_INST_0/O
                         net (fo=1, routed)           0.907     7.015    hdmi_data_o_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.564     9.578 r  hdmi_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.578    hdmi_data_o[8]
    AD14                                                              r  hdmi_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                 -4.306    

Slack (VIOLATED) :        -4.273ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[7]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 2.760ns (65.313%)  route 1.466ns (34.687%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.400 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, routed)           0.695     6.095    hdmi_controller/video_mux/rgb_b_reg[0]
    SLICE_X42Y78         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     6.194 r  hdmi_controller/video_mux/video_data[7]_INST_0/O
                         net (fo=1, routed)           0.771     6.965    hdmi_data_o_OBUF[7]
    W8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.580     9.545 r  hdmi_data_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.545    hdmi_data_o[7]
    W8                                                                r  hdmi_data_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                 -4.273    

Slack (VIOLATED) :        -4.228ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[6]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 2.795ns (66.841%)  route 1.387ns (33.159%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.400 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, routed)           0.850     6.249    hdmi_controller/video_mux/rgb_b_reg[0]
    SLICE_X42Y102        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     6.384 r  hdmi_controller/video_mux/video_data[6]_INST_0/O
                         net (fo=1, routed)           0.537     6.921    hdmi_data_o_OBUF[6]
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.579     9.500 r  hdmi_data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.500    hdmi_data_o[6]
    Y8                                                                r  hdmi_data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                 -4.228    

Slack (VIOLATED) :        -4.225ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/output_o_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[16]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 2.775ns (66.501%)  route 1.398ns (33.499%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.210ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.080     5.325    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X8Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.406 r  pixel_processor/output_reformatter/output_o_reg[16]/Q
                         net (fo=1, routed)           0.751     6.157    hdmi_controller/video_mux/cam_video_data_in[16]
    SLICE_X42Y64         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.279 r  hdmi_controller/video_mux/video_data[16]_INST_0/O
                         net (fo=1, routed)           0.647     6.926    hdmi_data_o_OBUF[16]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.572     9.498 r  hdmi_data_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.498    hdmi_data_o[16]
    AC12                                                              r  hdmi_data_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                 -4.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.237%)  route 0.033ns (35.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      1.149ns (routing 0.666ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.149     3.198    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.237 r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/Q
                         net (fo=5, routed)           0.026     3.263    hdmi_controller/color_bar_gen/v_cnt[10]
    SLICE_X14Y70         LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     3.283 r  hdmi_controller/color_bar_gen/v_cnt[11]_i_1/O
                         net (fo=1, routed)           0.007     3.290    hdmi_controller/color_bar_gen/v_cnt[11]_i_1_n_0
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[11]/C
                         clock pessimism              0.055     3.204    
    SLICE_X14Y70         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     3.251    hdmi_controller/color_bar_gen/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.807%)  route 0.036ns (37.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      1.157ns (routing 0.666ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.746ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.157     3.206    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.245 r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.029     3.274    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[6]
    SLICE_X13Y71         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.021     3.295 r  hdmi_controller/color_bar_gen/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.007     3.302    hdmi_controller/color_bar_gen/h_cnt[7]
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.310     3.158    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[7]/C
                         clock pessimism              0.054     3.212    
    SLICE_X13Y71         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.259    hdmi_controller/color_bar_gen/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.080ns (38.429%)  route 0.128ns (61.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.849ns (routing 1.098ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.210ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.849     5.440    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y69         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.498 r  hdmi_controller/color_bar_gen/h_cnt_reg[4]/Q
                         net (fo=15, routed)          0.105     5.603    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[4]
    SLICE_X13Y71         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     5.625 r  hdmi_controller/color_bar_gen/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.023     5.648    hdmi_controller/color_bar_gen/h_cnt[8]
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.104     5.349    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[8]/C
                         clock pessimism              0.195     5.543    
    SLICE_X13Y71         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     5.603    hdmi_controller/color_bar_gen/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.603    
                         arrival time                           5.648    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.255%)  route 0.046ns (45.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Net Delay (Source):      1.160ns (routing 0.666ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.746ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.160     3.209    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y72         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.248 r  pixel_processor/video_timing_ctrl/v_pos_reg[9]/Q
                         net (fo=5, routed)           0.029     3.277    pixel_processor/video_timing_ctrl/v_pos[9]
    SLICE_X17Y72         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     3.292 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5_10/O
                         net (fo=1, routed)           0.017     3.309    pixel_processor/video_timing_ctrl/v_pos[9]_i_1_n_0
    SLICE_X17Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.315     3.163    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[9]/C
                         clock pessimism              0.052     3.215    
    SLICE_X17Y72         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.261    pixel_processor/video_timing_ctrl/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.279%)  route 0.048ns (47.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      1.149ns (routing 0.666ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.149     3.198    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.237 r  hdmi_controller/color_bar_gen/v_cnt_reg[9]/Q
                         net (fo=6, routed)           0.031     3.268    hdmi_controller/color_bar_gen/v_cnt[9]
    SLICE_X14Y70         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     3.282 r  hdmi_controller/color_bar_gen/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.017     3.299    hdmi_controller/color_bar_gen/v_cnt[9]_i_1_n_0
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[9]/C
                         clock pessimism              0.055     3.204    
    SLICE_X14Y70         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.250    hdmi_controller/color_bar_gen/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.728%)  route 0.049ns (48.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      1.157ns (routing 0.666ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.746ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.157     3.206    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.245 r  hdmi_controller/color_bar_gen/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.032     3.278    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[10]
    SLICE_X13Y71         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     3.292 r  hdmi_controller/color_bar_gen/h_cnt[11]_i_1/O
                         net (fo=1, routed)           0.017     3.309    hdmi_controller/color_bar_gen/h_cnt[11]
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.310     3.158    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[11]/C
                         clock pessimism              0.054     3.212    
    SLICE_X13Y71         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.258    hdmi_controller/color_bar_gen/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.790%)  route 0.042ns (40.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      1.150ns (routing 0.666ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.746ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.150     3.199    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.238 r  hdmi_controller/color_bar_gen/v_cnt_reg[12]/Q
                         net (fo=5, routed)           0.027     3.265    hdmi_controller/color_bar_gen/v_cnt[12]
    SLICE_X13Y70         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     3.288 r  hdmi_controller/color_bar_gen/v_cnt[15]_i_2/O
                         net (fo=1, routed)           0.015     3.303    hdmi_controller/color_bar_gen/v_cnt[15]_i_2_n_0
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.301     3.150    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[15]/C
                         clock pessimism              0.055     3.205    
    SLICE_X13Y70         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.251    hdmi_controller/color_bar_gen/v_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.264%)  route 0.044ns (41.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      1.152ns (routing 0.666ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.746ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.152     3.201    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y71         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.240 r  hdmi_controller/color_bar_gen/v_cnt_reg[7]/Q
                         net (fo=4, routed)           0.028     3.268    hdmi_controller/color_bar_gen/v_cnt[7]
    SLICE_X14Y71         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     3.290 r  hdmi_controller/color_bar_gen/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.016     3.306    hdmi_controller/color_bar_gen/v_cnt[7]_i_1_n_0
    SLICE_X14Y71         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.304     3.153    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y71         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[7]/C
                         clock pessimism              0.054     3.207    
    SLICE_X14Y71         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.253    hdmi_controller/color_bar_gen/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.751%)  route 0.044ns (41.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      1.157ns (routing 0.666ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.746ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.157     3.206    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.245 r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.029     3.274    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[6]
    SLICE_X13Y71         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     3.297 r  hdmi_controller/color_bar_gen/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.015     3.312    hdmi_controller/color_bar_gen/h_cnt[6]
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.310     3.158    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
                         clock pessimism              0.054     3.212    
    SLICE_X13Y71         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.258    hdmi_controller/color_bar_gen/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.129%)  route 0.046ns (42.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.152ns (routing 0.666ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.746ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.152     3.201    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.240 r  hdmi_controller/color_bar_gen/v_cnt_reg[4]/Q
                         net (fo=9, routed)           0.030     3.270    hdmi_controller/color_bar_gen/v_cnt[4]
    SLICE_X14Y69         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     3.292 r  hdmi_controller/color_bar_gen/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     3.308    hdmi_controller/color_bar_gen/v_cnt[4]_i_1_n_0
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.305     3.154    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[4]/C
                         clock pessimism              0.053     3.207    
    SLICE_X14Y69         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.253    hdmi_controller/color_bar_gen/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y87     sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     BUFGCE_DIV/I        n/a            1.071         3.367       2.296      BUFGCE_DIV_X0Y1  pixel_processor/BUFGCE_DIV_PIXEL_CLK/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.367       2.296      MMCM_X0Y3        sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mutli_pixel_clk_x
  To Clock:  mutli_pixel_clk_x

Setup :            0  Failing Endpoints,  Worst Slack       10.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.597ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.079ns (3.124%)  route 2.450ns (96.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.725ns = ( 20.193 - 13.468 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.551ns (routing 0.562ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.512ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.551     6.651    pixel_processor/output_reformatter/CLK
    SLICE_X3Y104         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.730 r  pixel_processor/output_reformatter/read_address_reg[10]/Q
                         net (fo=31, routed)          2.450     9.179    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.457    20.193    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.065    20.127    
                         clock uncertainty           -0.060    20.067    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    19.777    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.777    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                 10.597    

Slack (MET) :             10.657ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.079ns (3.258%)  route 2.346ns (96.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 20.149 - 13.468 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.551ns (routing 0.562ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.512ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.551     6.651    pixel_processor/output_reformatter/CLK
    SLICE_X3Y104         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.730 r  pixel_processor/output_reformatter/read_address_reg[10]/Q
                         net (fo=31, routed)          2.346     9.076    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.413    20.149    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.065    20.083    
                         clock uncertainty           -0.060    20.023    
    RAMB36_X0Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    19.733    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                 10.657    

Slack (MET) :             10.728ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.079ns (2.904%)  route 2.641ns (97.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.047ns = ( 20.515 - 13.468 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.551ns (routing 0.562ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.512ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.551     6.651    pixel_processor/output_reformatter/CLK
    SLICE_X3Y104         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.730 r  pixel_processor/output_reformatter/read_address_reg[10]/Q
                         net (fo=31, routed)          2.641     9.371    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.779    20.515    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.065    20.449    
                         clock uncertainty           -0.060    20.389    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    20.099    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.099    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 10.728    

Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.079ns (3.425%)  route 2.227ns (96.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.685ns = ( 20.153 - 13.468 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.551ns (routing 0.562ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.512ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.551     6.651    pixel_processor/output_reformatter/CLK
    SLICE_X3Y104         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.730 r  pixel_processor/output_reformatter/read_address_reg[10]/Q
                         net (fo=31, routed)          2.227     8.957    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.417    20.153    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.065    20.087    
                         clock uncertainty           -0.060    20.027    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    19.737    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.794ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.079ns (3.097%)  route 2.472ns (96.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 20.499 - 13.468 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.551ns (routing 0.562ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.512ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.551     6.651    pixel_processor/output_reformatter/CLK
    SLICE_X3Y104         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.730 r  pixel_processor/output_reformatter/read_address_reg[11]/Q
                         net (fo=31, routed)          2.472     9.202    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.763    20.499    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.114    20.385    
                         clock uncertainty           -0.060    20.324    
    RAMB36_X0Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    19.995    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.995    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 10.794    

Slack (MET) :             10.851ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.173ns (7.337%)  route 2.185ns (92.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.901ns = ( 20.369 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.512ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 f  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.616     7.384    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X11Y73         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     7.481 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          1.569     9.050    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.633    20.369    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.066    20.303    
                         clock uncertainty           -0.060    20.243    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.901    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.901    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 10.851    

Slack (MET) :             10.868ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 1.112ns (56.996%)  route 0.839ns (43.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.661ns = ( 20.129 - 13.468 ) 
    Source Clock Delay      (SCD):    7.161ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.562ns, distribution 1.499ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.512ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.061     7.161    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.966     8.127 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=1, routed)           0.790     8.917    pixel_processor/output_reformatter/ram_odd_o[23]
    SLICE_X13Y78         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     9.063 r  pixel_processor/output_reformatter/pixel_reg_x[23]_i_1/O
                         net (fo=1, routed)           0.049     9.112    pixel_processor/output_reformatter/pixel_reg_1x[23]
    SLICE_X13Y78         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.393    20.129    pixel_processor/output_reformatter/CLK
    SLICE_X13Y78         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[23]/C
                         clock pessimism             -0.114    20.015    
                         clock uncertainty           -0.060    19.954    
    SLICE_X13Y78         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    19.979    pixel_processor/output_reformatter/pixel_reg_x_reg[23]
  -------------------------------------------------------------------
                         required time                         19.979    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                 10.868    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.173ns (6.953%)  route 2.315ns (93.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 20.528 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.512ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 f  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.616     7.384    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X11Y73         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     7.481 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          1.700     9.180    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.792    20.528    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.066    20.462    
                         clock uncertainty           -0.060    20.402    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    20.060    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.060    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.079ns (3.227%)  route 2.369ns (96.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.037ns = ( 20.505 - 13.468 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.551ns (routing 0.562ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.512ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.551     6.651    pixel_processor/output_reformatter/CLK
    SLICE_X3Y104         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.730 r  pixel_processor/output_reformatter/read_address_reg[11]/Q
                         net (fo=31, routed)          2.369     9.099    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.769    20.505    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.114    20.391    
                         clock uncertainty           -0.060    20.330    
    RAMB36_X0Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    20.001    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.001    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.908ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.173ns (7.545%)  route 2.120ns (92.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 20.361 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.512ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 f  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.616     7.384    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X11Y73         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     7.481 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          1.504     8.985    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.625    20.361    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.066    20.295    
                         clock uncertainty           -0.060    20.235    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.893    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.893    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 10.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.058ns (15.491%)  route 0.316ns (84.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.007ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.562ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.710 r  pixel_processor/output_reformatter/read_address_reg[3]/Q
                         net (fo=31, routed)          0.316     7.026    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.907     7.007    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.072    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.045     7.027    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.027    
                         arrival time                           7.026    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.058ns (12.325%)  route 0.413ns (87.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.045ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.118ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.562ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     6.710 r  pixel_processor/output_reformatter/read_address_reg[1]/Q
                         net (fo=31, routed)          0.413     7.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.945     7.045    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.118     7.163    
    RAMB18_X0Y53         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.045     7.118    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.118    
                         arrival time                           7.122    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.058ns (15.512%)  route 0.316ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.001ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.562ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.712 r  pixel_processor/output_reformatter/read_address_reg[8]/Q
                         net (fo=31, routed)          0.316     7.028    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.901     7.001    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.066    
    RAMB36_X1Y21         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.045     7.021    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.021    
                         arrival time                           7.028    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.059ns (10.638%)  route 0.496ns (89.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.180ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.562ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     6.713 r  pixel_processor/output_reformatter/read_address_reg[5]/Q
                         net (fo=31, routed)          0.496     7.208    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.080     7.180    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.245    
    RAMB36_X1Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.045     7.200    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.200    
                         arrival time                           7.208    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.863%)  route 0.504ns (78.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns
    Source Clock Delay      (SCD):    6.656ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.389ns (routing 0.512ns, distribution 0.877ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.562ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.389     6.656    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X7Y81          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.715 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.191     6.906    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/POR_B
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     6.988 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.313     7.301    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.067     7.167    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.114     7.281    
    RAMB18_X0Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.292    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.292    
                         arrival time                           7.301    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.058ns (10.173%)  route 0.512ns (89.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.187ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.562ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.710 r  pixel_processor/output_reformatter/read_address_reg[3]/Q
                         net (fo=31, routed)          0.512     7.222    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.087     7.187    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.252    
    RAMB36_X2Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.045     7.207    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.207    
                         arrival time                           7.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.058ns (9.648%)  route 0.543ns (90.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.562ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.710 r  pixel_processor/output_reformatter/read_address_reg[3]/Q
                         net (fo=31, routed)          0.543     7.253    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.067     7.167    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.114     7.281    
    RAMB18_X0Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.045     7.236    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.236    
                         arrival time                           7.253    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.059ns (10.631%)  route 0.496ns (89.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.562ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.713 r  pixel_processor/output_reformatter/read_address_reg[7]/Q
                         net (fo=31, routed)          0.496     7.209    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.070     7.170    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.235    
    RAMB36_X1Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.045     7.190    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.190    
                         arrival time                           7.209    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.058ns (9.977%)  route 0.523ns (90.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.196ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.096ns (routing 0.562ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.712 r  pixel_processor/output_reformatter/read_address_reg[8]/Q
                         net (fo=31, routed)          0.523     7.235    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.096     7.196    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.261    
    RAMB36_X2Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.045     7.216    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.216    
                         arrival time                           7.235    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.227%)  route 0.075ns (65.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.042ns
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      0.870ns (routing 0.315ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.348ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.870     3.946    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.985 r  pixel_processor/output_reformatter/read_address_reg[7]/Q
                         net (fo=31, routed)          0.075     4.060    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.041     2.890    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.051     4.042    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.008     4.034    
    RAMB36_X0Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.006     4.040    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.060    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mutli_pixel_clk_x
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { pixel_processor/BUFGCE_DIV_PIXEL_CLK/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X2Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y23  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X2Y15  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X2Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.574ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.451ns  (logic 0.076ns (16.851%)  route 0.375ns (83.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X61Y111        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.375     0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y111        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.443ns  (logic 0.080ns (18.059%)  route 0.363ns (81.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X66Y108        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.363     0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y108        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.439ns  (logic 0.078ns (17.768%)  route 0.361ns (82.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X66Y108        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.361     0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y108        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.388ns  (logic 0.076ns (19.588%)  route 0.312ns (80.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X61Y111        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.312     0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y112        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.369ns  (logic 0.077ns (20.867%)  route 0.292ns (79.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X66Y108        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.292     0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X66Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y108        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.303ns  (logic 0.076ns (25.083%)  route 0.227ns (74.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X61Y112        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.227     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y112        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y112        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.217     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X61Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y113        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.242ns  (logic 0.078ns (32.231%)  route 0.164ns (67.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X66Y108        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.164     0.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X66Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y108        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  4.783    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  dphy_byte_clk

Setup :           59  Failing Endpoints,  Worst Slack       -8.003ns,  Total Violation     -462.706ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.003ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.054ns  (logic 8.527ns (84.813%)  route 1.527ns (15.187%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 11.157 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.175ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.725    18.013    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y92          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    18.102 f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.702    18.804    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y22         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.157    11.157    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.157    
                         clock uncertainty           -0.035    11.121    
    RAMB36_X1Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.801    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                         -18.804    
  -------------------------------------------------------------------
                         slack                                 -8.003    

Slack (VIOLATED) :        -8.002ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.050ns  (logic 8.475ns (84.331%)  route 1.575ns (15.669%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 11.153 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.153ns (routing 0.175ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.726    18.014    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y92          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    18.051 f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.749    18.800    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y22         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.153    11.153    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.153    
                         clock uncertainty           -0.035    11.117    
    RAMB36_X1Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.797    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                 -8.002    

Slack (VIOLATED) :        -7.993ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.017ns  (logic 8.489ns (84.746%)  route 1.528ns (15.254%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 11.129 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.129ns (routing 0.175ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.856    18.144    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.195 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.572    18.767    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y18         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.129    11.129    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.129    
                         clock uncertainty           -0.035    11.094    
    RAMB36_X1Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.774    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -18.767    
  -------------------------------------------------------------------
                         slack                                 -7.993    

Slack (VIOLATED) :        -7.990ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.186ns  (logic 8.489ns (83.341%)  route 1.697ns (16.659%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 11.301 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.175ns, distribution 1.126ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.856    18.144    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.195 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.740    18.936    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.301    11.301    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.301    
                         clock uncertainty           -0.035    11.266    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.946    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                         -18.936    
  -------------------------------------------------------------------
                         slack                                 -7.990    

Slack (VIOLATED) :        -7.985ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.993ns  (logic 8.489ns (84.950%)  route 1.504ns (15.050%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 11.113 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.113ns (routing 0.175ns, distribution 0.938ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.856    18.144    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.195 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.548    18.743    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.113    11.113    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.113    
                         clock uncertainty           -0.035    11.078    
    RAMB36_X0Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.758    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                 -7.985    

Slack (VIOLATED) :        -7.984ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.185ns  (logic 8.473ns (83.189%)  route 1.712ns (16.811%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 11.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.307ns (routing 0.175ns, distribution 1.132ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.929    18.217    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.252 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=12, routed)          0.683    18.935    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y10         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.307    11.307    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.307    
                         clock uncertainty           -0.035    11.272    
    RAMB36_X1Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.952    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                         -18.935    
  -------------------------------------------------------------------
                         slack                                 -7.984    

Slack (VIOLATED) :        -7.983ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.014ns  (logic 8.489ns (84.773%)  route 1.525ns (15.227%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 11.136 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.136ns (routing 0.175ns, distribution 0.961ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.856    18.144    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.195 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.568    18.764    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y17         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.136    11.136    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.136    
                         clock uncertainty           -0.035    11.101    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.781    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                         -18.764    
  -------------------------------------------------------------------
                         slack                                 -7.983    

Slack (VIOLATED) :        -7.981ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.026ns  (logic 8.490ns (84.681%)  route 1.536ns (15.319%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 11.150 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.150ns (routing 0.175ns, distribution 0.975ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.800    18.088    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y89          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    18.140 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_1/O
                         net (fo=1, routed)           0.636    18.776    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_a_repN_1
    RAMB36_X1Y14         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.150    11.150    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.150    
                         clock uncertainty           -0.035    11.115    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.795    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -18.776    
  -------------------------------------------------------------------
                         slack                                 -7.981    

Slack (VIOLATED) :        -7.977ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.031ns  (logic 8.475ns (84.484%)  route 1.556ns (15.516%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 11.160 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.160ns (routing 0.175ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.766    18.054    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    18.091 f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.690    18.781    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y13         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.160    11.160    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.160    
                         clock uncertainty           -0.035    11.124    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.804    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                         -18.781    
  -------------------------------------------------------------------
                         slack                                 -7.977    

Slack (VIOLATED) :        -7.977ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.062ns  (logic 8.473ns (84.205%)  route 1.589ns (15.795%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 11.191 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.191ns (routing 0.175ns, distribution 1.016ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.929    18.217    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.252 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=12, routed)          0.561    18.812    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y9          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.191    11.191    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.191    
                         clock uncertainty           -0.035    11.156    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.836    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                         -18.812    
  -------------------------------------------------------------------
                         slack                                 -7.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.736ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 6.009ns (91.383%)  route 0.567ns (8.617%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.757ns (routing 0.122ns, distribution 0.635ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.466     6.540    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y92          LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     6.554 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.022     6.576    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X1Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.757     0.757    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X1Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.757    
                         clock uncertainty            0.035     0.792    
    SLICE_X1Y92          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.839    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           6.576    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.738ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 6.009ns (91.355%)  route 0.569ns (8.645%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.757ns (routing 0.122ns, distribution 0.635ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.466     6.540    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y92          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     6.554 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.024     6.578    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X1Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.757     0.757    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X1Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.757    
                         clock uncertainty            0.035     0.792    
    SLICE_X1Y92          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.839    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           6.578    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.750ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 6.009ns (91.285%)  route 0.574ns (8.715%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.751ns (routing 0.122ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.479     6.553    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y93          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.567 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.016     6.583    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y93          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.751     0.751    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y93          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.751    
                         clock uncertainty            0.035     0.786    
    SLICE_X0Y93          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.832    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           6.583    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.794ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 6.009ns (89.954%)  route 0.671ns (10.046%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.804ns (routing 0.122ns, distribution 0.682ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.576     6.650    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.664 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=12, routed)          0.016     6.680    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
    SLICE_X3Y78          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.804     0.804    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
    SLICE_X3Y78          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.804    
                         clock uncertainty            0.035     0.840    
    SLICE_X3Y78          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.886    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           6.680    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.808ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 6.017ns (90.431%)  route 0.637ns (9.569%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.763ns (routing 0.122ns, distribution 0.641ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.534     6.608    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.022     6.630 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.024     6.654    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
    SLICE_X4Y91          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.763     0.763    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
    SLICE_X4Y91          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.763    
                         clock uncertainty            0.035     0.798    
    SLICE_X4Y91          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.845    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           6.654    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.844ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 6.009ns (89.884%)  route 0.676ns (10.116%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.760ns (routing 0.122ns, distribution 0.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.581     6.655    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y111         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.669 r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.016     6.685    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y111         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.760     0.760    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y111         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.760    
                         clock uncertainty            0.035     0.795    
    SLICE_X0Y111         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.841    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           6.685    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.849ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 6.009ns (89.194%)  route 0.728ns (10.806%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.863ns (routing 0.122ns, distribution 0.741ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.466     6.540    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y92          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     6.554 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.183     6.737    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.863     0.863    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.899    
    RAMB18_X0Y37         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.011     0.888    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           6.737    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.854ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 6.009ns (89.181%)  route 0.729ns (10.819%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.859ns (routing 0.122ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.466     6.540    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y92          LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     6.554 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.184     6.738    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.859     0.859    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.035     0.895    
    RAMB18_X0Y36         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.011     0.884    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           6.738    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.856ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 6.030ns (89.430%)  route 0.713ns (10.570%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.862ns (routing 0.122ns, distribution 0.740ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.466     6.540    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y92          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     6.575 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.168     6.743    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.862     0.862    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.035     0.898    
    RAMB18_X0Y37         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_RSTRAMB)
                                                     -0.011     0.887    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           6.743    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.866ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 6.009ns (88.812%)  route 0.757ns (11.188%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.875ns (routing 0.122ns, distribution 0.753ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.576     6.650    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.664 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=12, routed)          0.102     6.766    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.875     0.875    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.035     0.911    
    RAMB36_X0Y15         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.011     0.900    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           6.766    
  -------------------------------------------------------------------
                         slack                                  5.866    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack       49.602ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.423ns  (logic 0.078ns (18.440%)  route 0.345ns (81.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X61Y111        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.345     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y111        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 49.602    

Slack (MET) :             49.646ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.379ns  (logic 0.080ns (21.108%)  route 0.299ns (78.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X65Y107        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.299     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y109        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                 49.646    

Slack (MET) :             49.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.374ns  (logic 0.081ns (21.658%)  route 0.293ns (78.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y107        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.293     0.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X65Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y107        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                 49.651    

Slack (MET) :             49.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.362ns  (logic 0.076ns (20.994%)  route 0.286ns (79.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X61Y110        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.286     0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y110        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                 49.663    

Slack (MET) :             49.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.336ns  (logic 0.079ns (23.512%)  route 0.257ns (76.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X65Y107        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.257     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y109        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                 49.689    

Slack (MET) :             49.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.332ns  (logic 0.079ns (23.795%)  route 0.253ns (76.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X65Y107        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.253     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X65Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y107        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 49.693    

Slack (MET) :             49.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X61Y110        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y110        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 49.706    

Slack (MET) :             49.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.254ns  (logic 0.077ns (30.315%)  route 0.177ns (69.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X61Y111        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.177     0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y112        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                 49.771    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                            (clock source 'dphy_byte_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@10.000ns - dphy_byte_clk fall@5.000ns)
  Data Path Delay:        4.990ns  (logic 0.373ns (7.475%)  route 4.617ns (92.525%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.805 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.848ns (routing 0.852ns, distribution 0.996ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     5.000 f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, routed)        1.327     6.327    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X12Y104        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     6.393 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.961     7.354    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X12Y210        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     7.454 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix/O
                         net (fo=1, routed)           0.503     7.957    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1
    SLICE_X8Y239         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     8.026 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.325     9.351    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1
    SLICE_X2Y104         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     9.489 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.501     9.990    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X12Y104        FDRE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    10.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.848    12.805    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X12Y104        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/C
                         clock pessimism              0.000    12.805    
                         clock uncertainty           -0.035    12.769    
    SLICE_X12Y104        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.794    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.392ns (10.552%)  route 3.323ns (89.448%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 7.807 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.193ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.852ns, distribution 0.999ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.210     1.210    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.291 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/Q
                         net (fo=4, routed)           0.638     1.929    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]
    SLICE_X13Y172        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     1.998 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix/O
                         net (fo=1, routed)           0.863     2.861    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1
    SLICE_X0Y107         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     2.999 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.232     3.231    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1
    SLICE_X0Y113         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.300 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.513     3.813    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X13Y107        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.848 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/mipi_subsystem_reset_o_INST_0/O
                         net (fo=2, routed)           1.077     4.925    signal_debug/inst/PROBE_IN_INST/D[5]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.851     7.807    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.000     7.807    
                         clock uncertainty           -0.035     7.772    
    SLICE_X61Y106        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.797    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                  2.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.224ns (9.350%)  route 2.172ns (90.650%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.175ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.936ns, distribution 1.146ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059     1.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.120 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/Q
                         net (fo=4, routed)           0.407     1.527    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]
    SLICE_X13Y172        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     1.559 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix/O
                         net (fo=1, routed)           0.575     2.134    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1
    SLICE_X0Y107         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     2.211 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.156     2.367    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1
    SLICE_X0Y113         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.399 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.349     2.748    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X13Y107        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     2.770 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/mipi_subsystem_reset_o_INST_0/O
                         net (fo=2, routed)           0.684     3.455    signal_debug/inst/PROBE_IN_INST/D[5]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.082     3.221    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.000     3.221    
                         clock uncertainty            0.035     3.256    
    SLICE_X61Y106        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.316    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                            (clock source 'dphy_byte_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - dphy_byte_clk fall@5.000ns)
  Data Path Delay:        3.468ns  (logic 0.198ns (5.710%)  route 3.270ns (94.290%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        3.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 8.212 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 0.936ns, distribution 1.137ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     5.000 f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, routed)        1.104     6.104    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X12Y104        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.034     6.138 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.628     6.766    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X12Y210        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.055     6.821 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix/O
                         net (fo=1, routed)           0.332     7.153    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1
    SLICE_X8Y239         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     7.185 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.885     8.070    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1
    SLICE_X2Y104         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     8.147 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.321     8.468    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X12Y104        FDRE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.073     8.212    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X12Y104        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/C
                         clock pessimism              0.000     8.212    
                         clock uncertainty            0.035     8.247    
    SLICE_X12Y104        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     8.309    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -8.309    
                         arrival time                           8.468    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  clk_27m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.401ns,  Total Violation       -1.401ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.401ns  (required time - arrival time)
  Source:                 signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_controller/video_mux/s_vid_src_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.185ns  (clk_27m_clk_wiz_0 rise@185.185ns - sys_clk_p rise@185.000ns)
  Data Path Delay:        4.193ns  (logic 0.175ns (4.174%)  route 4.018ns (95.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 190.935 - 185.185 ) 
    Source Clock Delay      (SCD):    3.215ns = ( 188.215 - 185.000 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.076ns (routing 0.936ns, distribution 1.140ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.385ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                    185.000   185.000 r  
    D19                                               0.000   185.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100   185.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638   185.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   185.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   185.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   186.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   186.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.076   188.215    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079   188.294 f  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           4.003   192.297    hdmi_controller/video_mux/video_src_sel
    SLICE_X41Y102        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096   192.393 r  hdmi_controller/video_mux/s_vid_src_sel_i_1/O
                         net (fo=1, routed)           0.015   192.408    hdmi_controller/video_mux/s_vid_src_sel_i_1_n_0
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                    185.185   185.185 r  
    D19                                               0.000   185.185 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   185.264    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   185.792 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   185.832    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   185.832 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   186.118    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   186.142 r  BUFG_inst/O
                         net (fo=605, routed)         1.760   187.902    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   188.532 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216   188.748    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   188.772 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.163   190.935    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
                         clock pessimism              0.266   191.201    
                         clock uncertainty           -0.219   190.982    
    SLICE_X41Y102        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025   191.007    hdmi_controller/video_mux/s_vid_src_sel_reg
  -------------------------------------------------------------------
                         required time                        191.007    
                         arrival time                        -192.408    
  -------------------------------------------------------------------
                         slack                                 -1.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_controller/video_mux/s_vid_src_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.111ns (3.799%)  route 2.811ns (96.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.658ns
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.845ns (routing 0.852ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.845     2.801    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.859 f  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           2.802     5.661    hdmi_controller/video_mux/video_src_sel
    SLICE_X41Y102        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.053     5.714 r  hdmi_controller/video_mux/s_vid_src_sel_i_1/O
                         net (fo=1, routed)           0.009     5.723    hdmi_controller/video_mux/s_vid_src_sel_i_1_n_0
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.419     5.658    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
                         clock pessimism             -0.266     5.392    
                         clock uncertainty            0.219     5.610    
    SLICE_X41Y102        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.672    hdmi_controller/video_mux/s_vid_src_sel_reg
  -------------------------------------------------------------------
                         required time                         -5.672    
                         arrival time                           5.723    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  clk_297m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.026ns,  Total Violation       -3.026ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.026ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - dphy_byte_clk rise@670.000ns)
  Data Path Delay:        7.079ns  (logic 0.353ns (4.986%)  route 6.726ns (95.014%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        4.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 675.466 - 670.034 ) 
    Source Clock Delay      (SCD):    1.239ns = ( 671.239 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.098ns, distribution 0.744ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                    670.000   670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000   670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239   671.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077   671.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.763   673.079    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070   673.149 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.224   674.373    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100   674.473 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.869   677.342    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069   677.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.379   677.790    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037   677.827 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.491   678.318    pixel_processor/video_timing_ctrl/raw_line_valid_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760   672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.624 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.842   675.466    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/C
                         clock pessimism              0.000   675.466    
                         clock uncertainty           -0.199   675.267    
    SLICE_X12Y79         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   675.292    pixel_processor/video_timing_ctrl/ext_sync_curr_reg
  -------------------------------------------------------------------
                         required time                        675.292    
                         arrival time                        -678.318    
  -------------------------------------------------------------------
                         slack                                 -3.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.309ns (6.664%)  route 4.328ns (93.336%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        4.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.068ns (routing 0.175ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.210ns, distribution 0.859ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.068     1.068    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
    SLICE_X13Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.127 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/Q
                         net (fo=2, routed)           1.266     2.393    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x
    SLICE_X38Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.425 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix/O
                         net (fo=1, routed)           0.729     3.154    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix_1
    SLICE_X94Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.091     3.245 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.804     5.049    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     5.081 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.237     5.318    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/decoded_data_valid_x_hold_fix_1_hold_fix_1_hold_fix_1_alias
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.095     5.413 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.291     5.704    pixel_processor/video_timing_ctrl/raw_line_valid_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.069     5.314    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.199     5.513    
    SLICE_X12Y79         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     5.573    pixel_processor/video_timing_ctrl/ext_sync_curr_reg
  -------------------------------------------------------------------
                         required time                         -5.573    
                         arrival time                           5.704    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  mutli_pixel_clk_x
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.165ns (10.191%)  route 1.454ns (89.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 8.850 - 3.367 ) 
    Source Clock Delay      (SCD):    6.901ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.562ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.098ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.801     6.901    pixel_processor/output_reformatter/CLK
    SLICE_X14Y83         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     6.981 f  pixel_processor/output_reformatter/pixel_reg_x_reg[71]/Q
                         net (fo=1, routed)           0.391     7.372    pixel_processor/output_reformatter/pixel_reg_x[71]
    SLICE_X19Y71         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     7.407 r  pixel_processor/output_reformatter/output_o[11]_i_2/O
                         net (fo=5, routed)           1.014     8.421    pixel_processor/output_reformatter/output_o[11]_i_2_n_0
    SLICE_X41Y28         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     8.471 r  pixel_processor/output_reformatter/output_o[10]_i_1/O
                         net (fo=1, routed)           0.049     8.520    pixel_processor/output_reformatter/output_o[10]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.892     8.850    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/C
                         clock pessimism             -0.244     8.606    
                         clock uncertainty           -0.060     8.545    
    SLICE_X41Y28         FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.570    pixel_processor/output_reformatter/output_o_reg[10]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.483ns (26.948%)  route 1.309ns (73.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 8.791 - 3.367 ) 
    Source Clock Delay      (SCD):    6.667ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.562ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.833ns (routing 1.098ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.567     6.667    pixel_processor/output_reformatter/CLK
    SLICE_X5Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.744 r  pixel_processor/output_reformatter/pixel_reg_x_reg[33]/Q
                         net (fo=1, routed)           0.271     7.015    pixel_processor/output_reformatter/pixel_reg_x[33]
    SLICE_X5Y89          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     7.116 f  pixel_processor/output_reformatter/output_o[4]_i_2/O
                         net (fo=5, routed)           0.462     7.578    pixel_processor/output_reformatter/output_o[4]_i_2_n_0
    SLICE_X9Y90          LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.726 r  pixel_processor/output_reformatter/output_o[7]_i_9/O
                         net (fo=3, routed)           0.561     8.287    pixel_processor/output_reformatter/output_o[7]_i_9_n_0
    SLICE_X26Y94         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     8.444 r  pixel_processor/output_reformatter/output_o[5]_i_1/O
                         net (fo=1, routed)           0.015     8.459    pixel_processor/output_reformatter/output_o[5]_i_1_n_0
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.833     8.791    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/C
                         clock pessimism             -0.244     8.547    
                         clock uncertainty           -0.060     8.486    
    SLICE_X26Y94         FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.511    pixel_processor/output_reformatter/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.181ns (11.304%)  route 1.420ns (88.696%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 8.850 - 3.367 ) 
    Source Clock Delay      (SCD):    6.901ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.562ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.098ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.801     6.901    pixel_processor/output_reformatter/CLK
    SLICE_X14Y83         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     6.981 f  pixel_processor/output_reformatter/pixel_reg_x_reg[71]/Q
                         net (fo=1, routed)           0.391     7.372    pixel_processor/output_reformatter/pixel_reg_x[71]
    SLICE_X19Y71         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     7.407 r  pixel_processor/output_reformatter/output_o[11]_i_2/O
                         net (fo=5, routed)           1.014     8.421    pixel_processor/output_reformatter/output_o[11]_i_2_n_0
    SLICE_X41Y28         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     8.487 r  pixel_processor/output_reformatter/output_o[9]_i_1/O
                         net (fo=1, routed)           0.015     8.502    pixel_processor/output_reformatter/output_o[9]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.892     8.850    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/C
                         clock pessimism             -0.244     8.606    
                         clock uncertainty           -0.060     8.545    
    SLICE_X41Y28         FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.570    pixel_processor/output_reformatter/output_o_reg[9]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.374ns (23.006%)  route 1.252ns (76.994%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 8.850 - 3.367 ) 
    Source Clock Delay      (SCD):    6.684ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.562ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.098ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.584     6.684    pixel_processor/output_reformatter/CLK
    SLICE_X9Y79          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     6.763 r  pixel_processor/output_reformatter/pixel_reg_x_reg[77]/Q
                         net (fo=1, routed)           0.116     6.879    pixel_processor/output_reformatter/pixel_reg_x[77]
    SLICE_X9Y78          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.029 f  pixel_processor/output_reformatter/output_o[15]_i_4/O
                         net (fo=4, routed)           0.147     7.176    pixel_processor/output_reformatter/output_o[15]_i_4_n_0
    SLICE_X9Y76          LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     7.321 r  pixel_processor/output_reformatter/output_o[15]_i_1/O
                         net (fo=8, routed)           0.989     8.309    pixel_processor/output_reformatter/output_o[15]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.892     8.850    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/C
                         clock pessimism             -0.244     8.606    
                         clock uncertainty           -0.060     8.545    
    SLICE_X41Y28         FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074     8.471    pixel_processor/output_reformatter/output_o_reg[10]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.374ns (23.006%)  route 1.252ns (76.994%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 8.850 - 3.367 ) 
    Source Clock Delay      (SCD):    6.684ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.562ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.098ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.584     6.684    pixel_processor/output_reformatter/CLK
    SLICE_X9Y79          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     6.763 r  pixel_processor/output_reformatter/pixel_reg_x_reg[77]/Q
                         net (fo=1, routed)           0.116     6.879    pixel_processor/output_reformatter/pixel_reg_x[77]
    SLICE_X9Y78          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.029 f  pixel_processor/output_reformatter/output_o[15]_i_4/O
                         net (fo=4, routed)           0.147     7.176    pixel_processor/output_reformatter/output_o[15]_i_4_n_0
    SLICE_X9Y76          LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     7.321 r  pixel_processor/output_reformatter/output_o[15]_i_1/O
                         net (fo=8, routed)           0.989     8.309    pixel_processor/output_reformatter/output_o[15]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.892     8.850    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/C
                         clock pessimism             -0.244     8.606    
                         clock uncertainty           -0.060     8.545    
    SLICE_X41Y28         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     8.471    pixel_processor/output_reformatter/output_o_reg[9]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.319ns (22.838%)  route 1.078ns (77.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 8.791 - 3.367 ) 
    Source Clock Delay      (SCD):    6.656ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.562ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.833ns (routing 1.098ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.556     6.656    pixel_processor/output_reformatter/CLK
    SLICE_X6Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.735 r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/Q
                         net (fo=1, routed)           0.305     7.040    pixel_processor/output_reformatter/pixel_reg_x[94]
    SLICE_X10Y92         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     7.130 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, routed)           0.379     7.509    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
    SLICE_X12Y91         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     7.659 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, routed)           0.394     8.053    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.833     8.791    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/C
                         clock pessimism             -0.244     8.547    
                         clock uncertainty           -0.060     8.486    
    SLICE_X26Y94         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     8.412    pixel_processor/output_reformatter/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.319ns (22.743%)  route 1.084ns (77.257%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 8.799 - 3.367 ) 
    Source Clock Delay      (SCD):    6.656ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.562ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.098ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.556     6.656    pixel_processor/output_reformatter/CLK
    SLICE_X6Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.735 r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/Q
                         net (fo=1, routed)           0.305     7.040    pixel_processor/output_reformatter/pixel_reg_x[94]
    SLICE_X10Y92         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     7.130 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, routed)           0.379     7.509    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
    SLICE_X12Y91         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     7.659 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, routed)           0.400     8.059    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.842     8.799    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[0]/C
                         clock pessimism             -0.244     8.555    
                         clock uncertainty           -0.060     8.495    
    SLICE_X9Y89          FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.074     8.421    pixel_processor/output_reformatter/output_o_reg[0]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.319ns (22.743%)  route 1.084ns (77.257%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 8.799 - 3.367 ) 
    Source Clock Delay      (SCD):    6.656ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.562ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.098ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.556     6.656    pixel_processor/output_reformatter/CLK
    SLICE_X6Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.735 r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/Q
                         net (fo=1, routed)           0.305     7.040    pixel_processor/output_reformatter/pixel_reg_x[94]
    SLICE_X10Y92         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     7.130 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, routed)           0.379     7.509    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
    SLICE_X12Y91         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     7.659 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, routed)           0.400     8.059    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.842     8.799    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/C
                         clock pessimism             -0.244     8.555    
                         clock uncertainty           -0.060     8.495    
    SLICE_X9Y89          FDSE (Setup_DFF2_SLICEM_C_S)
                                                     -0.074     8.421    pixel_processor/output_reformatter/output_o_reg[1]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.319ns (22.743%)  route 1.084ns (77.257%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 8.799 - 3.367 ) 
    Source Clock Delay      (SCD):    6.656ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.562ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.098ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.556     6.656    pixel_processor/output_reformatter/CLK
    SLICE_X6Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.735 r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/Q
                         net (fo=1, routed)           0.305     7.040    pixel_processor/output_reformatter/pixel_reg_x[94]
    SLICE_X10Y92         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     7.130 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, routed)           0.379     7.509    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
    SLICE_X12Y91         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     7.659 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, routed)           0.400     8.059    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.842     8.799    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[2]/C
                         clock pessimism             -0.244     8.555    
                         clock uncertainty           -0.060     8.495    
    SLICE_X9Y89          FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.074     8.421    pixel_processor/output_reformatter/output_o_reg[2]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.319ns (22.743%)  route 1.084ns (77.257%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 8.799 - 3.367 ) 
    Source Clock Delay      (SCD):    6.656ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.562ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.098ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.556     6.656    pixel_processor/output_reformatter/CLK
    SLICE_X6Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.735 r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/Q
                         net (fo=1, routed)           0.305     7.040    pixel_processor/output_reformatter/pixel_reg_x[94]
    SLICE_X10Y92         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     7.130 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, routed)           0.379     7.509    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
    SLICE_X12Y91         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     7.659 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, routed)           0.400     8.059    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.842     8.799    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[3]/C
                         clock pessimism             -0.244     8.555    
                         clock uncertainty           -0.060     8.495    
    SLICE_X9Y89          FDSE (Setup_CFF2_SLICEM_C_S)
                                                     -0.074     8.421    pixel_processor/output_reformatter/output_o_reg[3]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.099ns (46.987%)  route 0.112ns (53.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.866ns (routing 0.315ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.746ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.866     3.942    pixel_processor/output_reformatter/CLK
    SLICE_X8Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.981 r  pixel_processor/output_reformatter/pixel_reg_x_reg[54]/Q
                         net (fo=1, routed)           0.024     4.005    pixel_processor/output_reformatter/pixel_reg_x[54]
    SLICE_X8Y77          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.041 r  pixel_processor/output_reformatter/output_o[23]_i_7/O
                         net (fo=4, routed)           0.079     4.119    pixel_processor/output_reformatter/output_o[23]_i_7_n_0
    SLICE_X9Y75          LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.024     4.143 r  pixel_processor/output_reformatter/output_o[18]_i_1/O
                         net (fo=1, routed)           0.009     4.152    pixel_processor/output_reformatter/output_o0[2]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.310     3.159    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[18]/C
                         clock pessimism              0.130     3.289    
    SLICE_X9Y75          FDSE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.336    pixel_processor/output_reformatter/output_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.095ns (43.705%)  route 0.122ns (56.295%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.874ns (routing 0.315ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.746ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.874     3.949    pixel_processor/output_reformatter/CLK
    SLICE_X9Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.987 r  pixel_processor/output_reformatter/pixel_reg_x_reg[74]/Q
                         net (fo=1, routed)           0.026     4.013    pixel_processor/output_reformatter/pixel_reg_x[74]
    SLICE_X9Y81          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.022     4.035 r  pixel_processor/output_reformatter/output_o[15]_i_7__0/O
                         net (fo=4, routed)           0.081     4.116    pixel_processor/output_reformatter/output_o[15]_i_7__0_n_0
    SLICE_X8Y79          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.151 r  pixel_processor/output_reformatter/output_o[11]_i_1/O
                         net (fo=1, routed)           0.015     4.166    pixel_processor/output_reformatter/output_o[11]_i_1_n_0
    SLICE_X8Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.309     3.158    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X8Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/C
                         clock pessimism              0.130     3.288    
    SLICE_X8Y79          FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.334    pixel_processor/output_reformatter/output_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.109ns (48.085%)  route 0.118ns (51.915%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    3.950ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.875ns (routing 0.315ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.746ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.875     3.950    pixel_processor/output_reformatter/CLK
    SLICE_X9Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.988 f  pixel_processor/output_reformatter/pixel_reg_x_reg[49]/Q
                         net (fo=1, routed)           0.025     4.013    pixel_processor/output_reformatter/pixel_reg_x[49]
    SLICE_X9Y81          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     4.027 r  pixel_processor/output_reformatter/output_o[15]_i_8__0/O
                         net (fo=2, routed)           0.087     4.114    pixel_processor/output_reformatter/output_o[15]_i_8__0_n_0
    SLICE_X7Y79          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.057     4.171 r  pixel_processor/output_reformatter/output_o[15]_i_2__0/O
                         net (fo=1, routed)           0.006     4.177    pixel_processor/output_reformatter/output_o[15]_i_2__0_n_0
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.305     3.154    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/C
                         clock pessimism              0.130     3.284    
    SLICE_X7Y79          FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.331    pixel_processor/output_reformatter/output_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           4.177    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.082ns (36.454%)  route 0.143ns (63.546%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.152ns
    Source Clock Delay      (SCD):    3.950ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.875ns (routing 0.315ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.746ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.875     3.950    pixel_processor/output_reformatter/CLK
    SLICE_X9Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.990 f  pixel_processor/output_reformatter/pixel_reg_x_reg[51]/Q
                         net (fo=1, routed)           0.051     4.041    pixel_processor/output_reformatter/pixel_reg_x[51]
    SLICE_X8Y81          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.063 r  pixel_processor/output_reformatter/output_o[19]_i_2__0/O
                         net (fo=5, routed)           0.086     4.149    pixel_processor/output_reformatter/output_o[19]_i_2__0_n_0
    SLICE_X8Y75          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     4.169 r  pixel_processor/output_reformatter/output_o[16]_i_1/O
                         net (fo=1, routed)           0.006     4.175    pixel_processor/output_reformatter/output_o0[0]
    SLICE_X8Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.303     3.152    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X8Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[16]/C
                         clock pessimism              0.130     3.282    
    SLICE_X8Y75          FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.329    pixel_processor/output_reformatter/output_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.121ns (52.457%)  route 0.110ns (47.543%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.877ns (routing 0.315ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.746ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.877     3.952    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.990 r  pixel_processor/output_reformatter/pixel_reg_x_reg[116]/Q
                         net (fo=1, routed)           0.047     4.037    pixel_processor/output_reformatter/pixel_reg_x[116]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     4.072 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, routed)           0.057     4.129    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.048     4.177 r  pixel_processor/output_reformatter/output_o[21]_i_1/O
                         net (fo=1, routed)           0.006     4.183    pixel_processor/output_reformatter/output_o0[5]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.308     3.157    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[21]/C
                         clock pessimism              0.130     3.287    
    SLICE_X9Y75          FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.334    pixel_processor/output_reformatter/output_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           4.183    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.087ns (35.880%)  route 0.155ns (64.121%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.859ns (routing 0.315ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.859     3.935    pixel_processor/output_reformatter/CLK
    SLICE_X7Y88          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.976 f  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/Q
                         net (fo=1, routed)           0.070     4.046    pixel_processor/output_reformatter/pixel_reg_x[31]
    SLICE_X8Y89          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.069 r  pixel_processor/output_reformatter/output_o[4]_i_4/O
                         net (fo=6, routed)           0.077     4.146    pixel_processor/output_reformatter/output_o[4]_i_4_n_0
    SLICE_X9Y89          LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     4.169 r  pixel_processor/output_reformatter/output_o[3]_i_1/O
                         net (fo=1, routed)           0.008     4.177    pixel_processor/output_reformatter/output_o[3]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[3]/C
                         clock pessimism              0.130     3.279    
    SLICE_X9Y89          FDSE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.326    pixel_processor/output_reformatter/output_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           4.177    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.122ns (52.211%)  route 0.112ns (47.789%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.877ns (routing 0.315ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.746ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.877     3.952    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.990 r  pixel_processor/output_reformatter/pixel_reg_x_reg[116]/Q
                         net (fo=1, routed)           0.047     4.037    pixel_processor/output_reformatter/pixel_reg_x[116]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     4.072 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, routed)           0.057     4.129    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT5 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.049     4.178 r  pixel_processor/output_reformatter/output_o[23]_i_2/O
                         net (fo=1, routed)           0.008     4.186    pixel_processor/output_reformatter/output_o0[7]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.308     3.157    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[23]/C
                         clock pessimism              0.130     3.287    
    SLICE_X9Y75          FDSE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.334    pixel_processor/output_reformatter/output_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           4.186    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.088ns (35.995%)  route 0.156ns (64.005%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.859ns (routing 0.315ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.859     3.935    pixel_processor/output_reformatter/CLK
    SLICE_X7Y88          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.976 f  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/Q
                         net (fo=1, routed)           0.070     4.046    pixel_processor/output_reformatter/pixel_reg_x[31]
    SLICE_X8Y89          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.069 r  pixel_processor/output_reformatter/output_o[4]_i_4/O
                         net (fo=6, routed)           0.077     4.146    pixel_processor/output_reformatter/output_o[4]_i_4_n_0
    SLICE_X9Y89          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     4.170 r  pixel_processor/output_reformatter/output_o[1]_i_1/O
                         net (fo=1, routed)           0.009     4.179    pixel_processor/output_reformatter/output_o[1]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/C
                         clock pessimism              0.130     3.279    
    SLICE_X9Y89          FDSE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.326    pixel_processor/output_reformatter/output_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           4.179    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.123ns (49.663%)  route 0.125ns (50.336%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.877ns (routing 0.315ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.746ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.877     3.952    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.990 r  pixel_processor/output_reformatter/pixel_reg_x_reg[116]/Q
                         net (fo=1, routed)           0.047     4.037    pixel_processor/output_reformatter/pixel_reg_x[116]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     4.072 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, routed)           0.057     4.129    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.050     4.179 r  pixel_processor/output_reformatter/output_o[22]_i_1/O
                         net (fo=1, routed)           0.021     4.200    pixel_processor/output_reformatter/output_o0[6]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.308     3.157    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[22]/C
                         clock pessimism              0.130     3.287    
    SLICE_X9Y75          FDSE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.333    pixel_processor/output_reformatter/output_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.086ns (33.401%)  route 0.171ns (66.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.859ns (routing 0.315ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.859     3.935    pixel_processor/output_reformatter/CLK
    SLICE_X7Y88          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.976 f  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/Q
                         net (fo=1, routed)           0.070     4.046    pixel_processor/output_reformatter/pixel_reg_x[31]
    SLICE_X8Y89          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.069 r  pixel_processor/output_reformatter/output_o[4]_i_4/O
                         net (fo=6, routed)           0.077     4.146    pixel_processor/output_reformatter/output_o[4]_i_4_n_0
    SLICE_X9Y89          LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     4.168 r  pixel_processor/output_reformatter/output_o[2]_i_1/O
                         net (fo=1, routed)           0.024     4.192    pixel_processor/output_reformatter/output_o[2]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[2]/C
                         clock pessimism              0.130     3.279    
    SLICE_X9Y89          FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.325    pixel_processor/output_reformatter/output_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.867    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  mutli_pixel_clk_x

Setup :           30  Failing Endpoints,  Worst Slack       -5.745ns,  Total Violation     -170.441ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.745ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.510ns  (logic 8.134ns (85.535%)  route 1.376ns (14.465%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 2212.938 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.108ns (routing 0.315ns, distribution 0.793ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.694  2217.657    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.021  2217.678 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.582  2218.260    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.108  2212.938    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.938    
                         clock uncertainty           -0.199  2212.739    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.515    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.515    
                         arrival time                       -2218.260    
  -------------------------------------------------------------------
                         slack                                 -5.745    

Slack (VIOLATED) :        -5.745ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.295ns  (logic 8.134ns (87.509%)  route 1.161ns (12.491%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 2212.724 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.894ns (routing 0.315ns, distribution 0.579ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.825  2217.788    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.809 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.236  2218.045    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y14         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.894  2212.724    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.724    
                         clock uncertainty           -0.199  2212.525    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.301    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.301    
                         arrival time                       -2218.045    
  -------------------------------------------------------------------
                         slack                                 -5.745    

Slack (VIOLATED) :        -5.742ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.510ns  (logic 8.134ns (85.535%)  route 1.376ns (14.465%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 2212.941 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.111ns (routing 0.315ns, distribution 0.796ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.694  2217.657    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.021  2217.678 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.582  2218.260    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y15         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.111  2212.941    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.941    
                         clock uncertainty           -0.199  2212.742    
    RAMB36_X2Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.518    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.518    
                         arrival time                       -2218.260    
  -------------------------------------------------------------------
                         slack                                 -5.742    

Slack (VIOLATED) :        -5.742ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.506ns  (logic 8.134ns (85.563%)  route 1.372ns (14.437%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 2212.938 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.108ns (routing 0.315ns, distribution 0.793ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.694  2217.657    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.021  2217.678 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.579  2218.257    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.108  2212.938    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.938    
                         clock uncertainty           -0.199  2212.739    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.515    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.515    
                         arrival time                       -2218.256    
  -------------------------------------------------------------------
                         slack                                 -5.742    

Slack (VIOLATED) :        -5.738ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.414ns  (logic 8.134ns (86.405%)  route 1.280ns (13.595%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 2212.849 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.019ns (routing 0.315ns, distribution 0.704ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.694  2217.657    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.021  2217.678 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.486  2218.164    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y23         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.019  2212.849    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.849    
                         clock uncertainty           -0.199  2212.650    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.426    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.426    
                         arrival time                       -2218.164    
  -------------------------------------------------------------------
                         slack                                 -5.738    

Slack (VIOLATED) :        -5.736ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.283ns  (logic 8.134ns (87.622%)  route 1.149ns (12.378%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 2212.721 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.891ns (routing 0.315ns, distribution 0.576ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.694  2217.657    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.021  2217.678 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.355  2218.033    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y21         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.891  2212.721    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.721    
                         clock uncertainty           -0.199  2212.522    
    RAMB36_X0Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.298    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.298    
                         arrival time                       -2218.033    
  -------------------------------------------------------------------
                         slack                                 -5.736    

Slack (VIOLATED) :        -5.735ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.495ns  (logic 8.134ns (85.664%)  route 1.361ns (14.336%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.180ns = ( 2212.934 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.104ns (routing 0.315ns, distribution 0.789ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.694  2217.657    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.021  2217.678 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.567  2218.246    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y17         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.104  2212.934    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.934    
                         clock uncertainty           -0.199  2212.735    
    RAMB36_X2Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.511    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.511    
                         arrival time                       -2218.245    
  -------------------------------------------------------------------
                         slack                                 -5.735    

Slack (VIOLATED) :        -5.734ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.488ns  (logic 8.134ns (85.729%)  route 1.354ns (14.271%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 2212.927 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.097ns (routing 0.315ns, distribution 0.782ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.825  2217.788    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.809 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.429  2218.238    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y6          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.097  2212.927    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.927    
                         clock uncertainty           -0.199  2212.728    
    RAMB36_X0Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.504    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.504    
                         arrival time                       -2218.238    
  -------------------------------------------------------------------
                         slack                                 -5.734    

Slack (VIOLATED) :        -5.734ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.511ns  (logic 8.134ns (85.523%)  route 1.377ns (14.477%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 2212.950 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.120ns (routing 0.315ns, distribution 0.805ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.825  2217.788    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.809 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.452  2218.261    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y10         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.120  2212.950    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.950    
                         clock uncertainty           -0.199  2212.751    
    RAMB36_X1Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.527    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.527    
                         arrival time                       -2218.261    
  -------------------------------------------------------------------
                         slack                                 -5.734    

Slack (VIOLATED) :        -5.726ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.339ns  (logic 8.134ns (87.094%)  route 1.205ns (12.906%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 2212.787 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.957ns (routing 0.315ns, distribution 0.642ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.825  2217.788    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.809 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.280  2218.090    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y13         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.957  2212.787    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.787    
                         clock uncertainty           -0.199  2212.588    
    RAMB36_X0Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.364    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.364    
                         arrival time                       -2218.089    
  -------------------------------------------------------------------
                         slack                                 -5.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 6.540ns (85.830%)  route 1.080ns (14.170%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.067ns (routing 0.562ns, distribution 1.505ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.688     7.285    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.307 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.313     7.620    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.067     7.167    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     7.167    
                         clock uncertainty            0.199     7.366    
    RAMB18_X0Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.377    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.377    
                         arrival time                           7.620    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 6.540ns (85.715%)  route 1.090ns (14.285%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.065ns (routing 0.562ns, distribution 1.503ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.688     7.285    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.307 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.323     7.630    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.065     7.165    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.165    
                         clock uncertainty            0.199     7.364    
    RAMB36_X0Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.375    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.375    
                         arrival time                           7.630    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 6.540ns (85.600%)  route 1.100ns (14.400%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.067ns (routing 0.562ns, distribution 1.505ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.688     7.285    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.307 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.333     7.640    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.067     7.167    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.167    
                         clock uncertainty            0.199     7.366    
    RAMB36_X0Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.377    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.377    
                         arrival time                           7.640    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 6.540ns (85.398%)  route 1.118ns (14.602%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.080ns (routing 0.562ns, distribution 1.518ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.688     7.285    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.307 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.351     7.658    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.080     7.180    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.180    
                         clock uncertainty            0.199     7.379    
    RAMB36_X1Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.390    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.390    
                         arrival time                           7.658    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 6.540ns (85.364%)  route 1.121ns (14.636%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.070ns (routing 0.562ns, distribution 1.508ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.688     7.285    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.307 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.354     7.661    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.070     7.170    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.170    
                         clock uncertainty            0.199     7.369    
    RAMB36_X1Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.380    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.380    
                         arrival time                           7.661    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 6.540ns (85.511%)  route 1.108ns (14.489%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.055ns (routing 0.562ns, distribution 1.493ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.688     7.285    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.307 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.341     7.648    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.055     7.155    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.155    
                         clock uncertainty            0.199     7.354    
    RAMB36_X0Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.365    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.365    
                         arrival time                           7.648    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 6.540ns (84.890%)  route 1.164ns (15.110%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.099ns (routing 0.562ns, distribution 1.537ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.553     7.150    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     7.172 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.532     7.704    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.099     7.199    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.199     7.398    
    RAMB36_X2Y15         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.409    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.409    
                         arrival time                           7.704    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 6.540ns (85.249%)  route 1.132ns (14.751%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.065ns (routing 0.562ns, distribution 1.503ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.553     7.150    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     7.172 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.500     7.672    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.065     7.165    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.165    
                         clock uncertainty            0.199     7.364    
    RAMB36_X2Y18         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.375    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.375    
                         arrival time                           7.672    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 6.540ns (84.954%)  route 1.158ns (15.046%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.087ns (routing 0.562ns, distribution 1.525ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.553     7.150    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     7.172 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.526     7.698    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.087     7.187    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.187    
                         clock uncertainty            0.199     7.386    
    RAMB36_X2Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.397    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.397    
                         arrival time                           7.698    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 6.540ns (84.761%)  route 1.176ns (15.239%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.090ns (routing 0.562ns, distribution 1.528ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.688     7.285    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.307 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.409     7.716    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.090     7.190    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.190    
                         clock uncertainty            0.199     7.389    
    RAMB36_X1Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.400    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.400    
                         arrival time                           7.716    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  mutli_pixel_clk_x

Setup :           11  Failing Endpoints,  Worst Slack       -4.036ns,  Total Violation      -42.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.036ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.335ns  (logic 0.290ns (3.107%)  route 9.045ns (96.893%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        5.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.692ns = ( 1676.726 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.167ns = ( 1671.167 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.167ns (routing 0.193ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.512ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.167  1671.167    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080  1671.247 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/Q
                         net (fo=16, routed)          2.650  1673.897    pixel_processor/output_reformatter/line_even_nodd_clk_i
    SLICE_X61Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1673.967 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix/O
                         net (fo=1, routed)           2.972  1676.939    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1
    SLICE_X112Y3         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1677.009 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.857  1679.866    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1
    SLICE_X1Y100         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1679.936 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.566  1680.502    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.425  1676.726    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/CLK
                         clock pessimism              0.000  1676.726    
                         clock uncertainty           -0.199  1676.527    
    SLICE_X1Y65          SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060  1676.467    pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4
  -------------------------------------------------------------------
                         required time                       1676.467    
                         arrival time                       -1680.502    
  -------------------------------------------------------------------
                         slack                                 -4.036    

Slack (VIOLATED) :        -3.906ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.233ns  (logic 0.427ns (4.625%)  route 8.806ns (95.375%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 1676.673 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.172ns = ( 1671.172 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.193ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.172  1671.172    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079  1671.251 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/Q
                         net (fo=1, routed)           2.553  1673.804    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]
    SLICE_X70Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073  1673.877 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix/O
                         net (fo=1, routed)           2.453  1676.330    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068  1676.398 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.707  1679.105    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.174 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.349  1679.523    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138  1679.661 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.744  1680.405    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372  1676.673    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
                         clock pessimism              0.000  1676.673    
                         clock uncertainty           -0.199  1676.474    
    SLICE_X3Y100         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025  1676.499    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]
  -------------------------------------------------------------------
                         required time                       1676.499    
                         arrival time                       -1680.405    
  -------------------------------------------------------------------
                         slack                                 -3.906    

Slack (VIOLATED) :        -3.883ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.210ns  (logic 0.475ns (5.157%)  route 8.735ns (94.843%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 1676.673 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.172ns = ( 1671.172 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.193ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.172  1671.172    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081  1671.253 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/Q
                         net (fo=1, routed)           2.642  1673.895    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]
    SLICE_X70Y239        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110  1674.005 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix/O
                         net (fo=1, routed)           2.400  1676.405    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1
    SLICE_X112Y63        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.475 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.708  1679.183    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073  1679.256 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.296  1679.552    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141  1679.693 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.689  1680.382    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372  1676.673    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/C
                         clock pessimism              0.000  1676.673    
                         clock uncertainty           -0.199  1676.474    
    SLICE_X3Y100         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025  1676.499    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]
  -------------------------------------------------------------------
                         required time                       1676.499    
                         arrival time                       -1680.382    
  -------------------------------------------------------------------
                         slack                                 -3.883    

Slack (VIOLATED) :        -3.866ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.195ns  (logic 0.498ns (5.416%)  route 8.697ns (94.584%))
  Logic Levels:           5  (LUT1=5)
  Clock Path Skew:        5.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 1676.670 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.167ns = ( 1671.167 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.167ns (routing 0.193ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.512ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.167  1671.167    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081  1671.248 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/Q
                         net (fo=1, routed)           2.400  1673.648    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]
    SLICE_X68Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1673.717 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix/O
                         net (fo=1, routed)           2.360  1676.077    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072  1676.149 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.636  1678.785    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1
    SLICE_X2Y146         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1678.854 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.292  1679.146    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y163         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.215 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.685  1679.900    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X0Y98          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138  1680.038 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.324  1680.362    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.369  1676.670    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
                         clock pessimism              0.000  1676.670    
                         clock uncertainty           -0.199  1676.471    
    SLICE_X2Y98          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025  1676.496    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]
  -------------------------------------------------------------------
                         required time                       1676.496    
                         arrival time                       -1680.362    
  -------------------------------------------------------------------
                         slack                                 -3.866    

Slack (VIOLATED) :        -3.822ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.157ns  (logic 0.429ns (4.685%)  route 8.728ns (95.315%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.647ns = ( 1676.681 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.172ns = ( 1671.172 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.193ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.512ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.172  1671.172    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079  1671.251 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/Q
                         net (fo=1, routed)           2.645  1673.896    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]
    SLICE_X70Y239        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074  1673.970 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix/O
                         net (fo=1, routed)           2.343  1676.313    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.383 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.721  1679.104    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138  1679.242 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.279  1679.521    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068  1679.589 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.740  1680.329    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.380  1676.681    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
                         clock pessimism              0.000  1676.681    
                         clock uncertainty           -0.199  1676.482    
    SLICE_X3Y101         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025  1676.507    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]
  -------------------------------------------------------------------
                         required time                       1676.507    
                         arrival time                       -1680.329    
  -------------------------------------------------------------------
                         slack                                 -3.822    

Slack (VIOLATED) :        -3.822ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.157ns  (logic 0.359ns (3.920%)  route 8.798ns (96.079%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.647ns = ( 1676.681 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.172ns = ( 1671.172 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.193ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.512ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.172  1671.172    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081  1671.253 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/Q
                         net (fo=1, routed)           2.544  1673.797    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]
    SLICE_X70Y239        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067  1673.864 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix/O
                         net (fo=1, routed)           2.427  1676.291    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072  1676.363 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.721  1679.084    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073  1679.157 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.318  1679.475    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066  1679.541 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.788  1680.329    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.380  1676.681    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                         clock pessimism              0.000  1676.681    
                         clock uncertainty           -0.199  1676.482    
    SLICE_X3Y101         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025  1676.507    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]
  -------------------------------------------------------------------
                         required time                       1676.507    
                         arrival time                       -1680.329    
  -------------------------------------------------------------------
                         slack                                 -3.822    

Slack (VIOLATED) :        -3.800ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.127ns  (logic 0.360ns (3.944%)  route 8.767ns (96.056%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 1676.673 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.172ns = ( 1671.172 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.193ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.172  1671.172    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081  1671.253 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/Q
                         net (fo=1, routed)           2.553  1673.806    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]
    SLICE_X68Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073  1673.879 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix/O
                         net (fo=1, routed)           2.310  1676.189    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068  1676.257 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.806  1679.063    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1
    SLICE_X3Y150         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.132 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.263  1679.395    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y167         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.464 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.835  1680.299    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372  1676.673    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/C
                         clock pessimism              0.000  1676.673    
                         clock uncertainty           -0.199  1676.474    
    SLICE_X3Y100         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025  1676.499    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]
  -------------------------------------------------------------------
                         required time                       1676.499    
                         arrival time                       -1680.299    
  -------------------------------------------------------------------
                         slack                                 -3.800    

Slack (VIOLATED) :        -3.775ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.102ns  (logic 0.352ns (3.867%)  route 8.750ns (96.133%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 1676.673 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.172ns = ( 1671.172 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.193ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.172  1671.172    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079  1671.251 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/Q
                         net (fo=1, routed)           2.570  1673.821    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]
    SLICE_X70Y239        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070  1673.891 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix/O
                         net (fo=1, routed)           2.343  1676.234    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066  1676.300 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.709  1679.009    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068  1679.077 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.338  1679.415    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y161         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.484 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.790  1680.274    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372  1676.673    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                         clock pessimism              0.000  1676.673    
                         clock uncertainty           -0.199  1676.474    
    SLICE_X3Y100         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025  1676.499    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]
  -------------------------------------------------------------------
                         required time                       1676.499    
                         arrival time                       -1680.274    
  -------------------------------------------------------------------
                         slack                                 -3.775    

Slack (VIOLATED) :        -3.760ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.086ns  (logic 0.355ns (3.907%)  route 8.731ns (96.093%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 1676.672 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.172ns = ( 1671.172 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.193ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.512ns, distribution 0.859ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.172  1671.172    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079  1671.251 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/Q
                         net (fo=1, routed)           2.577  1673.828    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]
    SLICE_X70Y239        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068  1673.896 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix/O
                         net (fo=1, routed)           2.400  1676.296    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1
    SLICE_X112Y64        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.366 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.633  1678.999    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1
    SLICE_X3Y143         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.068 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.325  1679.393    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y158         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.462 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.796  1680.258    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.371  1676.672    pixel_processor/output_reformatter/CLK
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/C
                         clock pessimism              0.000  1676.672    
                         clock uncertainty           -0.199  1676.473    
    SLICE_X3Y99          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025  1676.498    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]
  -------------------------------------------------------------------
                         required time                       1676.498    
                         arrival time                       -1680.258    
  -------------------------------------------------------------------
                         slack                                 -3.760    

Slack (VIOLATED) :        -3.759ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.088ns  (logic 0.357ns (3.928%)  route 8.731ns (96.072%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 1676.670 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.167ns = ( 1671.167 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.167ns (routing 0.193ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.512ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.167  1671.167    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080  1671.247 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/Q
                         net (fo=1, routed)           2.461  1673.708    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]
    SLICE_X69Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1673.777 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix/O
                         net (fo=1, routed)           2.513  1676.290    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1
    SLICE_X112Y59        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.360 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.662  1679.022    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1
    SLICE_X2Y141         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.091 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.325  1679.416    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y156         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.485 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.770  1680.255    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.369  1676.670    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/C
                         clock pessimism              0.000  1676.670    
                         clock uncertainty           -0.199  1676.471    
    SLICE_X2Y98          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025  1676.496    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]
  -------------------------------------------------------------------
                         required time                       1676.496    
                         arrival time                       -1680.255    
  -------------------------------------------------------------------
                         slack                                 -3.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.190ns (3.175%)  route 5.794ns (96.825%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.644ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.562ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015     1.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.075 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/Q
                         net (fo=1, routed)           1.639     2.714    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]
    SLICE_X69Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.746 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix/O
                         net (fo=1, routed)           1.689     4.435    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1
    SLICE_X112Y59        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.469 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.777     6.246    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1
    SLICE_X2Y141         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.278 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.220     6.498    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y156         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.530 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.469     6.999    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.544     6.644    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/C
                         clock pessimism              0.000     6.644    
                         clock uncertainty            0.199     6.843    
    SLICE_X2Y98          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     6.903    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.903    
                         arrival time                           6.999    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.268ns (4.475%)  route 5.721ns (95.525%))
  Logic Levels:           5  (LUT1=5)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.644ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.562ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015     1.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.075 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/Q
                         net (fo=1, routed)           1.607     2.682    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]
    SLICE_X68Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.714 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix/O
                         net (fo=1, routed)           1.546     4.260    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     4.295 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.734     6.029    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1
    SLICE_X2Y146         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.061 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.194     6.255    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y163         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.287 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.453     6.740    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X0Y98          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     6.817 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.187     7.004    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.544     6.644    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
                         clock pessimism              0.000     6.644    
                         clock uncertainty            0.199     6.843    
    SLICE_X2Y98          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.903    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.903    
                         arrival time                           7.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 0.189ns (3.151%)  route 5.809ns (96.849%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.644ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.562ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017     1.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.076 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/Q
                         net (fo=1, routed)           1.704     2.780    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]
    SLICE_X70Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.812 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix/O
                         net (fo=1, routed)           1.584     4.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.430 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.842     6.272    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1
    SLICE_X2Y144         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.304 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.226     6.530    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y157         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.562 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.453     7.015    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.544     6.644    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/C
                         clock pessimism              0.000     6.644    
                         clock uncertainty            0.199     6.843    
    SLICE_X2Y98          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.905    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.905    
                         arrival time                           7.015    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.193ns (3.208%)  route 5.824ns (96.792%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.562ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017     1.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.077 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/Q
                         net (fo=1, routed)           1.707     2.784    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]
    SLICE_X68Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     2.816 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix/O
                         net (fo=1, routed)           1.522     4.338    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.037     4.375 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.897     6.272    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1
    SLICE_X3Y150         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.304 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.181     6.485    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y167         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.517 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.517     7.034    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.547     6.647    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/C
                         clock pessimism              0.000     6.647    
                         clock uncertainty            0.199     6.846    
    SLICE_X3Y100         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.906    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.906    
                         arrival time                           7.034    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.235ns (3.886%)  route 5.812ns (96.114%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.664ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.562ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017     1.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.076 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/Q
                         net (fo=1, routed)           1.744     2.820    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]
    SLICE_X70Y239        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.033     2.853 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix/O
                         net (fo=1, routed)           1.580     4.433    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.467 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.835     6.302    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     6.379 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.194     6.573    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     6.605 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.459     7.064    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.564     6.664    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
                         clock pessimism              0.000     6.664    
                         clock uncertainty            0.199     6.863    
    SLICE_X3Y101         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     6.923    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.923    
                         arrival time                           7.064    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.188ns (3.115%)  route 5.847ns (96.885%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.646ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.562ns, distribution 0.984ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017     1.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.075 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/Q
                         net (fo=1, routed)           1.721     2.796    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]
    SLICE_X70Y239        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     2.828 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix/O
                         net (fo=1, routed)           1.609     4.437    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1
    SLICE_X112Y64        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.471 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.798     6.269    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1
    SLICE_X3Y143         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.301 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.220     6.521    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y158         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.553 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.499     7.052    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.546     6.646    pixel_processor/output_reformatter/CLK
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/C
                         clock pessimism              0.000     6.646    
                         clock uncertainty            0.199     6.845    
    SLICE_X3Y99          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.905    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.905    
                         arrival time                           7.052    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.191ns (3.149%)  route 5.874ns (96.851%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.664ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.562ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017     1.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.077 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/Q
                         net (fo=1, routed)           1.698     2.775    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]
    SLICE_X70Y239        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     2.807 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix/O
                         net (fo=1, routed)           1.638     4.445    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     4.480 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.829     6.309    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     6.341 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.215     6.556    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     6.588 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.494     7.082    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.564     6.664    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                         clock pessimism              0.000     6.664    
                         clock uncertainty            0.199     6.863    
    SLICE_X3Y101         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.923    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.923    
                         arrival time                           7.082    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.192ns (3.174%)  route 5.857ns (96.826%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.562ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017     1.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.075 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/Q
                         net (fo=1, routed)           1.720     2.795    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]
    SLICE_X70Y239        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.032     2.827 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix/O
                         net (fo=1, routed)           1.576     4.403    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.038     4.441 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.853     6.294    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     6.326 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.221     6.547    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y161         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.579 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.487     7.066    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.547     6.647    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                         clock pessimism              0.000     6.647    
                         clock uncertainty            0.199     6.846    
    SLICE_X3Y100         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     6.906    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.906    
                         arrival time                           7.066    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.237ns (3.894%)  route 5.850ns (96.106%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.562ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017     1.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.076 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/Q
                         net (fo=1, routed)           1.674     2.750    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]
    SLICE_X70Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     2.782 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix/O
                         net (fo=1, routed)           1.635     4.417    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.037     4.454 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.849     6.303    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.335 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.234     6.569    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     6.646 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.458     7.104    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.547     6.647    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
                         clock pessimism              0.000     6.647    
                         clock uncertainty            0.199     6.846    
    SLICE_X3Y100         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.908    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.908    
                         arrival time                           7.104    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 0.267ns (4.385%)  route 5.822ns (95.615%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.562ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017     1.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.077 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/Q
                         net (fo=1, routed)           1.766     2.843    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]
    SLICE_X70Y239        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.063     2.906 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix/O
                         net (fo=1, routed)           1.612     4.518    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1
    SLICE_X112Y63        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.552 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.820     6.372    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     6.404 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.196     6.600    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.078     6.678 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.428     7.106    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.547     6.647    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/C
                         clock pessimism              0.000     6.647    
                         clock uncertainty            0.199     6.846    
    SLICE_X3Y100         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     6.908    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.908    
                         arrival time                           7.106    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.557ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 0.688ns (8.538%)  route 7.365ns (91.462%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 42.755 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 1.385ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.702     9.053    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y16         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.132    42.755    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y16         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[17]/C
                         clock pessimism              0.000    42.755    
                         clock uncertainty           -0.080    42.676    
    SLICE_X40Y16         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    42.610    hdmi_controller/reset_power_on_i2c/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         42.610    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 33.557    

Slack (MET) :             33.557ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 0.688ns (8.538%)  route 7.365ns (91.462%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 42.755 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 1.385ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.702     9.053    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y16         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.132    42.755    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y16         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[18]/C
                         clock pessimism              0.000    42.755    
                         clock uncertainty           -0.080    42.676    
    SLICE_X40Y16         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    42.610    hdmi_controller/reset_power_on_i2c/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         42.610    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 33.557    

Slack (MET) :             33.557ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 0.688ns (8.538%)  route 7.365ns (91.462%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 42.755 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 1.385ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.702     9.053    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y16         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.132    42.755    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y16         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[19]/C
                         clock pessimism              0.000    42.755    
                         clock uncertainty           -0.080    42.676    
    SLICE_X40Y16         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    42.610    hdmi_controller/reset_power_on_i2c/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         42.610    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 33.557    

Slack (MET) :             33.557ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 0.688ns (8.538%)  route 7.365ns (91.462%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 42.755 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 1.385ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.702     9.053    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y16         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.132    42.755    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y16         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[20]/C
                         clock pessimism              0.000    42.755    
                         clock uncertainty           -0.080    42.676    
    SLICE_X40Y16         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    42.610    hdmi_controller/reset_power_on_i2c/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         42.610    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 33.557    

Slack (MET) :             33.560ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 0.688ns (8.539%)  route 7.364ns (91.461%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.720ns = ( 42.757 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.134ns (routing 1.385ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.701     9.052    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y16         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.134    42.757    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y16         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[21]/C
                         clock pessimism              0.000    42.757    
                         clock uncertainty           -0.080    42.678    
    SLICE_X40Y16         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    42.612    hdmi_controller/reset_power_on_i2c/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         42.612    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                 33.560    

Slack (MET) :             33.560ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 0.688ns (8.539%)  route 7.364ns (91.461%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.720ns = ( 42.757 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.134ns (routing 1.385ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.701     9.052    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y16         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.134    42.757    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y16         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[22]/C
                         clock pessimism              0.000    42.757    
                         clock uncertainty           -0.080    42.678    
    SLICE_X40Y16         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    42.612    hdmi_controller/reset_power_on_i2c/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         42.612    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                 33.560    

Slack (MET) :             33.589ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.688ns (8.567%)  route 7.338ns (91.433%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.724ns = ( 42.761 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.675     9.026    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X41Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138    42.761    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[0]/C
                         clock pessimism              0.000    42.761    
                         clock uncertainty           -0.080    42.681    
    SLICE_X41Y14         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    42.615    hdmi_controller/reset_power_on_i2c/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         42.615    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 33.589    

Slack (MET) :             33.589ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.688ns (8.567%)  route 7.338ns (91.433%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.724ns = ( 42.761 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.675     9.026    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138    42.761    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/C
                         clock pessimism              0.000    42.761    
                         clock uncertainty           -0.080    42.681    
    SLICE_X40Y14         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    42.615    hdmi_controller/reset_power_on_i2c/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         42.615    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 33.589    

Slack (MET) :             33.589ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.688ns (8.567%)  route 7.338ns (91.433%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.724ns = ( 42.761 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.675     9.026    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138    42.761    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[2]/C
                         clock pessimism              0.000    42.761    
                         clock uncertainty           -0.080    42.681    
    SLICE_X40Y14         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    42.615    hdmi_controller/reset_power_on_i2c/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         42.615    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 33.589    

Slack (MET) :             33.589ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.688ns (8.567%)  route 7.338ns (91.433%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.724ns = ( 42.761 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.675     9.026    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138    42.761    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[3]/C
                         clock pessimism              0.000    42.761    
                         clock uncertainty           -0.080    42.681    
    SLICE_X40Y14         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    42.615    hdmi_controller/reset_power_on_i2c/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         42.615    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 33.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.262%)  route 0.136ns (77.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.926ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.136     3.538    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.474     3.319    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism              0.053     3.372    
    SLICE_X40Y10         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     3.352    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.262%)  route 0.136ns (77.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.926ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.136     3.538    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.474     3.319    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism              0.053     3.372    
    SLICE_X40Y10         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.352    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.262%)  route 0.136ns (77.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.926ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.136     3.538    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.474     3.319    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]/C
                         clock pessimism              0.053     3.372    
    SLICE_X40Y10         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.352    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.529%)  route 0.171ns (81.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.926ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.171     3.573    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y8          FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.483     3.328    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y8          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.053     3.381    
    SLICE_X41Y8          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.361    hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/stop_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.529%)  route 0.171ns (81.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.926ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.171     3.573    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y8          FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/stop_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.483     3.328    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y8          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/stop_reg/C
                         clock pessimism              0.053     3.381    
    SLICE_X41Y8          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.361    hdmi_controller/i2c_config/i2c_master_top_m0/stop_reg
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.529%)  route 0.171ns (81.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.926ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.171     3.573    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y8          FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.483     3.328    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y8          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[0]/C
                         clock pessimism              0.053     3.381    
    SLICE_X41Y8          FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     3.361    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[4]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.039ns (16.079%)  route 0.204ns (83.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.926ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.204     3.605    hdmi_controller/i2c_config/fSDA_reg[0]
    SLICE_X39Y9          FDCE                                         f  hdmi_controller/i2c_config/lut_index_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.484     3.329    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[4]/C
                         clock pessimism              0.083     3.412    
    SLICE_X39Y9          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.392    hdmi_controller/i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[7]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.039ns (16.079%)  route 0.204ns (83.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.926ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.204     3.605    hdmi_controller/i2c_config/fSDA_reg[0]
    SLICE_X39Y9          FDCE                                         f  hdmi_controller/i2c_config/lut_index_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.480     3.325    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[7]/C
                         clock pessimism              0.083     3.408    
    SLICE_X39Y9          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.388    hdmi_controller/i2c_config/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[8]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.039ns (16.079%)  route 0.204ns (83.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.926ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.204     3.605    hdmi_controller/i2c_config/fSDA_reg[0]
    SLICE_X39Y9          FDCE                                         f  hdmi_controller/i2c_config/lut_index_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.480     3.325    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[8]/C
                         clock pessimism              0.083     3.408    
    SLICE_X39Y9          FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     3.388    hdmi_controller/i2c_config/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[9]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.039ns (16.079%)  route 0.204ns (83.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.926ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.204     3.605    hdmi_controller/i2c_config/fSDA_reg[0]
    SLICE_X39Y9          FDCE                                         f  hdmi_controller/i2c_config/lut_index_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.480     3.325    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[9]/C
                         clock pessimism              0.083     3.408    
    SLICE_X39Y9          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.388    hdmi_controller/i2c_config/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 0.688ns (9.397%)  route 6.629ns (90.603%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 8.818 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.861ns (routing 1.098ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.966     8.317    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X16Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.861     8.818    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[0]/C
                         clock pessimism              0.000     8.818    
                         clock uncertainty           -0.060     8.758    
    SLICE_X16Y72         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     8.692    pixel_processor/video_timing_ctrl/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[11]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 0.688ns (9.397%)  route 6.629ns (90.603%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 8.818 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.861ns (routing 1.098ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.966     8.317    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X16Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.861     8.818    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[11]/C
                         clock pessimism              0.000     8.818    
                         clock uncertainty           -0.060     8.758    
    SLICE_X16Y72         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     8.692    pixel_processor/video_timing_ctrl/v_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 0.688ns (9.397%)  route 6.629ns (90.603%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 8.818 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.861ns (routing 1.098ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.966     8.317    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X16Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.861     8.818    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[3]/C
                         clock pessimism              0.000     8.818    
                         clock uncertainty           -0.060     8.758    
    SLICE_X16Y72         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.692    pixel_processor/video_timing_ctrl/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 0.688ns (9.401%)  route 6.626ns (90.599%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 8.817 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.860ns (routing 1.098ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.963     8.314    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X16Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.860     8.817    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[4]/C
                         clock pessimism              0.000     8.817    
                         clock uncertainty           -0.060     8.757    
    SLICE_X16Y72         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     8.691    pixel_processor/video_timing_ctrl/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 0.688ns (9.416%)  route 6.614ns (90.584%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 8.814 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.857ns (routing 1.098ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.951     8.302    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X17Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.857     8.814    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[7]/C
                         clock pessimism              0.000     8.814    
                         clock uncertainty           -0.060     8.754    
    SLICE_X17Y72         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     8.688    pixel_processor/video_timing_ctrl/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.688ns (9.418%)  route 6.613ns (90.582%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 8.816 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.859ns (routing 1.098ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.950     8.301    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X17Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.859     8.816    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[9]/C
                         clock pessimism              0.000     8.816    
                         clock uncertainty           -0.060     8.756    
    SLICE_X17Y72         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.690    pixel_processor/video_timing_ctrl/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/BUFGCE_DIV_PIXEL_CLK/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.618ns (8.876%)  route 6.340ns (91.124%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 8.503 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 1.098ns, distribution 0.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           3.451     7.957    pixel_processor/reset_i_IBUF_hold_fix_1_alias
    BUFGCE_DIV_X0Y1      BUFGCE_DIV                                   f  pixel_processor/BUFGCE_DIV_PIXEL_CLK/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.545     8.503    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV                                   r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/I
                         clock pessimism              0.000     8.503    
                         clock uncertainty           -0.060     8.442    
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Recov_BUFGCE_DIV_I_CLR)
                                                     -0.081     8.361    pixel_processor/BUFGCE_DIV_PIXEL_CLK
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 0.688ns (9.443%)  route 6.593ns (90.557%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 8.814 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.856ns (routing 1.098ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.930     8.281    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X16Y71         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.856     8.814    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[3]/C
                         clock pessimism              0.000     8.814    
                         clock uncertainty           -0.060     8.754    
    SLICE_X16Y71         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.688    pixel_processor/video_timing_ctrl/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.688ns (9.447%)  route 6.590ns (90.553%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 8.820 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.863ns (routing 1.098ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.927     8.278    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y71         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.863     8.820    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[15]/C
                         clock pessimism              0.000     8.820    
                         clock uncertainty           -0.060     8.760    
    SLICE_X12Y71         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.694    hdmi_controller/color_bar_gen/h_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.688ns (9.463%)  route 6.578ns (90.537%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 8.810 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.852ns (routing 1.098ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.775     7.281    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.351 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.915     8.266    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X17Y71         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.852     8.810    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
                         clock pessimism              0.000     8.810    
                         clock uncertainty           -0.060     8.750    
    SLICE_X17Y71         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.684    pixel_processor/video_timing_ctrl/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  0.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.354ns (7.809%)  route 4.174ns (92.191%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.410     5.528    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y73         FDCE                                         f  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                         clock pessimism              0.000     5.319    
    SLICE_X11Y73         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.032     5.287    hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.287    
                         arrival time                           5.528    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.354ns (7.809%)  route 4.174ns (92.191%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.410     5.528    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y73         FDCE                                         f  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
                         clock pessimism              0.000     5.319    
    SLICE_X11Y73         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.032     5.287    hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.287    
                         arrival time                           5.528    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.354ns (7.706%)  route 4.235ns (92.294%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.101ns (routing 1.210ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.470     5.588    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y72         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.101     5.346    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y72         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[0]/C
                         clock pessimism              0.000     5.346    
    SLICE_X11Y72         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     5.314    hdmi_controller/color_bar_gen/active_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.314    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.354ns (7.737%)  route 4.216ns (92.263%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.081ns (routing 1.210ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.452     5.570    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X13Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.081     5.326    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X13Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[5]/C
                         clock pessimism              0.000     5.326    
    SLICE_X13Y72         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.032     5.294    pixel_processor/video_timing_ctrl/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.294    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.354ns (7.737%)  route 4.216ns (92.263%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.081ns (routing 1.210ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.452     5.570    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X13Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.081     5.326    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X13Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[8]/C
                         clock pessimism              0.000     5.326    
    SLICE_X13Y72         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     5.294    pixel_processor/video_timing_ctrl/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.294    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.354ns (7.720%)  route 4.226ns (92.280%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.088ns (routing 1.210ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.462     5.580    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y72         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.088     5.333    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y72         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[12]/C
                         clock pessimism              0.000     5.333    
    SLICE_X12Y72         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     5.301    hdmi_controller/color_bar_gen/h_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.301    
                         arrival time                           5.580    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.354ns (7.720%)  route 4.226ns (92.280%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.088ns (routing 1.210ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.462     5.580    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y72         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.088     5.333    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y72         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[13]/C
                         clock pessimism              0.000     5.333    
    SLICE_X12Y72         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.032     5.301    hdmi_controller/color_bar_gen/h_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.301    
                         arrival time                           5.580    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.354ns (7.720%)  route 4.226ns (92.280%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.088ns (routing 1.210ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.462     5.580    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y72         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.088     5.333    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y72         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[14]/C
                         clock pessimism              0.000     5.333    
    SLICE_X12Y72         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.032     5.301    hdmi_controller/color_bar_gen/h_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.301    
                         arrival time                           5.580    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[10]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.354ns (7.720%)  route 4.226ns (92.280%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.088ns (routing 1.210ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.462     5.580    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.088     5.333    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[10]/C
                         clock pessimism              0.000     5.333    
    SLICE_X12Y72         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.032     5.301    pixel_processor/video_timing_ctrl/h_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.301    
                         arrival time                           5.580    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.354ns (7.706%)  route 4.235ns (92.294%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.096ns (routing 1.210ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     3.167    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.222 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.862     5.084    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.118 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.470     5.588    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y72         FDCE                                         f  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.096     5.341    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y72         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/C
                         clock pessimism              0.000     5.341    
    SLICE_X11Y72         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     5.309    hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.309    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi
  To Clock:  csi

Setup :            1  Failing Endpoint ,  Worst Slack       -0.227ns,  Total Violation       -0.227ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (csi rise@2.500ns - csi rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.515ns (22.064%)  route 1.818ns (77.936%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 3.221 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.818     3.332    mipi_subsystem/mipi_dphy/lopt
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.884 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.924    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.924 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     3.221    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
                         clock pessimism              0.000     3.221    
                         clock uncertainty           -0.035     3.186    
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Recov_BUFGCE_DIV_I_CLR)
                                                     -0.081     3.105    mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                 -0.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.150ns (15.207%)  route 0.834ns (84.793%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.834     1.984    mipi_subsystem/mipi_dphy/lopt
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
                         clock pessimism              0.000     0.617    
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Remov_BUFGCE_DIV_I_CLR)
                                                     -0.015     0.602    mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  1.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.394ns (24.817%)  route 1.194ns (75.183%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 54.134 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.097ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.852    10.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.828    54.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.849    58.983    
                         clock uncertainty           -0.035    58.948    
    SLICE_X72Y103        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.882    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 48.143    

Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.394ns (24.817%)  route 1.194ns (75.183%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 54.134 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.097ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.852    10.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.828    54.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.849    58.983    
                         clock uncertainty           -0.035    58.948    
    SLICE_X72Y103        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    58.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.882    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 48.143    

Slack (MET) :             48.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.394ns (24.832%)  route 1.193ns (75.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 48.146    

Slack (MET) :             48.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.394ns (24.832%)  route 1.193ns (75.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 48.146    

Slack (MET) :             48.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.394ns (24.832%)  route 1.193ns (75.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 48.146    

Slack (MET) :             48.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.394ns (24.832%)  route 1.193ns (75.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 48.146    

Slack (MET) :             48.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.394ns (24.832%)  route 1.193ns (75.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 48.146    

Slack (MET) :             48.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.394ns (24.832%)  route 1.193ns (75.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 48.146    

Slack (MET) :             48.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.394ns (24.832%)  route 1.193ns (75.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 48.146    

Slack (MET) :             48.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.394ns (24.832%)  route 1.193ns (75.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 48.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.445ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    4.380ns
  Clock Net Delay (Source):      1.121ns (routing 0.649ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.719ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.121     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.113     3.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X64Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.269     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.380     3.065    
    SLICE_X64Y109        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.837%)  route 0.075ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.719ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.277     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.416     3.037    
    SLICE_X65Y108        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.837%)  route 0.075ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.719ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.277     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.416     3.037    
    SLICE_X65Y108        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.837%)  route 0.075ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.837%)  route 0.075ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.837%)  route 0.075ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.837%)  route 0.075ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.837%)  route 0.075ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.608%)  route 0.113ns (74.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.444ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    4.380ns
  Clock Net Delay (Source):      1.131ns (routing 0.649ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.719ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.131     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.113     3.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.268     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.380     3.064    
    SLICE_X61Y112        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     3.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.608%)  route 0.113ns (74.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.444ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    4.380ns
  Clock Net Delay (Source):      1.131ns (routing 0.649ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.719ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.131     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.113     3.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.268     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.380     3.064    
    SLICE_X61Y112        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     3.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi
  To Clock:  dphy_byte_clk

Setup :           27  Failing Endpoints,  Worst Slack       -7.165ns,  Total Violation     -193.027ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.165ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.328ns  (logic 8.438ns (90.455%)  route 0.890ns (9.545%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.015 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.790    18.078    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015    11.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                         clock pessimism              0.000    11.015    
                         clock uncertainty           -0.035    10.979    
    SLICE_X0Y92          FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    10.913    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 -7.165    

Slack (VIOLATED) :        -7.165ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.328ns  (logic 8.438ns (90.455%)  route 0.890ns (9.545%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.015 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.790    18.078    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015    11.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                         clock pessimism              0.000    11.015    
                         clock uncertainty           -0.035    10.979    
    SLICE_X0Y92          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    10.913    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 -7.165    

Slack (VIOLATED) :        -7.165ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.328ns  (logic 8.438ns (90.455%)  route 0.890ns (9.545%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.015 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.790    18.078    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015    11.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
                         clock pessimism              0.000    11.015    
                         clock uncertainty           -0.035    10.979    
    SLICE_X0Y92          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    10.913    pixel_processor/output_reformatter/line_even_nodd_clk_i_reg
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 -7.165    

Slack (VIOLATED) :        -7.165ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[10]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.328ns  (logic 8.438ns (90.455%)  route 0.890ns (9.545%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.015 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.790    18.078    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015    11.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[10]/C
                         clock pessimism              0.000    11.015    
                         clock uncertainty           -0.035    10.979    
    SLICE_X0Y92          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    10.913    pixel_processor/output_reformatter/write_address_reg[10]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 -7.165    

Slack (VIOLATED) :        -7.165ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[11]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.328ns  (logic 8.438ns (90.455%)  route 0.890ns (9.545%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.015 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.790    18.078    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015    11.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[11]/C
                         clock pessimism              0.000    11.015    
                         clock uncertainty           -0.035    10.979    
    SLICE_X0Y92          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.913    pixel_processor/output_reformatter/write_address_reg[11]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 -7.165    

Slack (VIOLATED) :        -7.165ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[2]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.328ns  (logic 8.438ns (90.455%)  route 0.890ns (9.545%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.015 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.790    18.078    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015    11.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[2]/C
                         clock pessimism              0.000    11.015    
                         clock uncertainty           -0.035    10.979    
    SLICE_X0Y92          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    10.913    pixel_processor/output_reformatter/write_address_reg[2]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 -7.165    

Slack (VIOLATED) :        -7.165ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[7]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.328ns  (logic 8.438ns (90.455%)  route 0.890ns (9.545%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.015 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.790    18.078    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015    11.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[7]/C
                         clock pessimism              0.000    11.015    
                         clock uncertainty           -0.035    10.979    
    SLICE_X0Y92          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    10.913    pixel_processor/output_reformatter/write_address_reg[7]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 -7.165    

Slack (VIOLATED) :        -7.162ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.327ns  (logic 8.438ns (90.464%)  route 0.889ns (9.536%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 11.017 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.789    18.077    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017    11.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                         clock pessimism              0.000    11.017    
                         clock uncertainty           -0.035    10.981    
    SLICE_X0Y92          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    10.915    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]
  -------------------------------------------------------------------
                         required time                         10.915    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                 -7.162    

Slack (VIOLATED) :        -7.162ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.327ns  (logic 8.438ns (90.464%)  route 0.889ns (9.536%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 11.017 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.789    18.077    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017    11.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                         clock pessimism              0.000    11.017    
                         clock uncertainty           -0.035    10.981    
    SLICE_X0Y92          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    10.915    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.915    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                 -7.162    

Slack (VIOLATED) :        -7.162ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.327ns  (logic 8.438ns (90.464%)  route 0.889ns (9.536%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 11.017 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.017ns (routing 0.175ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.789    18.077    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.017    11.017    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                         clock pessimism              0.000    11.017    
                         clock uncertainty           -0.035    10.981    
    SLICE_X0Y92          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    10.915    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.915    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                 -7.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.003ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.592ns  (logic 5.995ns (90.940%)  route 0.597ns (9.060%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.824ns (routing 0.122ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.518     7.842    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.824     0.824    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg2_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X0Y93          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.839    pixel_processor/debayer_filter/data_valid_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           7.842    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/last_line_sync_reg/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.592ns  (logic 5.995ns (90.940%)  route 0.597ns (9.060%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.824ns (routing 0.122ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.518     7.842    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/last_line_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.824     0.824    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/last_line_sync_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X0Y93          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.839    pixel_processor/output_reformatter/last_line_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           7.842    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[0]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.592ns  (logic 5.995ns (90.940%)  route 0.597ns (9.060%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.824ns (routing 0.122ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.518     7.842    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.824     0.824    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[0]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X0Y93          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.839    pixel_processor/output_reformatter/write_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           7.842    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.592ns  (logic 5.995ns (90.940%)  route 0.597ns (9.060%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.824ns (routing 0.122ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.518     7.842    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.824     0.824    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[1]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X0Y93          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.839    pixel_processor/output_reformatter/write_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           7.842    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[3]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.592ns  (logic 5.995ns (90.940%)  route 0.597ns (9.060%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.824ns (routing 0.122ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.518     7.842    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.824     0.824    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[3]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X0Y93          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.839    pixel_processor/output_reformatter/write_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           7.842    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[4]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.592ns  (logic 5.995ns (90.940%)  route 0.597ns (9.060%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.824ns (routing 0.122ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.518     7.842    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.824     0.824    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[4]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X0Y93          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.839    pixel_processor/output_reformatter/write_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           7.842    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[8]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.592ns  (logic 5.995ns (90.940%)  route 0.597ns (9.060%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.824ns (routing 0.122ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.518     7.842    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.824     0.824    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[8]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X0Y93          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.839    pixel_processor/output_reformatter/write_address_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           7.842    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[9]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.592ns  (logic 5.995ns (90.940%)  route 0.597ns (9.060%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.824ns (routing 0.122ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.518     7.842    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.824     0.824    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[9]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X0Y93          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.839    pixel_processor/output_reformatter/write_address_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           7.842    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.024ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg_reg/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.569ns  (logic 5.995ns (91.259%)  route 0.574ns (8.741%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.780ns (routing 0.122ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.495     7.819    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.780     0.780    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg_reg/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.035     0.815    
    SLICE_X0Y91          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.795    pixel_processor/debayer_filter/data_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           7.819    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.024ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/output_valid_o_reg/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.569ns  (logic 5.995ns (91.259%)  route 0.574ns (8.741%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.780ns (routing 0.122ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, routed)          0.495     7.819    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/output_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.780     0.780    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.035     0.815    
    SLICE_X0Y91          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.795    pixel_processor/debayer_filter/output_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           7.819    
  -------------------------------------------------------------------
                         slack                                  7.024    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dphy_byte_clk
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.564ns (23.752%)  route 1.809ns (76.248%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.175ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.650     3.165    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.214 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.159     3.373    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.564ns (23.752%)  route 1.809ns (76.248%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.175ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.650     3.165    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.214 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.159     3.373    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  7.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.172ns (17.583%)  route 0.804ns (82.417%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.781ns (routing 0.122ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.740     1.890    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.912 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.976    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.781     0.781    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000     0.781    
    SLICE_X13Y107        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.761    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.172ns (17.583%)  route 0.804ns (82.417%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.781ns (routing 0.122ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.740     1.890    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.912 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.976    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.781     0.781    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000     0.781    
    SLICE_X13Y107        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.761    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  1.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (dphy_byte_clk rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.521ns  (logic 0.202ns (38.735%)  route 0.319ns (61.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 8.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.936ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.175ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.082     8.221    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y108        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     8.300 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.160     8.460    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     8.583 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.159     8.742    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (dphy_byte_clk rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.521ns  (logic 0.202ns (38.735%)  route 0.319ns (61.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 8.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.936ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.175ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.082     8.221    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y108        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     8.300 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.160     8.460    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     8.583 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.159     8.742    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  2.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.525%)  route 0.095ns (54.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.122ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y107        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.771 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.031     1.801    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.841 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.905    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.781     0.781    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.035     0.816    
    SLICE_X13Y107        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.796    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.525%)  route 0.095ns (54.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.122ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y107        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.771 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.031     1.801    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.841 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.905    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.781     0.781    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.035     0.816    
    SLICE_X13Y107        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.796    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            3  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -1.160ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.654ns (9.580%)  route 6.168ns (90.420%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.884ns (routing 0.852ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.047     6.553    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.589 f  reset_n_x_inferred_i_1/O
                         net (fo=8, routed)           1.233     7.822    mipi_subsystem/mipi_dphy/reset_n_i
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.884     7.841    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
                         clock pessimism              0.000     7.841    
                         clock uncertainty           -0.035     7.805    
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.438     7.367    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0
  -------------------------------------------------------------------
                         required time                          7.367    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 0.654ns (9.548%)  route 6.191ns (90.452%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 7.846 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.852ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.047     6.553    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.589 f  reset_n_x_inferred_i_1/O
                         net (fo=8, routed)           1.256     7.845    mipi_subsystem/mipi_dphy/reset_n_i
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.889     7.846    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
                         clock pessimism              0.000     7.846    
                         clock uncertainty           -0.035     7.810    
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.417     7.393    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.254ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.654ns (9.825%)  route 5.998ns (90.175%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 7.851 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.894ns (routing 0.852ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.889     4.403    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.506 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.047     6.553    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.589 f  reset_n_x_inferred_i_1/O
                         net (fo=8, routed)           1.062     7.652    mipi_subsystem/mipi_dphy/reset_n_i
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.894     7.851    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
                         clock pessimism              0.000     7.851    
                         clock uncertainty           -0.035     7.815    
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.417     7.398    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.079ns (9.285%)  route 0.772ns (90.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.772     4.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.380     8.219    
                         clock uncertainty           -0.035     8.184    
    SLICE_X70Y109        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.079ns (9.285%)  route 0.772ns (90.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.772     4.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.380     8.219    
                         clock uncertainty           -0.035     8.184    
    SLICE_X70Y109        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.079ns (9.285%)  route 0.772ns (90.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.772     4.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.380     8.219    
                         clock uncertainty           -0.035     8.184    
    SLICE_X69Y109        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.079ns (9.285%)  route 0.772ns (90.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.772     4.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.380     8.219    
                         clock uncertainty           -0.035     8.184    
    SLICE_X70Y109        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.079ns (9.296%)  route 0.771ns (90.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.852ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.771     4.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.885     7.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.380     8.221    
                         clock uncertainty           -0.035     8.186    
    SLICE_X70Y109        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.079ns (9.296%)  route 0.771ns (90.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.852ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.771     4.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.885     7.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.380     8.221    
                         clock uncertainty           -0.035     8.186    
    SLICE_X69Y109        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.079ns (10.054%)  route 0.707ns (89.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 7.830 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.852ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.707     4.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X68Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.873     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.328     8.158    
                         clock uncertainty           -0.035     8.123    
    SLICE_X68Y108        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  4.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.426%)  route 0.111ns (73.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.573ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.111     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.296     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.276     1.779    
    SLICE_X61Y112        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.426%)  route 0.111ns (73.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.573ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.111     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.296     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.276     1.779    
    SLICE_X61Y112        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.426%)  route 0.111ns (73.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.573ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.111     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.296     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.276     1.779    
    SLICE_X61Y112        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.426%)  route 0.111ns (73.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.573ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.111     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.296     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.276     1.779    
    SLICE_X61Y112        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.875%)  route 0.087ns (69.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      1.172ns (routing 0.513ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.573ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.172     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.087     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X70Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.324     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X70Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.313     1.769    
    SLICE_X70Y107        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.040ns (23.669%)  route 0.129ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.150ns (routing 0.513ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.573ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.150     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.129     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X63Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.306     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.276     1.789    
    SLICE_X63Y113        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.155ns (routing 0.513ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.573ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.155     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.311     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.307     1.763    
    SLICE_X66Y109        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.155ns (routing 0.513ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.573ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.155     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.311     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.307     1.763    
    SLICE_X66Y109        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.155ns (routing 0.513ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.573ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.155     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.311     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.307     1.763    
    SLICE_X66Y109        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.155ns (routing 0.513ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.573ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.155     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.311     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.307     1.763    
    SLICE_X66Y109        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.137    





