{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:54 2023 " "Processing started: Fri Mar 24 16:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689794592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689794864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679689795332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795594 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795658 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795724 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1679689796417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679689796419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679689796677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679689797327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689797327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679689797393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679689797393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:29:57 2023 " "Processing ended: Fri Mar 24 16:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:54 2023 " "Processing started: Fri Mar 24 16:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689794592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689794864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679689795332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795594 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795658 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795724 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1679689796417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679689796419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679689796677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679689797327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689797327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679689797393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679689797393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:29:57 2023 " "Processing ended: Fri Mar 24 16:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689798398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689798398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:58 2023 " "Processing started: Fri Mar 24 16:29:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689798398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679689798398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679689798398 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1679689798465 ""}
{ "Info" "0" "" "Project  = SingleCycleProcessor" {  } {  } 0 0 "Project  = SingleCycleProcessor" 0 0 "Fitter" 0 0 1679689798466 ""}
{ "Info" "0" "" "Revision = SingleCycleProcessor" {  } {  } 0 0 "Revision = SingleCycleProcessor" 0 0 "Fitter" 0 0 1679689798466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:54 2023 " "Processing started: Fri Mar 24 16:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689794592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689794864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679689795332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795594 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795658 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795724 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1679689796417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679689796419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679689796677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679689797327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689797327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679689797393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679689797393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:29:57 2023 " "Processing ended: Fri Mar 24 16:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1679689798514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679689798522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679689798654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679689798662 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679689799047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679689799048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679689799050 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679689799054 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 108 " "No exact pin location assignment(s) for 40 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1679689800125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679689800427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679689800793 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800796 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1679689800818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679689800829 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 33 38 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679689800830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689800887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679689805564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689805786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679689805795 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679689810164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1679689813376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679689813376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689815417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1679689815418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679689815418 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1679689815438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689815799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689816135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689816494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679689817452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:17 2023 " "Processing ended: Fri Mar 24 16:30:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679689817789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:54 2023 " "Processing started: Fri Mar 24 16:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689794592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689794864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679689795332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795594 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795658 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795724 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1679689796417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679689796419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679689796677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679689797327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689797327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679689797393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679689797393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:29:57 2023 " "Processing ended: Fri Mar 24 16:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1679689798514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679689798522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679689798654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679689798662 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679689799047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679689799048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679689799050 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679689799054 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 108 " "No exact pin location assignment(s) for 40 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1679689800125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679689800427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679689800793 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800796 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1679689800818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679689800829 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 33 38 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679689800830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689800887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679689805564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689805786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679689805795 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679689810164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1679689813376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679689813376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689815417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1679689815418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679689815418 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1679689815438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689815799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689816135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689816494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679689817452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:17 2023 " "Processing ended: Fri Mar 24 16:30:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679689817789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679689818644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:18 2023 " "Processing started: Fri Mar 24 16:30:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:54 2023 " "Processing started: Fri Mar 24 16:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689794592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689794864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679689795332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795594 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795658 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795724 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1679689796417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679689796419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679689796677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679689797327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689797327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679689797393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679689797393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:29:57 2023 " "Processing ended: Fri Mar 24 16:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1679689798514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679689798522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679689798654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679689798662 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679689799047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679689799048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679689799050 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679689799054 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 108 " "No exact pin location assignment(s) for 40 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1679689800125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679689800427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679689800793 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800796 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1679689800818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679689800829 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 33 38 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679689800830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689800887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679689805564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689805786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679689805795 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679689810164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1679689813376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679689813376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689815417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1679689815418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679689815418 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1679689815438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689815799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689816135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689816494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679689817452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:17 2023 " "Processing ended: Fri Mar 24 16:30:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679689817789 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679689821241 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679689821315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:22 2023 " "Processing ended: Fri Mar 24 16:30:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679689822291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:54 2023 " "Processing started: Fri Mar 24 16:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689794592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689794864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679689795332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795594 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795658 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795724 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1679689796417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679689796419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679689796677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679689797327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689797327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679689797393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679689797393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:29:57 2023 " "Processing ended: Fri Mar 24 16:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1679689798514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679689798522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679689798654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679689798662 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679689799047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679689799048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679689799050 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679689799054 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 108 " "No exact pin location assignment(s) for 40 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1679689800125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679689800427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679689800793 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800796 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1679689800818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679689800829 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 33 38 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679689800830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689800887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679689805564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689805786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679689805795 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679689810164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1679689813376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679689813376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689815417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1679689815418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679689815418 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1679689815438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689815799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689816135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689816494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679689817452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:17 2023 " "Processing ended: Fri Mar 24 16:30:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679689817789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689818644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:18 2023 " "Processing started: Fri Mar 24 16:30:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679689821241 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679689821315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:22 2023 " "Processing ended: Fri Mar 24 16:30:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679689822291 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679689822971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679689823339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:23 2023 " "Processing started: Fri Mar 24 16:30:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_sta SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1679689823413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689823550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679689823591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679689823591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1679689823850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1679689823850 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50 " "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name swapButton swapButton " "create_clock -period 1.000 -name swapButton swapButton" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1679689824147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824147 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1679689824148 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1679689824157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689824189 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689824189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.658 " "Worst-case setup slack is -9.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.658      -778.266 GClock  " "   -9.658      -778.266 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.733       -15.716 CLOCK_50  " "   -7.733       -15.716 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319       -92.752 CLOCK2_50  " "   -2.319       -92.752 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210         0.000 swapButton  " "    0.210         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 GClock  " "    0.388         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 swapButton  " "    0.445         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772         0.000 CLOCK_50  " "    0.772         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666         0.000 CLOCK2_50  " "    2.666         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -164.910 GClock  " "   -3.000      -164.910 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -110.720 CLOCK2_50  " "   -3.000      -110.720 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.772 CLOCK_50  " "   -3.000       -13.772 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 swapButton  " "   -3.000        -4.285 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1679689824319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1679689824337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1679689824734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689824789 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689824789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.752 " "Worst-case setup slack is -8.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.752      -703.541 GClock  " "   -8.752      -703.541 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.001       -14.161 CLOCK_50  " "   -7.001       -14.161 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007       -80.280 CLOCK2_50  " "   -2.007       -80.280 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 swapButton  " "    0.297         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 GClock  " "    0.340         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 swapButton  " "    0.398         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731         0.000 CLOCK_50  " "    0.731         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.412         0.000 CLOCK2_50  " "    2.412         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -164.910 GClock  " "   -3.000      -164.910 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -108.960 CLOCK2_50  " "   -3.000      -108.960 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.596 CLOCK_50  " "   -3.000       -13.596 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 swapButton  " "   -3.000        -4.285 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1679689824951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689825101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689825101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.282 " "Worst-case setup slack is -4.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.282      -328.836 GClock  " "   -4.282      -328.836 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377        -6.468 CLOCK_50  " "   -3.377        -6.468 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388       -15.520 CLOCK2_50  " "   -0.388       -15.520 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626         0.000 swapButton  " "    0.626         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 GClock  " "    0.175         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 swapButton  " "    0.208         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 CLOCK_50  " "    0.339         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986         0.000 CLOCK2_50  " "    0.986         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689825121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689825126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -137.943 GClock  " "   -3.000      -137.943 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -47.720 CLOCK2_50  " "   -3.000       -47.720 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.486 CLOCK_50  " "   -3.000        -7.486 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.270 swapButton  " "   -3.000        -4.270 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679689825650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679689825650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:25 2023 " "Processing ended: Fri Mar 24 16:30:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:54 2023 " "Processing started: Fri Mar 24 16:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689794592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689794864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679689795332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795594 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795658 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795724 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1679689796417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679689796419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679689796677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679689797327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689797327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679689797393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679689797393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:29:57 2023 " "Processing ended: Fri Mar 24 16:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1679689798514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679689798522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679689798654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679689798662 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679689799047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679689799048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679689799050 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679689799054 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 108 " "No exact pin location assignment(s) for 40 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1679689800125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679689800427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679689800793 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800796 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1679689800818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679689800829 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 33 38 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679689800830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689800887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679689805564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689805786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679689805795 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679689810164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1679689813376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679689813376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689815417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1679689815418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679689815418 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1679689815438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689815799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689816135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689816494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679689817452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:17 2023 " "Processing ended: Fri Mar 24 16:30:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679689817789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689818644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:18 2023 " "Processing started: Fri Mar 24 16:30:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679689821241 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679689821315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:22 2023 " "Processing ended: Fri Mar 24 16:30:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679689822291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:23 2023 " "Processing started: Fri Mar 24 16:30:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_sta SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1679689823413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689823550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679689823591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679689823591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1679689823850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1679689823850 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50 " "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name swapButton swapButton " "create_clock -period 1.000 -name swapButton swapButton" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1679689824147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824147 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1679689824148 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1679689824157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689824189 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689824189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.658 " "Worst-case setup slack is -9.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.658      -778.266 GClock  " "   -9.658      -778.266 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.733       -15.716 CLOCK_50  " "   -7.733       -15.716 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319       -92.752 CLOCK2_50  " "   -2.319       -92.752 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210         0.000 swapButton  " "    0.210         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 GClock  " "    0.388         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 swapButton  " "    0.445         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772         0.000 CLOCK_50  " "    0.772         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666         0.000 CLOCK2_50  " "    2.666         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -164.910 GClock  " "   -3.000      -164.910 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -110.720 CLOCK2_50  " "   -3.000      -110.720 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.772 CLOCK_50  " "   -3.000       -13.772 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 swapButton  " "   -3.000        -4.285 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1679689824319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1679689824337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1679689824734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689824789 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689824789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.752 " "Worst-case setup slack is -8.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.752      -703.541 GClock  " "   -8.752      -703.541 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.001       -14.161 CLOCK_50  " "   -7.001       -14.161 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007       -80.280 CLOCK2_50  " "   -2.007       -80.280 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 swapButton  " "    0.297         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 GClock  " "    0.340         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 swapButton  " "    0.398         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731         0.000 CLOCK_50  " "    0.731         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.412         0.000 CLOCK2_50  " "    2.412         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -164.910 GClock  " "   -3.000      -164.910 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -108.960 CLOCK2_50  " "   -3.000      -108.960 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.596 CLOCK_50  " "   -3.000       -13.596 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 swapButton  " "   -3.000        -4.285 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1679689824951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689825101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689825101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.282 " "Worst-case setup slack is -4.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.282      -328.836 GClock  " "   -4.282      -328.836 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377        -6.468 CLOCK_50  " "   -3.377        -6.468 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388       -15.520 CLOCK2_50  " "   -0.388       -15.520 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626         0.000 swapButton  " "    0.626         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 GClock  " "    0.175         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 swapButton  " "    0.208         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 CLOCK_50  " "    0.339         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986         0.000 CLOCK2_50  " "    0.986         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689825121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689825126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -137.943 GClock  " "   -3.000      -137.943 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -47.720 CLOCK2_50  " "   -3.000       -47.720 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.486 CLOCK_50  " "   -3.000        -7.486 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.270 swapButton  " "   -3.000        -4.270 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679689825650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679689825650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:25 2023 " "Processing ended: Fri Mar 24 16:30:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689826709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689826709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:26 2023 " "Processing started: Fri Mar 24 16:30:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689826709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689826709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689826709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:54 2023 " "Processing started: Fri Mar 24 16:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689794592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689794864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679689795332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795594 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795658 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795724 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1679689796417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679689796419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679689796677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679689797327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689797327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679689797393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679689797393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:29:57 2023 " "Processing ended: Fri Mar 24 16:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1679689798514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679689798522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679689798654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679689798662 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679689799047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679689799048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679689799050 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679689799054 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 108 " "No exact pin location assignment(s) for 40 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1679689800125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679689800427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679689800793 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800796 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1679689800818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679689800829 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 33 38 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679689800830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689800887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679689805564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689805786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679689805795 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679689810164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1679689813376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679689813376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689815417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1679689815418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679689815418 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1679689815438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689815799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689816135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689816494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679689817452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:17 2023 " "Processing ended: Fri Mar 24 16:30:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679689817789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689818644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:18 2023 " "Processing started: Fri Mar 24 16:30:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679689821241 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679689821315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:22 2023 " "Processing ended: Fri Mar 24 16:30:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679689822291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:23 2023 " "Processing started: Fri Mar 24 16:30:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_sta SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1679689823413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689823550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679689823591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679689823591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1679689823850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1679689823850 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50 " "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name swapButton swapButton " "create_clock -period 1.000 -name swapButton swapButton" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1679689824147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824147 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1679689824148 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1679689824157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689824189 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689824189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.658 " "Worst-case setup slack is -9.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.658      -778.266 GClock  " "   -9.658      -778.266 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.733       -15.716 CLOCK_50  " "   -7.733       -15.716 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319       -92.752 CLOCK2_50  " "   -2.319       -92.752 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210         0.000 swapButton  " "    0.210         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 GClock  " "    0.388         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 swapButton  " "    0.445         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772         0.000 CLOCK_50  " "    0.772         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666         0.000 CLOCK2_50  " "    2.666         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -164.910 GClock  " "   -3.000      -164.910 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -110.720 CLOCK2_50  " "   -3.000      -110.720 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.772 CLOCK_50  " "   -3.000       -13.772 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 swapButton  " "   -3.000        -4.285 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1679689824319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1679689824337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1679689824734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689824789 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689824789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.752 " "Worst-case setup slack is -8.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.752      -703.541 GClock  " "   -8.752      -703.541 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.001       -14.161 CLOCK_50  " "   -7.001       -14.161 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007       -80.280 CLOCK2_50  " "   -2.007       -80.280 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 swapButton  " "    0.297         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 GClock  " "    0.340         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 swapButton  " "    0.398         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731         0.000 CLOCK_50  " "    0.731         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.412         0.000 CLOCK2_50  " "    2.412         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -164.910 GClock  " "   -3.000      -164.910 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -108.960 CLOCK2_50  " "   -3.000      -108.960 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.596 CLOCK_50  " "   -3.000       -13.596 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 swapButton  " "   -3.000        -4.285 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1679689824951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689825101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689825101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.282 " "Worst-case setup slack is -4.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.282      -328.836 GClock  " "   -4.282      -328.836 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377        -6.468 CLOCK_50  " "   -3.377        -6.468 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388       -15.520 CLOCK2_50  " "   -0.388       -15.520 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626         0.000 swapButton  " "    0.626         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 GClock  " "    0.175         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 swapButton  " "    0.208         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 CLOCK_50  " "    0.339         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986         0.000 CLOCK2_50  " "    0.986         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689825121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689825126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -137.943 GClock  " "   -3.000      -137.943 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -47.720 CLOCK2_50  " "   -3.000       -47.720 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.486 CLOCK_50  " "   -3.000        -7.486 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.270 swapButton  " "   -3.000        -4.270 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679689825650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679689825650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:25 2023 " "Processing ended: Fri Mar 24 16:30:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_7_1200mv_85c_slow.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_7_1200mv_85c_slow.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_7_1200mv_0c_slow.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_7_1200mv_0c_slow.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_min_1200mv_0c_fast.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_min_1200mv_0c_fast.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_7_1200mv_85c_vhd_slow.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827412 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_7_1200mv_0c_vhd_slow.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827461 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_min_1200mv_0c_vhd_fast.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_vhd.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_vhd.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4534 " "Peak virtual memory: 4534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689827606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:27 2023 " "Processing ended: Fri Mar 24 16:30:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689827606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689827606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689827606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689827606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:29:54 2023 " "Processing started: Fri Mar 24 16:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689794591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689794592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689794864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679689795332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795334 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795389 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679689795594 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795641 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679689795641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795658 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679689795723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679689795724 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1679689796417 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1679689796417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679689796419 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679689796419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679689796677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679689797327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679689797327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679689797393 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679689797393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679689797393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:29:57 2023 " "Processing ended: Fri Mar 24 16:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689797413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1679689798514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679689798522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679689798561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679689798654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679689798662 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1679689799047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679689799047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1679689799048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679689799048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679689799050 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679689799054 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 108 " "No exact pin location assignment(s) for 40 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1679689800125 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1679689800125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679689800421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679689800426 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679689800427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1679689800450 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679689800450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679689800793 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679689800794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679689800796 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679689800797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1679689800818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679689800818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1679689800829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679689800829 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 33 38 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1679689800830 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679689800830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689800887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679689805564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689805786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679689805795 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689809771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679689810164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1679689813376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679689813376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689815417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1679689815418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679689815418 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1679689815438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689815799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679689815843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679689816135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679689816494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/output_files/SingleCycleProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679689817452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:17 2023 " "Processing ended: Fri Mar 24 16:30:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689817789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679689817789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689818644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:18 2023 " "Processing started: Fri Mar 24 16:30:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689818645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679689818645 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679689821241 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679689821315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:22 2023 " "Processing ended: Fri Mar 24 16:30:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689822291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679689822291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:23 2023 " "Processing started: Fri Mar 24 16:30:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_sta SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689823339 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1679689823413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679689823550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679689823591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1679689823591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1679689823850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1679689823850 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50 " "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name swapButton swapButton " "create_clock -period 1.000 -name swapButton swapButton" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1679689823852 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1679689824147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824147 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1679689824148 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1679689824157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689824189 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689824189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.658 " "Worst-case setup slack is -9.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.658      -778.266 GClock  " "   -9.658      -778.266 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.733       -15.716 CLOCK_50  " "   -7.733       -15.716 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319       -92.752 CLOCK2_50  " "   -2.319       -92.752 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210         0.000 swapButton  " "    0.210         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 GClock  " "    0.388         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 swapButton  " "    0.445         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772         0.000 CLOCK_50  " "    0.772         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666         0.000 CLOCK2_50  " "    2.666         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -164.910 GClock  " "   -3.000      -164.910 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -110.720 CLOCK2_50  " "   -3.000      -110.720 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.772 CLOCK_50  " "   -3.000       -13.772 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 swapButton  " "   -3.000        -4.285 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824207 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1679689824319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1679689824337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1679689824734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689824789 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689824789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.752 " "Worst-case setup slack is -8.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.752      -703.541 GClock  " "   -8.752      -703.541 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.001       -14.161 CLOCK_50  " "   -7.001       -14.161 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007       -80.280 CLOCK2_50  " "   -2.007       -80.280 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 swapButton  " "    0.297         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 GClock  " "    0.340         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 swapButton  " "    0.398         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731         0.000 CLOCK_50  " "    0.731         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.412         0.000 CLOCK2_50  " "    2.412         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689824811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -164.910 GClock  " "   -3.000      -164.910 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -108.960 CLOCK2_50  " "   -3.000      -108.960 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.596 CLOCK_50  " "   -3.000       -13.596 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 swapButton  " "   -3.000        -4.285 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689824815 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1679689824951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1679689825101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1679689825101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.282 " "Worst-case setup slack is -4.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.282      -328.836 GClock  " "   -4.282      -328.836 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377        -6.468 CLOCK_50  " "   -3.377        -6.468 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388       -15.520 CLOCK2_50  " "   -0.388       -15.520 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626         0.000 swapButton  " "    0.626         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 GClock  " "    0.175         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 swapButton  " "    0.208         0.000 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 CLOCK_50  " "    0.339         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986         0.000 CLOCK2_50  " "    0.986         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689825121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1679689825126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -137.943 GClock  " "   -3.000      -137.943 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -47.720 CLOCK2_50  " "   -3.000       -47.720 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.486 CLOCK_50  " "   -3.000        -7.486 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.270 swapButton  " "   -3.000        -4.270 swapButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1679689825132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679689825650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1679689825650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:25 2023 " "Processing ended: Fri Mar 24 16:30:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689825760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679689826709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679689826709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 16:30:26 2023 " "Processing started: Fri Mar 24 16:30:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679689826709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679689826709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679689826709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_7_1200mv_85c_slow.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_7_1200mv_85c_slow.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_7_1200mv_0c_slow.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_7_1200mv_0c_slow.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_min_1200mv_0c_fast.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_min_1200mv_0c_fast.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_7_1200mv_85c_vhd_slow.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827412 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_7_1200mv_0c_vhd_slow.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827461 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_min_1200mv_0c_vhd_fast.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleProcessor_vhd.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/ simulation " "Generated file SingleCycleProcessor_vhd.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1679689827560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4534 " "Peak virtual memory: 4534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679689827606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 16:30:27 2023 " "Processing ended: Fri Mar 24 16:30:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679689827606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679689827606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679689827606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689827606 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus II Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679689828262 ""}
