// Seed: 2786502035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_5;
  uwire id_6;
  wire  id_7;
  wire  id_8;
  assign id_6 = 1 & 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  supply1 id_3;
  assign {id_3, 1, 1, 1, 1, 1'h0} = 1;
  tri id_4, id_5 = 1;
  module_0(
      id_4, id_4, id_5, id_4
  );
  wire id_6, id_7, id_8;
  wire id_9, id_10;
endmodule
