<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>trace.c source code [codebrowser/hw/timer/trace.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/timer/trace.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>timer</a>/<a href='trace.c.html'>trace.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* This file is autogenerated by tracetool, do not edit. */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="4">4</th><td><u>#include <a href="trace.h.html">"trace.h"</a></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE" title='_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE">_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE</dfn>;</td></tr>
<tr><th id="7">7</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_IRQ_DSTATE" title='_TRACE_SLAVIO_TIMER_IRQ_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_IRQ_DSTATE">_TRACE_SLAVIO_TIMER_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="8">8</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE">_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="9">9</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE">_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE</dfn>;</td></tr>
<tr><th id="10">10</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE</dfn>;</td></tr>
<tr><th id="11">11</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE</dfn>;</td></tr>
<tr><th id="12">12</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="13">13</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE</dfn>;</td></tr>
<tr><th id="14">14</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE</dfn>;</td></tr>
<tr><th id="15">15</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE</dfn>;</td></tr>
<tr><th id="16">16</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE</dfn>;</td></tr>
<tr><th id="17">17</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="18">18</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="19">19</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE" title='_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE">_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE</dfn>;</td></tr>
<tr><th id="20">20</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE" title='_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE">_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE</dfn>;</td></tr>
<tr><th id="21">21</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_RESTART_DSTATE" title='_TRACE_GRLIB_GPTIMER_RESTART_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_RESTART_DSTATE">_TRACE_GRLIB_GPTIMER_RESTART_DSTATE</dfn>;</td></tr>
<tr><th id="22">22</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE" title='_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE">_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE</dfn>;</td></tr>
<tr><th id="23">23</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_HIT_DSTATE" title='_TRACE_GRLIB_GPTIMER_HIT_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_HIT_DSTATE">_TRACE_GRLIB_GPTIMER_HIT_DSTATE</dfn>;</td></tr>
<tr><th id="24">24</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_READL_DSTATE" title='_TRACE_GRLIB_GPTIMER_READL_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_READL_DSTATE">_TRACE_GRLIB_GPTIMER_READL_DSTATE</dfn>;</td></tr>
<tr><th id="25">25</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE" title='_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE">_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE</dfn>;</td></tr>
<tr><th id="26">26</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE" title='_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE' data-ref="_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE">_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="27">27</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_TIMER_MEMORY_READ_DSTATE" title='_TRACE_LM32_TIMER_MEMORY_READ_DSTATE' data-ref="_TRACE_LM32_TIMER_MEMORY_READ_DSTATE">_TRACE_LM32_TIMER_MEMORY_READ_DSTATE</dfn>;</td></tr>
<tr><th id="28">28</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_TIMER_HIT_DSTATE" title='_TRACE_LM32_TIMER_HIT_DSTATE' data-ref="_TRACE_LM32_TIMER_HIT_DSTATE">_TRACE_LM32_TIMER_HIT_DSTATE</dfn>;</td></tr>
<tr><th id="29">29</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_TIMER_IRQ_STATE_DSTATE" title='_TRACE_LM32_TIMER_IRQ_STATE_DSTATE' data-ref="_TRACE_LM32_TIMER_IRQ_STATE_DSTATE">_TRACE_LM32_TIMER_IRQ_STATE_DSTATE</dfn>;</td></tr>
<tr><th id="30">30</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE">_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE</dfn>;</td></tr>
<tr><th id="31">31</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE">_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="32">32</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE">_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="33">33</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE">_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE</dfn>;</td></tr>
<tr><th id="34">34</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE">_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE</dfn>;</td></tr>
<tr><th id="35">35</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE">_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE</dfn>;</td></tr>
<tr><th id="36">36</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE">_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE</dfn>;</td></tr>
<tr><th id="37">37</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE">_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE</dfn>;</td></tr>
<tr><th id="38">38</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE">_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE</dfn>;</td></tr>
<tr><th id="39">39</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE" title='_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE' data-ref="_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE">_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE</dfn>;</td></tr>
<tr><th id="40">40</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE" title='_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE' data-ref="_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE">_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE</dfn>;</td></tr>
<tr><th id="41">41</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE" title='_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE' data-ref="_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE">_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE</dfn>;</td></tr>
<tr><th id="42">42</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE" title='_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE' data-ref="_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE">_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE</dfn>;</td></tr>
<tr><th id="43">43</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE" title='_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE' data-ref="_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE">_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE</dfn>;</td></tr>
<tr><th id="44">44</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE" title='_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE' data-ref="_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE">_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE</dfn>;</td></tr>
<tr><th id="45">45</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_READ_DSTATE" title='_TRACE_ASPEED_TIMER_READ_DSTATE' data-ref="_TRACE_ASPEED_TIMER_READ_DSTATE">_TRACE_ASPEED_TIMER_READ_DSTATE</dfn>;</td></tr>
<tr><th id="46">46</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SYSTICK_RELOAD_DSTATE" title='_TRACE_SYSTICK_RELOAD_DSTATE' data-ref="_TRACE_SYSTICK_RELOAD_DSTATE">_TRACE_SYSTICK_RELOAD_DSTATE</dfn>;</td></tr>
<tr><th id="47">47</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SYSTICK_TIMER_TICK_DSTATE" title='_TRACE_SYSTICK_TIMER_TICK_DSTATE' data-ref="_TRACE_SYSTICK_TIMER_TICK_DSTATE">_TRACE_SYSTICK_TIMER_TICK_DSTATE</dfn>;</td></tr>
<tr><th id="48">48</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SYSTICK_READ_DSTATE" title='_TRACE_SYSTICK_READ_DSTATE' data-ref="_TRACE_SYSTICK_READ_DSTATE">_TRACE_SYSTICK_READ_DSTATE</dfn>;</td></tr>
<tr><th id="49">49</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SYSTICK_WRITE_DSTATE" title='_TRACE_SYSTICK_WRITE_DSTATE' data-ref="_TRACE_SYSTICK_WRITE_DSTATE">_TRACE_SYSTICK_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="50">50</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_CMSDK_APB_TIMER_READ_DSTATE" title='_TRACE_CMSDK_APB_TIMER_READ_DSTATE' data-ref="_TRACE_CMSDK_APB_TIMER_READ_DSTATE">_TRACE_CMSDK_APB_TIMER_READ_DSTATE</dfn>;</td></tr>
<tr><th id="51">51</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_CMSDK_APB_TIMER_WRITE_DSTATE" title='_TRACE_CMSDK_APB_TIMER_WRITE_DSTATE' data-ref="_TRACE_CMSDK_APB_TIMER_WRITE_DSTATE">_TRACE_CMSDK_APB_TIMER_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="52">52</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_CMSDK_APB_TIMER_RESET_DSTATE" title='_TRACE_CMSDK_APB_TIMER_RESET_DSTATE' data-ref="_TRACE_CMSDK_APB_TIMER_RESET_DSTATE">_TRACE_CMSDK_APB_TIMER_RESET_DSTATE</dfn>;</td></tr>
<tr><th id="53">53</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_GET_OUT_EVENT" title='_TRACE_SLAVIO_TIMER_GET_OUT_EVENT' data-ref="_TRACE_SLAVIO_TIMER_GET_OUT_EVENT">_TRACE_SLAVIO_TIMER_GET_OUT_EVENT</dfn> = {</td></tr>
<tr><th id="54">54</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="55">55</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="56">56</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_get_out"</q>,</td></tr>
<tr><th id="57">57</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#103" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_GET_OUT_ENABLED">TRACE_SLAVIO_TIMER_GET_OUT_ENABLED</a>,</td></tr>
<tr><th id="58">58</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE" title='_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE">_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE</a> </td></tr>
<tr><th id="59">59</th><td>};</td></tr>
<tr><th id="60">60</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_IRQ_EVENT" title='_TRACE_SLAVIO_TIMER_IRQ_EVENT' data-ref="_TRACE_SLAVIO_TIMER_IRQ_EVENT">_TRACE_SLAVIO_TIMER_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="61">61</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="62">62</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="63">63</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_irq"</q>,</td></tr>
<tr><th id="64">64</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#104" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_IRQ_ENABLED">TRACE_SLAVIO_TIMER_IRQ_ENABLED</a>,</td></tr>
<tr><th id="65">65</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_IRQ_DSTATE" title='_TRACE_SLAVIO_TIMER_IRQ_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_IRQ_DSTATE">_TRACE_SLAVIO_TIMER_IRQ_DSTATE</a> </td></tr>
<tr><th id="66">66</th><td>};</td></tr>
<tr><th id="67">67</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT">_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="68">68</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="69">69</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="70">70</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_readl_invalid"</q>,</td></tr>
<tr><th id="71">71</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#105" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_READL_INVALID_ENABLED">TRACE_SLAVIO_TIMER_MEM_READL_INVALID_ENABLED</a>,</td></tr>
<tr><th id="72">72</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE">_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE</a> </td></tr>
<tr><th id="73">73</th><td>};</td></tr>
<tr><th id="74">74</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_READL_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_READL_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_READL_EVENT">_TRACE_SLAVIO_TIMER_MEM_READL_EVENT</dfn> = {</td></tr>
<tr><th id="75">75</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="76">76</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="77">77</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_readl"</q>,</td></tr>
<tr><th id="78">78</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#106" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_READL_ENABLED">TRACE_SLAVIO_TIMER_MEM_READL_ENABLED</a>,</td></tr>
<tr><th id="79">79</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE">_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE</a> </td></tr>
<tr><th id="80">80</th><td>};</td></tr>
<tr><th id="81">81</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT</dfn> = {</td></tr>
<tr><th id="82">82</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="83">83</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="84">84</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_writel"</q>,</td></tr>
<tr><th id="85">85</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#107" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_WRITEL_ENABLED">TRACE_SLAVIO_TIMER_MEM_WRITEL_ENABLED</a>,</td></tr>
<tr><th id="86">86</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE</a> </td></tr>
<tr><th id="87">87</th><td>};</td></tr>
<tr><th id="88">88</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT</dfn> = {</td></tr>
<tr><th id="89">89</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="90">90</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="91">91</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_writel_limit"</q>,</td></tr>
<tr><th id="92">92</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#108" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_ENABLED">TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_ENABLED</a>,</td></tr>
<tr><th id="93">93</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE</a> </td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="96">96</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="97">97</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="98">98</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_writel_counter_invalid"</q>,</td></tr>
<tr><th id="99">99</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#109" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_ENABLED">TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_ENABLED</a>,</td></tr>
<tr><th id="100">100</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE</a> </td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT</dfn> = {</td></tr>
<tr><th id="103">103</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="104">104</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="105">105</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_writel_status_start"</q>,</td></tr>
<tr><th id="106">106</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#110" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_ENABLED">TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_ENABLED</a>,</td></tr>
<tr><th id="107">107</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE</a> </td></tr>
<tr><th id="108">108</th><td>};</td></tr>
<tr><th id="109">109</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT</dfn> = {</td></tr>
<tr><th id="110">110</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="111">111</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="112">112</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_writel_status_stop"</q>,</td></tr>
<tr><th id="113">113</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#111" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_ENABLED">TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_ENABLED</a>,</td></tr>
<tr><th id="114">114</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE</a> </td></tr>
<tr><th id="115">115</th><td>};</td></tr>
<tr><th id="116">116</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT</dfn> = {</td></tr>
<tr><th id="117">117</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="118">118</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="119">119</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_writel_mode_user"</q>,</td></tr>
<tr><th id="120">120</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#112" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_ENABLED">TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_ENABLED</a>,</td></tr>
<tr><th id="121">121</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE</a> </td></tr>
<tr><th id="122">122</th><td>};</td></tr>
<tr><th id="123">123</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT</dfn> = {</td></tr>
<tr><th id="124">124</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="125">125</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="126">126</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_writel_mode_counter"</q>,</td></tr>
<tr><th id="127">127</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#113" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_ENABLED">TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_ENABLED</a>,</td></tr>
<tr><th id="128">128</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE</a> </td></tr>
<tr><th id="129">129</th><td>};</td></tr>
<tr><th id="130">130</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="131">131</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="132">132</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="133">133</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_writel_mode_invalid"</q>,</td></tr>
<tr><th id="134">134</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#114" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_ENABLED">TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_ENABLED</a>,</td></tr>
<tr><th id="135">135</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE</a> </td></tr>
<tr><th id="136">136</th><td>};</td></tr>
<tr><th id="137">137</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="138">138</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="139">139</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="140">140</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_timer_mem_writel_invalid"</q>,</td></tr>
<tr><th id="141">141</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#115" title="1" data-ref="_M/TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_ENABLED">TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_ENABLED</a>,</td></tr>
<tr><th id="142">142</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE">_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE</a> </td></tr>
<tr><th id="143">143</th><td>};</td></tr>
<tr><th id="144">144</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_ENABLE_EVENT" title='_TRACE_GRLIB_GPTIMER_ENABLE_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_ENABLE_EVENT">_TRACE_GRLIB_GPTIMER_ENABLE_EVENT</dfn> = {</td></tr>
<tr><th id="145">145</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="146">146</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="147">147</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_gptimer_enable"</q>,</td></tr>
<tr><th id="148">148</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#116" title="1" data-ref="_M/TRACE_GRLIB_GPTIMER_ENABLE_ENABLED">TRACE_GRLIB_GPTIMER_ENABLE_ENABLED</a>,</td></tr>
<tr><th id="149">149</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE" title='_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE">_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE</a> </td></tr>
<tr><th id="150">150</th><td>};</td></tr>
<tr><th id="151">151</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_DISABLED_EVENT" title='_TRACE_GRLIB_GPTIMER_DISABLED_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_DISABLED_EVENT">_TRACE_GRLIB_GPTIMER_DISABLED_EVENT</dfn> = {</td></tr>
<tr><th id="152">152</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="153">153</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="154">154</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_gptimer_disabled"</q>,</td></tr>
<tr><th id="155">155</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#117" title="1" data-ref="_M/TRACE_GRLIB_GPTIMER_DISABLED_ENABLED">TRACE_GRLIB_GPTIMER_DISABLED_ENABLED</a>,</td></tr>
<tr><th id="156">156</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE" title='_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE">_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE</a> </td></tr>
<tr><th id="157">157</th><td>};</td></tr>
<tr><th id="158">158</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_RESTART_EVENT" title='_TRACE_GRLIB_GPTIMER_RESTART_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_RESTART_EVENT">_TRACE_GRLIB_GPTIMER_RESTART_EVENT</dfn> = {</td></tr>
<tr><th id="159">159</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="160">160</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="161">161</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_gptimer_restart"</q>,</td></tr>
<tr><th id="162">162</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#118" title="1" data-ref="_M/TRACE_GRLIB_GPTIMER_RESTART_ENABLED">TRACE_GRLIB_GPTIMER_RESTART_ENABLED</a>,</td></tr>
<tr><th id="163">163</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_RESTART_DSTATE" title='_TRACE_GRLIB_GPTIMER_RESTART_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_RESTART_DSTATE">_TRACE_GRLIB_GPTIMER_RESTART_DSTATE</a> </td></tr>
<tr><th id="164">164</th><td>};</td></tr>
<tr><th id="165">165</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT" title='_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT">_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT</dfn> = {</td></tr>
<tr><th id="166">166</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="167">167</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="168">168</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_gptimer_set_scaler"</q>,</td></tr>
<tr><th id="169">169</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#119" title="1" data-ref="_M/TRACE_GRLIB_GPTIMER_SET_SCALER_ENABLED">TRACE_GRLIB_GPTIMER_SET_SCALER_ENABLED</a>,</td></tr>
<tr><th id="170">170</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE" title='_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE">_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE</a> </td></tr>
<tr><th id="171">171</th><td>};</td></tr>
<tr><th id="172">172</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_HIT_EVENT" title='_TRACE_GRLIB_GPTIMER_HIT_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_HIT_EVENT">_TRACE_GRLIB_GPTIMER_HIT_EVENT</dfn> = {</td></tr>
<tr><th id="173">173</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="174">174</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="175">175</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_gptimer_hit"</q>,</td></tr>
<tr><th id="176">176</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#120" title="1" data-ref="_M/TRACE_GRLIB_GPTIMER_HIT_ENABLED">TRACE_GRLIB_GPTIMER_HIT_ENABLED</a>,</td></tr>
<tr><th id="177">177</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_HIT_DSTATE" title='_TRACE_GRLIB_GPTIMER_HIT_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_HIT_DSTATE">_TRACE_GRLIB_GPTIMER_HIT_DSTATE</a> </td></tr>
<tr><th id="178">178</th><td>};</td></tr>
<tr><th id="179">179</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_READL_EVENT" title='_TRACE_GRLIB_GPTIMER_READL_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_READL_EVENT">_TRACE_GRLIB_GPTIMER_READL_EVENT</dfn> = {</td></tr>
<tr><th id="180">180</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="181">181</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="182">182</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_gptimer_readl"</q>,</td></tr>
<tr><th id="183">183</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#121" title="1" data-ref="_M/TRACE_GRLIB_GPTIMER_READL_ENABLED">TRACE_GRLIB_GPTIMER_READL_ENABLED</a>,</td></tr>
<tr><th id="184">184</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_READL_DSTATE" title='_TRACE_GRLIB_GPTIMER_READL_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_READL_DSTATE">_TRACE_GRLIB_GPTIMER_READL_DSTATE</a> </td></tr>
<tr><th id="185">185</th><td>};</td></tr>
<tr><th id="186">186</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_GPTIMER_WRITEL_EVENT" title='_TRACE_GRLIB_GPTIMER_WRITEL_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_WRITEL_EVENT">_TRACE_GRLIB_GPTIMER_WRITEL_EVENT</dfn> = {</td></tr>
<tr><th id="187">187</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="188">188</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="189">189</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_gptimer_writel"</q>,</td></tr>
<tr><th id="190">190</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#122" title="1" data-ref="_M/TRACE_GRLIB_GPTIMER_WRITEL_ENABLED">TRACE_GRLIB_GPTIMER_WRITEL_ENABLED</a>,</td></tr>
<tr><th id="191">191</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE" title='_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE' data-ref="_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE">_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE</a> </td></tr>
<tr><th id="192">192</th><td>};</td></tr>
<tr><th id="193">193</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT" title='_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT' data-ref="_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT">_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="194">194</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="195">195</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="196">196</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_timer_memory_write"</q>,</td></tr>
<tr><th id="197">197</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#123" title="1" data-ref="_M/TRACE_LM32_TIMER_MEMORY_WRITE_ENABLED">TRACE_LM32_TIMER_MEMORY_WRITE_ENABLED</a>,</td></tr>
<tr><th id="198">198</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE" title='_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE' data-ref="_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE">_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE</a> </td></tr>
<tr><th id="199">199</th><td>};</td></tr>
<tr><th id="200">200</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_TIMER_MEMORY_READ_EVENT" title='_TRACE_LM32_TIMER_MEMORY_READ_EVENT' data-ref="_TRACE_LM32_TIMER_MEMORY_READ_EVENT">_TRACE_LM32_TIMER_MEMORY_READ_EVENT</dfn> = {</td></tr>
<tr><th id="201">201</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="202">202</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="203">203</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_timer_memory_read"</q>,</td></tr>
<tr><th id="204">204</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#124" title="1" data-ref="_M/TRACE_LM32_TIMER_MEMORY_READ_ENABLED">TRACE_LM32_TIMER_MEMORY_READ_ENABLED</a>,</td></tr>
<tr><th id="205">205</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_TIMER_MEMORY_READ_DSTATE" title='_TRACE_LM32_TIMER_MEMORY_READ_DSTATE' data-ref="_TRACE_LM32_TIMER_MEMORY_READ_DSTATE">_TRACE_LM32_TIMER_MEMORY_READ_DSTATE</a> </td></tr>
<tr><th id="206">206</th><td>};</td></tr>
<tr><th id="207">207</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_TIMER_HIT_EVENT" title='_TRACE_LM32_TIMER_HIT_EVENT' data-ref="_TRACE_LM32_TIMER_HIT_EVENT">_TRACE_LM32_TIMER_HIT_EVENT</dfn> = {</td></tr>
<tr><th id="208">208</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="209">209</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="210">210</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_timer_hit"</q>,</td></tr>
<tr><th id="211">211</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#125" title="1" data-ref="_M/TRACE_LM32_TIMER_HIT_ENABLED">TRACE_LM32_TIMER_HIT_ENABLED</a>,</td></tr>
<tr><th id="212">212</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_TIMER_HIT_DSTATE" title='_TRACE_LM32_TIMER_HIT_DSTATE' data-ref="_TRACE_LM32_TIMER_HIT_DSTATE">_TRACE_LM32_TIMER_HIT_DSTATE</a> </td></tr>
<tr><th id="213">213</th><td>};</td></tr>
<tr><th id="214">214</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_TIMER_IRQ_STATE_EVENT" title='_TRACE_LM32_TIMER_IRQ_STATE_EVENT' data-ref="_TRACE_LM32_TIMER_IRQ_STATE_EVENT">_TRACE_LM32_TIMER_IRQ_STATE_EVENT</dfn> = {</td></tr>
<tr><th id="215">215</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="216">216</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="217">217</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_timer_irq_state"</q>,</td></tr>
<tr><th id="218">218</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#126" title="1" data-ref="_M/TRACE_LM32_TIMER_IRQ_STATE_ENABLED">TRACE_LM32_TIMER_IRQ_STATE_ENABLED</a>,</td></tr>
<tr><th id="219">219</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_TIMER_IRQ_STATE_DSTATE" title='_TRACE_LM32_TIMER_IRQ_STATE_DSTATE' data-ref="_TRACE_LM32_TIMER_IRQ_STATE_DSTATE">_TRACE_LM32_TIMER_IRQ_STATE_DSTATE</a> </td></tr>
<tr><th id="220">220</th><td>};</td></tr>
<tr><th id="221">221</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT" title='_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT">_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT</dfn> = {</td></tr>
<tr><th id="222">222</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="223">223</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="224">224</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"milkymist_sysctl_memory_read"</q>,</td></tr>
<tr><th id="225">225</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#127" title="1" data-ref="_M/TRACE_MILKYMIST_SYSCTL_MEMORY_READ_ENABLED">TRACE_MILKYMIST_SYSCTL_MEMORY_READ_ENABLED</a>,</td></tr>
<tr><th id="226">226</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE">_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE</a> </td></tr>
<tr><th id="227">227</th><td>};</td></tr>
<tr><th id="228">228</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT" title='_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT">_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="229">229</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="230">230</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="231">231</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"milkymist_sysctl_memory_write"</q>,</td></tr>
<tr><th id="232">232</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#128" title="1" data-ref="_M/TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_ENABLED">TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_ENABLED</a>,</td></tr>
<tr><th id="233">233</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE">_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE</a> </td></tr>
<tr><th id="234">234</th><td>};</td></tr>
<tr><th id="235">235</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT" title='_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT">_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="236">236</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="237">237</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="238">238</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"milkymist_sysctl_icap_write"</q>,</td></tr>
<tr><th id="239">239</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#129" title="1" data-ref="_M/TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_ENABLED">TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_ENABLED</a>,</td></tr>
<tr><th id="240">240</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE">_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE</a> </td></tr>
<tr><th id="241">241</th><td>};</td></tr>
<tr><th id="242">242</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT" title='_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT">_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT</dfn> = {</td></tr>
<tr><th id="243">243</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="244">244</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="245">245</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"milkymist_sysctl_start_timer0"</q>,</td></tr>
<tr><th id="246">246</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#130" title="1" data-ref="_M/TRACE_MILKYMIST_SYSCTL_START_TIMER0_ENABLED">TRACE_MILKYMIST_SYSCTL_START_TIMER0_ENABLED</a>,</td></tr>
<tr><th id="247">247</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE">_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE</a> </td></tr>
<tr><th id="248">248</th><td>};</td></tr>
<tr><th id="249">249</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT" title='_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT">_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT</dfn> = {</td></tr>
<tr><th id="250">250</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="251">251</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="252">252</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"milkymist_sysctl_stop_timer0"</q>,</td></tr>
<tr><th id="253">253</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#131" title="1" data-ref="_M/TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_ENABLED">TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_ENABLED</a>,</td></tr>
<tr><th id="254">254</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE">_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE</a> </td></tr>
<tr><th id="255">255</th><td>};</td></tr>
<tr><th id="256">256</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT" title='_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT">_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT</dfn> = {</td></tr>
<tr><th id="257">257</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="258">258</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="259">259</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"milkymist_sysctl_start_timer1"</q>,</td></tr>
<tr><th id="260">260</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#132" title="1" data-ref="_M/TRACE_MILKYMIST_SYSCTL_START_TIMER1_ENABLED">TRACE_MILKYMIST_SYSCTL_START_TIMER1_ENABLED</a>,</td></tr>
<tr><th id="261">261</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE">_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE</a> </td></tr>
<tr><th id="262">262</th><td>};</td></tr>
<tr><th id="263">263</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT" title='_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT">_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT</dfn> = {</td></tr>
<tr><th id="264">264</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="265">265</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="266">266</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"milkymist_sysctl_stop_timer1"</q>,</td></tr>
<tr><th id="267">267</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#133" title="1" data-ref="_M/TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_ENABLED">TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_ENABLED</a>,</td></tr>
<tr><th id="268">268</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE">_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE</a> </td></tr>
<tr><th id="269">269</th><td>};</td></tr>
<tr><th id="270">270</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT" title='_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT">_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT</dfn> = {</td></tr>
<tr><th id="271">271</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="272">272</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="273">273</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"milkymist_sysctl_pulse_irq_timer0"</q>,</td></tr>
<tr><th id="274">274</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#134" title="1" data-ref="_M/TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_ENABLED">TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_ENABLED</a>,</td></tr>
<tr><th id="275">275</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE">_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE</a> </td></tr>
<tr><th id="276">276</th><td>};</td></tr>
<tr><th id="277">277</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT" title='_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT">_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT</dfn> = {</td></tr>
<tr><th id="278">278</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="279">279</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="280">280</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"milkymist_sysctl_pulse_irq_timer1"</q>,</td></tr>
<tr><th id="281">281</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#135" title="1" data-ref="_M/TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_ENABLED">TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_ENABLED</a>,</td></tr>
<tr><th id="282">282</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE" title='_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE' data-ref="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE">_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE</a> </td></tr>
<tr><th id="283">283</th><td>};</td></tr>
<tr><th id="284">284</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT" title='_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT' data-ref="_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT">_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT</dfn> = {</td></tr>
<tr><th id="285">285</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="286">286</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="287">287</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_timer_ctrl_enable"</q>,</td></tr>
<tr><th id="288">288</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#136" title="1" data-ref="_M/TRACE_ASPEED_TIMER_CTRL_ENABLE_ENABLED">TRACE_ASPEED_TIMER_CTRL_ENABLE_ENABLED</a>,</td></tr>
<tr><th id="289">289</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE" title='_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE' data-ref="_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE">_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE</a> </td></tr>
<tr><th id="290">290</th><td>};</td></tr>
<tr><th id="291">291</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT" title='_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT' data-ref="_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT">_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT</dfn> = {</td></tr>
<tr><th id="292">292</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="293">293</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="294">294</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_timer_ctrl_external_clock"</q>,</td></tr>
<tr><th id="295">295</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#137" title="1" data-ref="_M/TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_ENABLED">TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_ENABLED</a>,</td></tr>
<tr><th id="296">296</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE" title='_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE' data-ref="_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE">_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE</a> </td></tr>
<tr><th id="297">297</th><td>};</td></tr>
<tr><th id="298">298</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT" title='_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT' data-ref="_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT">_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT</dfn> = {</td></tr>
<tr><th id="299">299</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="300">300</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="301">301</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_timer_ctrl_overflow_interrupt"</q>,</td></tr>
<tr><th id="302">302</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#138" title="1" data-ref="_M/TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_ENABLED">TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_ENABLED</a>,</td></tr>
<tr><th id="303">303</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE" title='_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE' data-ref="_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE">_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE</a> </td></tr>
<tr><th id="304">304</th><td>};</td></tr>
<tr><th id="305">305</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT" title='_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT' data-ref="_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT">_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT</dfn> = {</td></tr>
<tr><th id="306">306</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="307">307</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="308">308</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_timer_ctrl_pulse_enable"</q>,</td></tr>
<tr><th id="309">309</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#139" title="1" data-ref="_M/TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_ENABLED">TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_ENABLED</a>,</td></tr>
<tr><th id="310">310</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE" title='_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE' data-ref="_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE">_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE</a> </td></tr>
<tr><th id="311">311</th><td>};</td></tr>
<tr><th id="312">312</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT" title='_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT' data-ref="_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT">_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT</dfn> = {</td></tr>
<tr><th id="313">313</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="314">314</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="315">315</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_timer_set_ctrl2"</q>,</td></tr>
<tr><th id="316">316</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#140" title="1" data-ref="_M/TRACE_ASPEED_TIMER_SET_CTRL2_ENABLED">TRACE_ASPEED_TIMER_SET_CTRL2_ENABLED</a>,</td></tr>
<tr><th id="317">317</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE" title='_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE' data-ref="_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE">_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE</a> </td></tr>
<tr><th id="318">318</th><td>};</td></tr>
<tr><th id="319">319</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_SET_VALUE_EVENT" title='_TRACE_ASPEED_TIMER_SET_VALUE_EVENT' data-ref="_TRACE_ASPEED_TIMER_SET_VALUE_EVENT">_TRACE_ASPEED_TIMER_SET_VALUE_EVENT</dfn> = {</td></tr>
<tr><th id="320">320</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="321">321</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="322">322</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_timer_set_value"</q>,</td></tr>
<tr><th id="323">323</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#141" title="1" data-ref="_M/TRACE_ASPEED_TIMER_SET_VALUE_ENABLED">TRACE_ASPEED_TIMER_SET_VALUE_ENABLED</a>,</td></tr>
<tr><th id="324">324</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE" title='_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE' data-ref="_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE">_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE</a> </td></tr>
<tr><th id="325">325</th><td>};</td></tr>
<tr><th id="326">326</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_TIMER_READ_EVENT" title='_TRACE_ASPEED_TIMER_READ_EVENT' data-ref="_TRACE_ASPEED_TIMER_READ_EVENT">_TRACE_ASPEED_TIMER_READ_EVENT</dfn> = {</td></tr>
<tr><th id="327">327</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="328">328</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="329">329</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_timer_read"</q>,</td></tr>
<tr><th id="330">330</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#142" title="1" data-ref="_M/TRACE_ASPEED_TIMER_READ_ENABLED">TRACE_ASPEED_TIMER_READ_ENABLED</a>,</td></tr>
<tr><th id="331">331</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_READ_DSTATE" title='_TRACE_ASPEED_TIMER_READ_DSTATE' data-ref="_TRACE_ASPEED_TIMER_READ_DSTATE">_TRACE_ASPEED_TIMER_READ_DSTATE</a> </td></tr>
<tr><th id="332">332</th><td>};</td></tr>
<tr><th id="333">333</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SYSTICK_RELOAD_EVENT" title='_TRACE_SYSTICK_RELOAD_EVENT' data-ref="_TRACE_SYSTICK_RELOAD_EVENT">_TRACE_SYSTICK_RELOAD_EVENT</dfn> = {</td></tr>
<tr><th id="334">334</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="335">335</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="336">336</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"systick_reload"</q>,</td></tr>
<tr><th id="337">337</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#143" title="1" data-ref="_M/TRACE_SYSTICK_RELOAD_ENABLED">TRACE_SYSTICK_RELOAD_ENABLED</a>,</td></tr>
<tr><th id="338">338</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SYSTICK_RELOAD_DSTATE" title='_TRACE_SYSTICK_RELOAD_DSTATE' data-ref="_TRACE_SYSTICK_RELOAD_DSTATE">_TRACE_SYSTICK_RELOAD_DSTATE</a> </td></tr>
<tr><th id="339">339</th><td>};</td></tr>
<tr><th id="340">340</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SYSTICK_TIMER_TICK_EVENT" title='_TRACE_SYSTICK_TIMER_TICK_EVENT' data-ref="_TRACE_SYSTICK_TIMER_TICK_EVENT">_TRACE_SYSTICK_TIMER_TICK_EVENT</dfn> = {</td></tr>
<tr><th id="341">341</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="342">342</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="343">343</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"systick_timer_tick"</q>,</td></tr>
<tr><th id="344">344</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#144" title="1" data-ref="_M/TRACE_SYSTICK_TIMER_TICK_ENABLED">TRACE_SYSTICK_TIMER_TICK_ENABLED</a>,</td></tr>
<tr><th id="345">345</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SYSTICK_TIMER_TICK_DSTATE" title='_TRACE_SYSTICK_TIMER_TICK_DSTATE' data-ref="_TRACE_SYSTICK_TIMER_TICK_DSTATE">_TRACE_SYSTICK_TIMER_TICK_DSTATE</a> </td></tr>
<tr><th id="346">346</th><td>};</td></tr>
<tr><th id="347">347</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SYSTICK_READ_EVENT" title='_TRACE_SYSTICK_READ_EVENT' data-ref="_TRACE_SYSTICK_READ_EVENT">_TRACE_SYSTICK_READ_EVENT</dfn> = {</td></tr>
<tr><th id="348">348</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="349">349</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="350">350</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"systick_read"</q>,</td></tr>
<tr><th id="351">351</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#145" title="1" data-ref="_M/TRACE_SYSTICK_READ_ENABLED">TRACE_SYSTICK_READ_ENABLED</a>,</td></tr>
<tr><th id="352">352</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SYSTICK_READ_DSTATE" title='_TRACE_SYSTICK_READ_DSTATE' data-ref="_TRACE_SYSTICK_READ_DSTATE">_TRACE_SYSTICK_READ_DSTATE</a> </td></tr>
<tr><th id="353">353</th><td>};</td></tr>
<tr><th id="354">354</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SYSTICK_WRITE_EVENT" title='_TRACE_SYSTICK_WRITE_EVENT' data-ref="_TRACE_SYSTICK_WRITE_EVENT">_TRACE_SYSTICK_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="355">355</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="356">356</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="357">357</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"systick_write"</q>,</td></tr>
<tr><th id="358">358</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#146" title="1" data-ref="_M/TRACE_SYSTICK_WRITE_ENABLED">TRACE_SYSTICK_WRITE_ENABLED</a>,</td></tr>
<tr><th id="359">359</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SYSTICK_WRITE_DSTATE" title='_TRACE_SYSTICK_WRITE_DSTATE' data-ref="_TRACE_SYSTICK_WRITE_DSTATE">_TRACE_SYSTICK_WRITE_DSTATE</a> </td></tr>
<tr><th id="360">360</th><td>};</td></tr>
<tr><th id="361">361</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_CMSDK_APB_TIMER_READ_EVENT" title='_TRACE_CMSDK_APB_TIMER_READ_EVENT' data-ref="_TRACE_CMSDK_APB_TIMER_READ_EVENT">_TRACE_CMSDK_APB_TIMER_READ_EVENT</dfn> = {</td></tr>
<tr><th id="362">362</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="363">363</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="364">364</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"cmsdk_apb_timer_read"</q>,</td></tr>
<tr><th id="365">365</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#147" title="1" data-ref="_M/TRACE_CMSDK_APB_TIMER_READ_ENABLED">TRACE_CMSDK_APB_TIMER_READ_ENABLED</a>,</td></tr>
<tr><th id="366">366</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_CMSDK_APB_TIMER_READ_DSTATE" title='_TRACE_CMSDK_APB_TIMER_READ_DSTATE' data-ref="_TRACE_CMSDK_APB_TIMER_READ_DSTATE">_TRACE_CMSDK_APB_TIMER_READ_DSTATE</a> </td></tr>
<tr><th id="367">367</th><td>};</td></tr>
<tr><th id="368">368</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_CMSDK_APB_TIMER_WRITE_EVENT" title='_TRACE_CMSDK_APB_TIMER_WRITE_EVENT' data-ref="_TRACE_CMSDK_APB_TIMER_WRITE_EVENT">_TRACE_CMSDK_APB_TIMER_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="369">369</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="370">370</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="371">371</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"cmsdk_apb_timer_write"</q>,</td></tr>
<tr><th id="372">372</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#148" title="1" data-ref="_M/TRACE_CMSDK_APB_TIMER_WRITE_ENABLED">TRACE_CMSDK_APB_TIMER_WRITE_ENABLED</a>,</td></tr>
<tr><th id="373">373</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_CMSDK_APB_TIMER_WRITE_DSTATE" title='_TRACE_CMSDK_APB_TIMER_WRITE_DSTATE' data-ref="_TRACE_CMSDK_APB_TIMER_WRITE_DSTATE">_TRACE_CMSDK_APB_TIMER_WRITE_DSTATE</a> </td></tr>
<tr><th id="374">374</th><td>};</td></tr>
<tr><th id="375">375</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_CMSDK_APB_TIMER_RESET_EVENT" title='_TRACE_CMSDK_APB_TIMER_RESET_EVENT' data-ref="_TRACE_CMSDK_APB_TIMER_RESET_EVENT">_TRACE_CMSDK_APB_TIMER_RESET_EVENT</dfn> = {</td></tr>
<tr><th id="376">376</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="377">377</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="378">378</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"cmsdk_apb_timer_reset"</q>,</td></tr>
<tr><th id="379">379</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#149" title="1" data-ref="_M/TRACE_CMSDK_APB_TIMER_RESET_ENABLED">TRACE_CMSDK_APB_TIMER_RESET_ENABLED</a>,</td></tr>
<tr><th id="380">380</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_CMSDK_APB_TIMER_RESET_DSTATE" title='_TRACE_CMSDK_APB_TIMER_RESET_DSTATE' data-ref="_TRACE_CMSDK_APB_TIMER_RESET_DSTATE">_TRACE_CMSDK_APB_TIMER_RESET_DSTATE</a> </td></tr>
<tr><th id="381">381</th><td>};</td></tr>
<tr><th id="382">382</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> *<dfn class="decl def" id="hw_timer_trace_events" title='hw_timer_trace_events' data-ref="hw_timer_trace_events">hw_timer_trace_events</dfn>[] = {</td></tr>
<tr><th id="383">383</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_GET_OUT_EVENT" title='_TRACE_SLAVIO_TIMER_GET_OUT_EVENT' data-ref="_TRACE_SLAVIO_TIMER_GET_OUT_EVENT">_TRACE_SLAVIO_TIMER_GET_OUT_EVENT</a>,</td></tr>
<tr><th id="384">384</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_IRQ_EVENT" title='_TRACE_SLAVIO_TIMER_IRQ_EVENT' data-ref="_TRACE_SLAVIO_TIMER_IRQ_EVENT">_TRACE_SLAVIO_TIMER_IRQ_EVENT</a>,</td></tr>
<tr><th id="385">385</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT">_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT</a>,</td></tr>
<tr><th id="386">386</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_READL_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_READL_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_READL_EVENT">_TRACE_SLAVIO_TIMER_MEM_READL_EVENT</a>,</td></tr>
<tr><th id="387">387</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT</a>,</td></tr>
<tr><th id="388">388</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT</a>,</td></tr>
<tr><th id="389">389</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT</a>,</td></tr>
<tr><th id="390">390</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT</a>,</td></tr>
<tr><th id="391">391</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT</a>,</td></tr>
<tr><th id="392">392</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT</a>,</td></tr>
<tr><th id="393">393</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT</a>,</td></tr>
<tr><th id="394">394</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT</a>,</td></tr>
<tr><th id="395">395</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT" title='_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT' data-ref="_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT">_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT</a>,</td></tr>
<tr><th id="396">396</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_ENABLE_EVENT" title='_TRACE_GRLIB_GPTIMER_ENABLE_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_ENABLE_EVENT">_TRACE_GRLIB_GPTIMER_ENABLE_EVENT</a>,</td></tr>
<tr><th id="397">397</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_DISABLED_EVENT" title='_TRACE_GRLIB_GPTIMER_DISABLED_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_DISABLED_EVENT">_TRACE_GRLIB_GPTIMER_DISABLED_EVENT</a>,</td></tr>
<tr><th id="398">398</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_RESTART_EVENT" title='_TRACE_GRLIB_GPTIMER_RESTART_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_RESTART_EVENT">_TRACE_GRLIB_GPTIMER_RESTART_EVENT</a>,</td></tr>
<tr><th id="399">399</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT" title='_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT">_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT</a>,</td></tr>
<tr><th id="400">400</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_HIT_EVENT" title='_TRACE_GRLIB_GPTIMER_HIT_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_HIT_EVENT">_TRACE_GRLIB_GPTIMER_HIT_EVENT</a>,</td></tr>
<tr><th id="401">401</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_READL_EVENT" title='_TRACE_GRLIB_GPTIMER_READL_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_READL_EVENT">_TRACE_GRLIB_GPTIMER_READL_EVENT</a>,</td></tr>
<tr><th id="402">402</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_GPTIMER_WRITEL_EVENT" title='_TRACE_GRLIB_GPTIMER_WRITEL_EVENT' data-ref="_TRACE_GRLIB_GPTIMER_WRITEL_EVENT">_TRACE_GRLIB_GPTIMER_WRITEL_EVENT</a>,</td></tr>
<tr><th id="403">403</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT" title='_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT' data-ref="_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT">_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT</a>,</td></tr>
<tr><th id="404">404</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_TIMER_MEMORY_READ_EVENT" title='_TRACE_LM32_TIMER_MEMORY_READ_EVENT' data-ref="_TRACE_LM32_TIMER_MEMORY_READ_EVENT">_TRACE_LM32_TIMER_MEMORY_READ_EVENT</a>,</td></tr>
<tr><th id="405">405</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_TIMER_HIT_EVENT" title='_TRACE_LM32_TIMER_HIT_EVENT' data-ref="_TRACE_LM32_TIMER_HIT_EVENT">_TRACE_LM32_TIMER_HIT_EVENT</a>,</td></tr>
<tr><th id="406">406</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_TIMER_IRQ_STATE_EVENT" title='_TRACE_LM32_TIMER_IRQ_STATE_EVENT' data-ref="_TRACE_LM32_TIMER_IRQ_STATE_EVENT">_TRACE_LM32_TIMER_IRQ_STATE_EVENT</a>,</td></tr>
<tr><th id="407">407</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT" title='_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT">_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT</a>,</td></tr>
<tr><th id="408">408</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT" title='_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT">_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT</a>,</td></tr>
<tr><th id="409">409</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT" title='_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT">_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT</a>,</td></tr>
<tr><th id="410">410</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT" title='_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT">_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT</a>,</td></tr>
<tr><th id="411">411</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT" title='_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT">_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT</a>,</td></tr>
<tr><th id="412">412</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT" title='_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT">_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT</a>,</td></tr>
<tr><th id="413">413</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT" title='_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT">_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT</a>,</td></tr>
<tr><th id="414">414</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT" title='_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT">_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT</a>,</td></tr>
<tr><th id="415">415</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT" title='_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT' data-ref="_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT">_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT</a>,</td></tr>
<tr><th id="416">416</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT" title='_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT' data-ref="_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT">_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT</a>,</td></tr>
<tr><th id="417">417</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT" title='_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT' data-ref="_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT">_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT</a>,</td></tr>
<tr><th id="418">418</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT" title='_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT' data-ref="_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT">_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT</a>,</td></tr>
<tr><th id="419">419</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT" title='_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT' data-ref="_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT">_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT</a>,</td></tr>
<tr><th id="420">420</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT" title='_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT' data-ref="_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT">_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT</a>,</td></tr>
<tr><th id="421">421</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_SET_VALUE_EVENT" title='_TRACE_ASPEED_TIMER_SET_VALUE_EVENT' data-ref="_TRACE_ASPEED_TIMER_SET_VALUE_EVENT">_TRACE_ASPEED_TIMER_SET_VALUE_EVENT</a>,</td></tr>
<tr><th id="422">422</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_TIMER_READ_EVENT" title='_TRACE_ASPEED_TIMER_READ_EVENT' data-ref="_TRACE_ASPEED_TIMER_READ_EVENT">_TRACE_ASPEED_TIMER_READ_EVENT</a>,</td></tr>
<tr><th id="423">423</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SYSTICK_RELOAD_EVENT" title='_TRACE_SYSTICK_RELOAD_EVENT' data-ref="_TRACE_SYSTICK_RELOAD_EVENT">_TRACE_SYSTICK_RELOAD_EVENT</a>,</td></tr>
<tr><th id="424">424</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SYSTICK_TIMER_TICK_EVENT" title='_TRACE_SYSTICK_TIMER_TICK_EVENT' data-ref="_TRACE_SYSTICK_TIMER_TICK_EVENT">_TRACE_SYSTICK_TIMER_TICK_EVENT</a>,</td></tr>
<tr><th id="425">425</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SYSTICK_READ_EVENT" title='_TRACE_SYSTICK_READ_EVENT' data-ref="_TRACE_SYSTICK_READ_EVENT">_TRACE_SYSTICK_READ_EVENT</a>,</td></tr>
<tr><th id="426">426</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SYSTICK_WRITE_EVENT" title='_TRACE_SYSTICK_WRITE_EVENT' data-ref="_TRACE_SYSTICK_WRITE_EVENT">_TRACE_SYSTICK_WRITE_EVENT</a>,</td></tr>
<tr><th id="427">427</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_CMSDK_APB_TIMER_READ_EVENT" title='_TRACE_CMSDK_APB_TIMER_READ_EVENT' data-ref="_TRACE_CMSDK_APB_TIMER_READ_EVENT">_TRACE_CMSDK_APB_TIMER_READ_EVENT</a>,</td></tr>
<tr><th id="428">428</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_CMSDK_APB_TIMER_WRITE_EVENT" title='_TRACE_CMSDK_APB_TIMER_WRITE_EVENT' data-ref="_TRACE_CMSDK_APB_TIMER_WRITE_EVENT">_TRACE_CMSDK_APB_TIMER_WRITE_EVENT</a>,</td></tr>
<tr><th id="429">429</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_CMSDK_APB_TIMER_RESET_EVENT" title='_TRACE_CMSDK_APB_TIMER_RESET_EVENT' data-ref="_TRACE_CMSDK_APB_TIMER_RESET_EVENT">_TRACE_CMSDK_APB_TIMER_RESET_EVENT</a>,</td></tr>
<tr><th id="430">430</th><td>  <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>,</td></tr>
<tr><th id="431">431</th><td>};</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="trace_hw_timer_register_events" title='trace_hw_timer_register_events' data-type='void trace_hw_timer_register_events()' data-ref="trace_hw_timer_register_events">trace_hw_timer_register_events</dfn>(<em>void</em>)</td></tr>
<tr><th id="434">434</th><td>{</td></tr>
<tr><th id="435">435</th><td>    <a class="ref" href="../../trace/control-internal.h.html#trace_event_register_group" title='trace_event_register_group' data-ref="trace_event_register_group">trace_event_register_group</a>(<a class="ref" href="#hw_timer_trace_events" title='hw_timer_trace_events' data-ref="hw_timer_trace_events">hw_timer_trace_events</a>);</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td><a class="macro" href="../../include/qemu/module.h.html#53" title="static void __attribute__((constructor)) do_qemu_init_trace_hw_timer_register_events(void) { register_module_init(trace_hw_timer_register_events, MODULE_INIT_TRACE); }" data-ref="_M/trace_init">trace_init</a>(<a class="tu ref" href="#trace_hw_timer_register_events" title='trace_hw_timer_register_events' data-use='r' data-ref="trace_hw_timer_register_events">trace_hw_timer_register_events</a>)</td></tr>
<tr><th id="438">438</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
