/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az615-611
+ date
Thu Jun 15 15:18:42 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1686842322
+ CACTUS_STARTTIME=1686842322
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Jun 15 2023 (14:45:26)
Run date:          Jun 15 2023 (15:18:43+0000)
Run host:          fv-az615-611.kqyh1knxmglu1ju35epappvcle.dx.internal.cloudapp.net (pid=108044)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az615-611
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110608KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=e280bdad-debb-6c46-b896-9598e841e277, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1039-azure, OSVersion="#46-Ubuntu SMP Mon May 22 15:18:07 UTC 2023", HostName=fv-az615-611, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110608KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00322882 sec
      iterations=10000000... time=0.0347724 sec
      iterations=100000000... time=0.33766 sec
      iterations=300000000... time=0.959204 sec
      iterations=600000000... time=1.92305 sec
      iterations=600000000... time=1.46427 sec
      result: 2.61564 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00375832 sec
      iterations=10000000... time=0.0320609 sec
      iterations=100000000... time=0.336987 sec
      iterations=300000000... time=1.49857 sec
      result: 6.4061 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00194131 sec
      iterations=10000000... time=0.0220025 sec
      iterations=100000000... time=0.372007 sec
      iterations=300000000... time=0.858438 sec
      iterations=600000000... time=2.63741 sec
      result: 3.63994 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000233001 sec
      iterations=10000... time=0.00173731 sec
      iterations=100000... time=0.015775 sec
      iterations=1000000... time=0.156257 sec
      iterations=7000000... time=2.09056 sec
      result: 2.98652 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000651304 sec
      iterations=10000... time=0.00511703 sec
      iterations=100000... time=0.305812 sec
      iterations=400000... time=0.722101 sec
      iterations=800000... time=1.38504 sec
      result: 17.313 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.83e-05 sec
      iterations=10... time=1.96e-05 sec
      iterations=100... time=2.81e-05 sec
      iterations=1000... time=0.000313302 sec
      iterations=10000... time=0.00443363 sec
      iterations=100000... time=0.0320548 sec
      iterations=1000000... time=0.327486 sec
      iterations=3000000... time=2.64513 sec
      result: 27.8731 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.6e-06 sec
      iterations=10... time=6.09e-05 sec
      iterations=100... time=0.000673104 sec
      iterations=1000... time=0.00605344 sec
      iterations=10000... time=0.0638105 sec
      iterations=100000... time=0.821632 sec
      iterations=200000... time=1.74623 sec
      result: 22.5181 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=2.94e-05 sec
      iterations=100000... time=0.000287202 sec
      iterations=1000000... time=0.00329742 sec
      iterations=10000000... time=0.0320648 sec
      iterations=100000000... time=0.319976 sec
      iterations=300000000... time=0.99561 sec
      iterations=600000000... time=1.95683 sec
      result: 0.407672 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.55e-05 sec
      iterations=10000... time=0.000305502 sec
      iterations=100000... time=0.00285202 sec
      iterations=1000000... time=0.0292868 sec
      iterations=10000000... time=0.279575 sec
      iterations=40000000... time=1.14074 sec
      result: 3.56483 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=4.78e-05 sec
      iterations=1000... time=0.000323302 sec
      iterations=10000... time=0.00318402 sec
      iterations=100000... time=0.0319582 sec
      iterations=1000000... time=0.341746 sec
      iterations=3000000... time=1.00614 sec
      result: 73.2783 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.1e-06 sec
      iterations=10... time=0.0001066 sec
      iterations=100... time=0.00101741 sec
      iterations=1000... time=0.00986287 sec
      iterations=10000... time=0.0981794 sec
      iterations=100000... time=0.974259 sec
      iterations=200000... time=1.97728 sec
      result: 19.8867 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.01e-05 sec
      iterations=10... time=0.000411802 sec
      iterations=100... time=0.00307962 sec
      iterations=1000... time=0.0348534 sec
      iterations=10000... time=0.35036 sec
      iterations=30000... time=1.00768 sec
      result: 0.0514449 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3e-05 sec
      iterations=10... time=0.000967707 sec
      iterations=100... time=0.00833266 sec
      iterations=1000... time=0.0908852 sec
      iterations=10000... time=0.904176 sec
      iterations=20000... time=1.78161 sec
      result: 0.136584 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00655634 sec
      iterations=10... time=0.0668096 sec
      iterations=100... time=0.673838 sec
      iterations=200... time=1.35156 sec
      result: 0.364079 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00315742 sec
      iterations=10000000... time=0.0316913 sec
      iterations=100000000... time=0.316988 sec
      iterations=300000000... time=0.961015 sec
      iterations=600000000... time=1.94398 sec
      iterations=600000000... time=1.45835 sec
      result: 2.47103 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00370748 sec
      iterations=10000000... time=0.0337105 sec
      iterations=100000000... time=0.335162 sec
      iterations=300000000... time=1.03528 sec
      result: 9.27281 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00218031 sec
      iterations=10000000... time=0.0216732 sec
      iterations=100000000... time=0.218525 sec
      iterations=500000000... time=1.08283 sec
      result: 7.38805 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000232202 sec
      iterations=10000... time=0.00160271 sec
      iterations=100000... time=0.0159042 sec
      iterations=1000000... time=0.163757 sec
      iterations=7000000... time=1.14334 sec
      result: 1.63334 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000591104 sec
      iterations=10000... time=0.00575604 sec
      iterations=100000... time=0.0554494 sec
      iterations=1000000... time=0.576221 sec
      iterations=2000000... time=1.12525 sec
      result: 5.62624 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=3.95e-06 sec
      iterations=100... time=3.375e-05 sec
      iterations=1000... time=0.000331602 sec
      iterations=10000... time=0.00320997 sec
      iterations=100000... time=0.0312668 sec
      iterations=1000000... time=0.318043 sec
      iterations=3000000... time=0.947067 sec
      iterations=6000000... time=1.84133 sec
      result: 80.0812 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=2.52e-05 sec
      iterations=10... time=5.8901e-05 sec
      iterations=100... time=0.000583655 sec
      iterations=1000... time=0.00562094 sec
      iterations=10000... time=0.0520969 sec
      iterations=100000... time=0.516192 sec
      iterations=200000... time=1.06031 sec
      result: 37.0849 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.5e-06 sec
      iterations=10000... time=3.285e-05 sec
      iterations=100000... time=0.000321902 sec
      iterations=1000000... time=0.00343742 sec
      iterations=10000000... time=0.030955 sec
      iterations=100000000... time=0.3192 sec
      iterations=300000000... time=0.970147 sec
      iterations=600000000... time=1.91528 sec
      result: 0.399016 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.6e-05 sec
      iterations=10000... time=0.000268701 sec
      iterations=100000... time=0.00233327 sec
      iterations=1000000... time=0.0219557 sec
      iterations=10000000... time=0.232314 sec
      iterations=50000000... time=1.15781 sec
      result: 2.89454 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=5.5e-06 sec
      iterations=100... time=6.3401e-05 sec
      iterations=1000... time=0.000496203 sec
      iterations=10000... time=0.00447248 sec
      iterations=100000... time=0.0462844 sec
      iterations=1000000... time=0.475871 sec
      iterations=2000000... time=0.920346 sec
      iterations=4000000... time=1.88821 sec
      result: 52.0619 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=1.01e-05 sec
      iterations=10... time=9.7201e-05 sec
      iterations=100... time=0.00168331 sec
      iterations=1000... time=0.00986602 sec
      iterations=10000... time=0.10065 sec
      iterations=100000... time=0.995874 sec
      iterations=200000... time=1.97826 sec
      result: 19.8768 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.4e-06 sec
      iterations=10... time=9.005e-05 sec
      iterations=100... time=0.00106486 sec
      iterations=1000... time=0.00922661 sec
      iterations=10000... time=0.091593 sec
      iterations=100000... time=0.904638 sec
      iterations=200000... time=1.81497 sec
      result: 0.0803317 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.71e-05 sec
      iterations=10... time=0.000482353 sec
      iterations=100... time=0.00565739 sec
      iterations=1000... time=0.0524772 sec
      iterations=10000... time=0.529644 sec
      iterations=20000... time=1.03761 sec
      result: 0.112412 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 2800 nsec
    MPI bandwidth: 3.71145 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Jun 15 15:19:52 UTC 2023
+ echo Done.
Done.
  Elapsed time: 70.1 s
