/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire [26:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  reg [17:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [22:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [4:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  reg [11:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_10z & celloutsig_1_4z);
  assign celloutsig_0_15z = ~(celloutsig_0_8z[7] & celloutsig_0_6z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_10z & in_data[94]);
  assign celloutsig_0_22z = ~celloutsig_0_21z[9];
  assign celloutsig_1_13z = celloutsig_1_5z[5] ^ celloutsig_1_0z[0];
  always_ff @(negedge clkin_data[192], posedge clkin_data[128])
    if (clkin_data[128]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_1_5z[5:1], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[72:70] == in_data[20:18];
  assign celloutsig_0_36z = { in_data[93:86], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_17z } == { celloutsig_0_23z[17:11], celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_29z };
  assign celloutsig_1_7z = { in_data[179:175], celloutsig_1_2z, celloutsig_1_2z } == celloutsig_1_5z[15:9];
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_11z } >= { celloutsig_1_8z[9:4], celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_8z[4:1] >= celloutsig_0_6z;
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z } && celloutsig_1_0z[6:3];
  assign celloutsig_1_10z = { celloutsig_1_0z[2:1], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z } && { celloutsig_1_8z[3:1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_10z } && { in_data[82], celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[34:19] && { in_data[32:18], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[95] & ~(celloutsig_0_0z);
  assign celloutsig_0_14z = celloutsig_0_0z & ~(in_data[27]);
  assign celloutsig_0_24z = celloutsig_0_6z[2] & ~(celloutsig_0_20z[0]);
  assign celloutsig_1_19z = _00_[3:0] * { celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_0_6z = { celloutsig_0_4z[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } * { celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_34z = - { celloutsig_0_5z[10:4], celloutsig_0_6z };
  assign celloutsig_1_1z = - celloutsig_1_0z[2:0];
  assign celloutsig_1_18z = - in_data[105:99];
  assign celloutsig_0_12z = - celloutsig_0_5z[3:1];
  assign celloutsig_0_26z = - { celloutsig_0_11z[3:1], celloutsig_0_25z };
  assign celloutsig_1_6z = { in_data[175:168], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } !== { in_data[157:154], celloutsig_1_0z };
  assign celloutsig_0_18z = ~ { in_data[26:12], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_35z = { celloutsig_0_23z[15:6], celloutsig_0_19z, celloutsig_0_28z } | { celloutsig_0_34z[5:0], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_28z = & { celloutsig_0_18z[6:2], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = ~^ { in_data[167:157], celloutsig_1_2z };
  assign celloutsig_0_9z = ~^ { in_data[22:18], celloutsig_0_0z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_29z = ~^ celloutsig_0_21z;
  assign celloutsig_0_4z = { in_data[63:62], celloutsig_0_2z } >> { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_5z[5:2] >> celloutsig_0_7z[5:2];
  assign celloutsig_0_7z = in_data[25:20] << { celloutsig_0_5z[11:7], celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[138:122] >>> { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_20z = { in_data[7:6], celloutsig_0_2z } - { celloutsig_0_11z[3:2], celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[189:183] ~^ in_data[169:163];
  assign celloutsig_1_11z = celloutsig_1_0z[6:1] ~^ in_data[164:159];
  assign celloutsig_0_8z = { in_data[70:60], celloutsig_0_2z } ~^ { in_data[78:71], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_18z[21:1], celloutsig_0_13z, celloutsig_0_0z } ~^ { celloutsig_0_18z[4:0], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_22z };
  always_latch
    if (clkin_data[96]) celloutsig_0_5z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_5z = { in_data[77:74], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[96]) celloutsig_0_17z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_17z = celloutsig_0_4z;
  always_latch
    if (clkin_data[64]) celloutsig_0_21z = 18'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_21z = { celloutsig_0_20z[1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z };
  always_latch
    if (clkin_data[64]) celloutsig_0_25z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_25z = { celloutsig_0_23z[21:19], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_8z[9:0] = { celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_5z[3:0], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z[15:10] = 6'h3f;
  assign { out_data[134:128], out_data[99:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
