[{"commit":{"message":"merge master"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"01270ad72dc6410cc144e862ec328d9245535358"},{"commit":{"message":"refine comments and tests"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"test\/hotspot\/jtreg\/compiler\/intrinsics\/TestBitShuffleOpers.java"}],"sha":"4f3464eb2d25ce1636b3275c2078a275a0529087"},{"commit":{"message":"enable TestBitShuffleOpers.java"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/intrinsics\/TestBitShuffleOpers.java"}],"sha":"6307820e4c417df76013b6e335481af55510657f"},{"commit":{"message":"Initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"ba78aca83c08aedbcae5f16a75349e9e5078d79d"}]