INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University/Design_Automation/project/phase_four/phase_four.srcs/sources_1/new/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University/Design_Automation/project/phase_four/phase_four.srcs/sources_1/new/BCDtoBin.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCDtoBin
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University/Design_Automation/project/phase_four/phase_four.srcs/sources_1/new/BCD_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD_divider
WARNING: [VRFC 10-280] actual for formal port bcd is neither a static name nor a globally static expression [D:/courses/University/Design_Automation/project/phase_four/phase_four.srcs/sources_1/new/BCD_divider.vhd:77]
WARNING: [VRFC 10-280] actual for formal port number is neither a static name nor a globally static expression [D:/courses/University/Design_Automation/project/phase_four/phase_four.srcs/sources_1/new/BCD_divider.vhd:81]
WARNING: [VRFC 10-280] actual for formal port number is neither a static name nor a globally static expression [D:/courses/University/Design_Automation/project/phase_four/phase_four.srcs/sources_1/new/BCD_divider.vhd:83]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University/Design_Automation/project/phase_four/phase_four.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University/Design_Automation/project/phase_four/phase_four.srcs/sources_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB
