// Seed: 1983227104
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    output supply0 id_5,
    output tri0 id_6
);
  tri0 id_8 = 1;
  assign id_6 = 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
