// Seed: 1814567231
module module_0 (
    output wand id_0,
    input uwire id_1,
    output tri0 id_2
    , id_6,
    input supply1 id_3,
    input wor id_4
);
  wire [-1 : -1 'd0] id_7;
  assign id_2 = (-1 & id_1);
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    input wand id_0,
    input supply1 _id_1,
    output wand id_2,
    input tri id_3,
    inout tri id_4,
    input supply0 id_5
);
  logic [id_1 : -1] id_7;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
