{
  "modules": [
    {
      "parameters": [
        "VOUT",
        "VINN",
        "VINP",
        "ID"
      ],
      "constraints": [
        {
          "constraint": "PowerPorts",
          "ports": [
            "VDD"
          ],
          "propagate": true
        },
        {
          "constraint": "GroundPorts",
          "ports": [
            "VSS"
          ],
          "propagate": true
        },
        {
          "constraint": "SymmetricBlocks",
          "pairs": [
            [
              "X_M1",
              "X_M2"
            ],
            [
              "X_M3",
              "X_M4"
            ],
            [
              "X_M5",
              "X_M6"
            ],
            [
              "X_M7",
              "X_M8"
            ],
            [
              "X_M9",
              "X_M10"
            ]
          ],
          "direction": "V"
        },
        {
          "constraint": "CompactPlacement",
          "style": "center"
        }
      ],
      "instances": [
        {
          "instance_name": "X_M10",
          "fa_map": [
            {
              "formal": "D",
              "actual": "ID"
            },
            {
              "formal": "S",
              "actual": "VSS"
            }
          ],
          "abstract_template_name": "DCL_NMOS_S_47956387_X2_Y2"
        },
        {
          "instance_name": "X_M5",
          "fa_map": [
            {
              "formal": "D",
              "actual": "NET9"
            },
            {
              "formal": "S",
              "actual": "VSS"
            }
          ],
          "abstract_template_name": "DCL_NMOS_S_13341824_X6_Y2"
        },
        {
          "instance_name": "X_M3",
          "fa_map": [
            {
              "formal": "D",
              "actual": "NET7"
            },
            {
              "formal": "S",
              "actual": "VDD"
            }
          ],
          "abstract_template_name": "DCL_PMOS_S_40212493_X6_Y1"
        },
        {
          "instance_name": "X_M4",
          "fa_map": [
            {
              "formal": "D",
              "actual": "NET8"
            },
            {
              "formal": "S",
              "actual": "VDD"
            }
          ],
          "abstract_template_name": "DCL_PMOS_S_40212493_X6_Y1"
        },
        {
          "instance_name": "X_M6",
          "fa_map": [
            {
              "formal": "D",
              "actual": "VOUT"
            },
            {
              "formal": "G",
              "actual": "NET9"
            },
            {
              "formal": "S",
              "actual": "VSS"
            }
          ],
          "abstract_template_name": "NMOS_S_7151189_X6_Y2"
        },
        {
          "instance_name": "X_M9",
          "fa_map": [
            {
              "formal": "D",
              "actual": "SOURCE"
            },
            {
              "formal": "G",
              "actual": "ID"
            },
            {
              "formal": "S",
              "actual": "VSS"
            }
          ],
          "abstract_template_name": "NMOS_S_18635307_X2_Y2"
        },
        {
          "instance_name": "X_M7",
          "fa_map": [
            {
              "formal": "D",
              "actual": "NET9"
            },
            {
              "formal": "G",
              "actual": "NET8"
            },
            {
              "formal": "S",
              "actual": "VDD"
            }
          ],
          "abstract_template_name": "PMOS_S_18257507_X7_Y3"
        },
        {
          "instance_name": "X_M8",
          "fa_map": [
            {
              "formal": "D",
              "actual": "VOUT"
            },
            {
              "formal": "G",
              "actual": "NET7"
            },
            {
              "formal": "S",
              "actual": "VDD"
            }
          ],
          "abstract_template_name": "PMOS_S_18257507_X7_Y3"
        },
        {
          "instance_name": "X_M1",
          "fa_map": [
            {
              "formal": "B",
              "actual": "VSS"
            },
            {
              "formal": "D",
              "actual": "NET7"
            },
            {
              "formal": "G",
              "actual": "VINN"
            },
            {
              "formal": "S",
              "actual": "SOURCE"
            }
          ],
          "abstract_template_name": "NMOS_4T_40251920_X2_Y2"
        },
        {
          "instance_name": "X_M2",
          "fa_map": [
            {
              "formal": "B",
              "actual": "VSS"
            },
            {
              "formal": "D",
              "actual": "NET8"
            },
            {
              "formal": "G",
              "actual": "VINP"
            },
            {
              "formal": "S",
              "actual": "SOURCE"
            }
          ],
          "abstract_template_name": "NMOS_4T_40251920_X2_Y2"
        }
      ],
      "name": "CURRENT_MIRROR_OTA"
    }
  ],
  "leaves": null,
  "global_signals": [
    {
      "prefix": "global_power",
      "formal": "supply0",
      "actual": "VSS"
    },
    {
      "prefix": "global_power",
      "formal": "supply1",
      "actual": "VDD"
    }
  ]
}