Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 28 05:31:59 2024
| Host         : DESKTOP-RRHQSGG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      7 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+----------------------------------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+--------------------------+---------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG           |               |                                              |                3 |              3 |
|  Inst_mod_m_counter2/CLK |               | Inst_top/FSM_onehot_Present_State[5]_i_1_n_0 |                2 |              7 |
|  clk_IBUF_BUFG           |               | Inst_mod_m_counter/r_reg[25]_i_1_n_0         |                7 |             25 |
|  clk_IBUF_BUFG           |               | Inst_mod_m_counter2/r_reg[26]_i_1_n_0        |                7 |             26 |
+--------------------------+---------------+----------------------------------------------+------------------+----------------+


