{"children":[{"children":[{"data":[220164,440329,572,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2338,4125,0,0,0],"details":[{"text":"Global interconnect for 1 global load and 1 global store.","type":"text"},{"text":"For 1 global load and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[813,1194,0,0,27],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[8,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 65","type":"text"},{"text":"Register,\n1 reg, 65 width","type":"brief"}],"name":"Private Variable: \n - 'i' (replicated_random_access_kernels_single.cl:58)","type":"resource"},{"data":[14,51,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 11 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'ld' (replicated_random_access_kernels_single.cl:66)","type":"resource"},{"data":[16,86,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 11 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'ld' (replicated_random_access_kernels_single.cl:97)","type":"resource"},{"data":[40,197,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'ran' (replicated_random_access_kernels_single.cl:47)","type":"resource"},{"data":[0,0,13,0,0],"details":[{"Additional information":[{"text":"Requested size 8192 bytes, implemented size 32768 bytes, replicated 4 times total, stall-free, 1 read and 1 write. ","type":"text"},{"links":[{"filename":"replicated_random_access_kernels_single.cl","line":58}],"text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"64 bits","Implemented size":"32768 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"8192 bytes","Total replication":4,"type":"table"},{"text":"Stall-Free with Replication,\n8192B requested,\n32768B implemented.","type":"brief"}],"name":"replicated_random_access_kernels_single.cl:60 (local_address)","type":"resource"},{"data":[0,0,13,0,0],"details":[{"Additional information":[{"text":"Requested size 8192 bytes, implemented size 32768 bytes, replicated 4 times total, stall-free, 1 read and 1 write. ","type":"text"},{"links":[{"filename":"replicated_random_access_kernels_single.cl","line":58}],"text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"64 bits","Implemented size":"32768 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"8192 bytes","Total replication":4,"type":"table"},{"text":"Stall-Free with Replication,\n8192B requested,\n32768B implemented.","type":"brief"}],"name":"replicated_random_access_kernels_single.cl:61 (loaded_data)","type":"resource"},{"data":[0,0,13,0,0],"details":[{"Additional information":[{"text":"Requested size 8192 bytes, implemented size 32768 bytes, replicated 4 times total, stall-free, 1 read and 1 write. ","type":"text"},{"links":[{"filename":"replicated_random_access_kernels_single.cl","line":58}],"text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"64 bits","Implemented size":"32768 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"8192 bytes","Total replication":4,"type":"table"},{"text":"Stall-Free with Replication,\n8192B requested,\n32768B implemented.","type":"brief"}],"name":"replicated_random_access_kernels_single.cl:62 (update_val)","type":"resource"},{"children":[{"count":4,"data":[398,3081,7,0,8],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[400,3081,7,0,8],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,66,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":58}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":58}]],"name":"64-bit Integer Add","type":"resource"},{"count":2,"data":[85,1,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":58}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":58}]],"name":"64-bit Select","type":"resource"},{"count":2,"data":[130,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":58}]],"name":"65-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":58}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":58}]],"name":"65-bit Integer Compare","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":58}]],"name":"1-bit Or","type":"resource"}],"data":[330.5,67,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":58}]],"name":"replicated_random_access_kernels_single.cl:58","type":"resource"},{"children":[{"count":1,"data":[0,61,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":73}]],"name":"State","type":"resource"},{"count":1,"data":[61,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":73}]],"name":"64-bit Integer Add","type":"resource"},{"count":1,"data":[62,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":73}]],"name":"64-bit And","type":"resource"}],"data":[123,61,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":73}]],"name":"replicated_random_access_kernels_single.cl:73","type":"resource"},{"children":[{"count":1,"data":[52,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":47}]],"name":"65-bit Select","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":47}]],"name":"replicated_random_access_kernels_single.cl:47","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":66}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":66}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":66}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":66}]],"name":"32-bit Integer Add","type":"resource"}],"data":[48,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":66}]],"name":"replicated_random_access_kernels_single.cl:66","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":68}]],"name":"64-bit Integer Compare","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":68}]],"name":"replicated_random_access_kernels_single.cl:68","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[63,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":71}]],"name":"64-bit Xor","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":71}]],"name":"replicated_random_access_kernels_single.cl:71","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":72}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":72}]],"name":"replicated_random_access_kernels_single.cl:72","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":77}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":77}]],"name":"replicated_random_access_kernels_single.cl:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[488,2050,16,0,4],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":87}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":87}]],"name":"Store","type":"resource"}],"data":[522,2074,16,0,4],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":87}]],"name":"replicated_random_access_kernels_single.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":97}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":97}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":97}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":97}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":97}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":97}]],"name":"32-bit Integer Add","type":"resource"}],"data":[51.5,2,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":97}]],"name":"replicated_random_access_kernels_single.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":99}]],"name":"64-bit Xor","type":"resource"},{"count":3,"data":[126,219,0,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":99}]],"name":"Load","type":"resource"},{"count":1,"data":[383,2240,19,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":99}]],"name":"Store","type":"resource"}],"data":[573,2523,19,0,0],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":99}]],"name":"replicated_random_access_kernels_single.cl:99","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3123,9515,81,0,39],"debug":[[{"filename":"replicated_random_access_kernels_single.cl","line":47}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"accessMemory_0","total_kernel_resources":[3123,9515,81,0,39],"total_percent":[0.45651,0.209137,0.254924,0.691067,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[5463,13711,83,0,39],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[225627,454040,655,0,39],"total_percent":[23.5959,12.1317,12.1646,5.58826,0],"type":"module"}