<profile>

<section name = "Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_3'" level="0">
<item name = "Date">Wed Jul  9 04:19:51 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">TRANS_FFT</item>
<item name = "Solution">solution0 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 1.346 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 48.000 ns, 48.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4, 4, 1, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 133, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_4_2_32_1_1_U11">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln414_fu_142_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln414_fu_136_p2">icmp, 0, 0, 12, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 3, 6</column>
<column name="i_1_fu_56">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c_0_03_fu_64">32, 0, 32, 0</column>
<column name="c_1_04_fu_68">32, 0, 32, 0</column>
<column name="c_2_05_fu_72">32, 0, 32, 0</column>
<column name="c_3_02_fu_60">32, 0, 32, 0</column>
<column name="i_1_fu_56">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, scaled_fixed2ieee&lt;63, 1&gt;_Pipeline_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, scaled_fixed2ieee&lt;63, 1&gt;_Pipeline_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, scaled_fixed2ieee&lt;63, 1&gt;_Pipeline_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, scaled_fixed2ieee&lt;63, 1&gt;_Pipeline_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, scaled_fixed2ieee&lt;63, 1&gt;_Pipeline_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, scaled_fixed2ieee&lt;63, 1&gt;_Pipeline_3, return value</column>
<column name="out_bits_0_21_reload">in, 32, ap_none, out_bits_0_21_reload, scalar</column>
<column name="out_bits_1_2_reload">in, 32, ap_none, out_bits_1_2_reload, scalar</column>
<column name="out_bits_2_2_reload">in, 32, ap_none, out_bits_2_2_reload, scalar</column>
<column name="out_bits_3">in, 32, ap_none, out_bits_3, scalar</column>
<column name="c_2_05_out">out, 32, ap_vld, c_2_05_out, pointer</column>
<column name="c_2_05_out_ap_vld">out, 1, ap_vld, c_2_05_out, pointer</column>
<column name="c_1_04_out">out, 32, ap_vld, c_1_04_out, pointer</column>
<column name="c_1_04_out_ap_vld">out, 1, ap_vld, c_1_04_out, pointer</column>
<column name="c_0_03_out">out, 32, ap_vld, c_0_03_out, pointer</column>
<column name="c_0_03_out_ap_vld">out, 1, ap_vld, c_0_03_out, pointer</column>
<column name="c_3_02_out">out, 32, ap_vld, c_3_02_out, pointer</column>
<column name="c_3_02_out_ap_vld">out, 1, ap_vld, c_3_02_out, pointer</column>
</table>
</item>
</section>
</profile>
