// Seed: 2214424187
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output wand id_3,
    output supply0 id_4,
    input supply1 id_5,
    output uwire id_6
);
  assign id_6 = 1;
  assign id_6 = 1'h0;
  wire id_8, id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output uwire id_3,
    output uwire id_4,
    input wire id_5,
    output wand id_6,
    input supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    input tri id_10,
    output wand id_11
);
  wire id_13;
  assign id_13 = 1;
  wire id_14;
  wire id_15;
  wire id_16 = id_14;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_3,
      id_11,
      id_1,
      id_11
  );
endmodule
