// Seed: 1198565423
module module_0 (
    output wand id_0,
    output tri0 id_1
);
  assign id_0 = -1'b0;
  assign module_1.id_0 = 0;
  parameter id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1
    , id_6,
    output supply1 id_2,
    output tri0 id_3,
    output wire id_4
);
  assign id_3 = -1'd0;
  nor primCall (id_0, id_6, id_1);
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_2 #(
    parameter id_15 = 32'd69
) (
    output tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    input tri id_3,
    input wand id_4,
    input wor id_5,
    input supply0 id_6,
    output wand id_7,
    input wire id_8,
    output supply0 id_9,
    input tri id_10,
    output wand id_11,
    output supply1 id_12,
    output tri id_13,
    output tri id_14,
    output tri0 _id_15,
    input tri id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_0,
      id_11
  );
  logic [1 : id_15] id_19;
  assign id_14 = id_8;
endmodule
