No logfile was found.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi_ad9643_0_s_axis_s2mm_clk_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : axi_ad9643_0:adc_clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : axi_ad9643_0:adc_clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : axi_ad9122_0:dac_div_clk. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_0
  (0x41620000-0x4162ffff) axi_iic_1	axi_interconnect_0
  (0x42000000-0x4200ffff) axi_spi_0	axi_interconnect_0
  (0x42040000-0x4204ffff) axi_spi_1	axi_interconnect_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_0
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_0
  (0x74200000-0x7420ffff) axi_ad9122_0	axi_interconnect_0
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_0
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_0
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_0
  (0x79020000-0x7902ffff) axi_ad9643_0	axi_interconnect_0
  (0x7c400000-0x7c40ffff) axi_ad9643_dma	axi_interconnect_0
  (0x7c420000-0x7c42ffff) axi_ad9122_dma	axi_interconnect_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 13 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port will be driven to GND - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found. Port will be driven to GND - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found. Port will be driven to GND - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found. Port will be driven to GND - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port will be driven to GND - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port will be driven to GND - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found. Port will be driven to GND - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: axi_spi_0_SPISEL_pin, CONNECTOR: axi_spi_0_SPISEL - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/_xps_tempmhsfilename.mhs line 57 
WARNING:EDK:4181 - PORT: axi_spi_1_SPISEL_pin, CONNECTOR: axi_spi_1_SPISEL - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/_xps_tempmhsfilename.mhs line 62 
WARNING:EDK:4181 - PORT: axi_ad9643_0_s_axis_s2mm_clk_pin, CONNECTOR: net_axi_ad9643_0_s_axis_s2mm_clk_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/_xps_tempmhsfilename.mhs line 74 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/system.mhs line 184 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/system.mhs line 183 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/system.mhs line 272 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/system.mhs line 271 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 108 
ERROR:EDK:4068 - INSTANCE: util_i2c_mixer_0, PORT: upstream_scl_I - THREE_STATE port, downstream_scl, in use. Multiple drivers found on TRI_I port, upstream_scl_I - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/system.mhs line 385 
ERROR:EDK:4068 - INSTANCE: util_i2c_mixer_0, PORT: upstream_sda_I - THREE_STATE port, downstream_sda, in use. Multiple drivers found on TRI_I port, upstream_sda_I - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/system.mhs line 382 
Writing filter settings....
Done writing filter settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/etc/system.filters
Done writing Tab View settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_xcomm_zed/etc/system.gui
