

================================================================
== Vitis HLS Report for 'processImage_Pipeline_Initialize2x22'
================================================================
* Date:           Fri Dec 13 10:50:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.764 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Initialize2x  |      320|      320|         1|          1|          1|   320|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 4 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %x"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc98.17"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_9 = load i9 %x" [face_detect.cpp:2956]   --->   Operation 7 'load' 'x_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.59ns)   --->   "%icmp_ln2956 = icmp_eq  i9 %x_9, i9 320" [face_detect.cpp:2956]   --->   Operation 9 'icmp' 'icmp_ln2956' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 320, i64 320, i64 320"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.71ns)   --->   "%add_ln2956 = add i9 %x_9, i9 1" [face_detect.cpp:2956]   --->   Operation 11 'add' 'add_ln2956' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln2956 = br i1 %icmp_ln2956, void %for.inc98.17.split, void %for.inc98.18.preheader.exitStub" [face_detect.cpp:2956]   --->   Operation 12 'br' 'br_ln2956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_17_cast = zext i9 %x_9" [face_detect.cpp:2956]   --->   Operation 13 'zext' 'x_17_cast' <Predicate = (!icmp_ln2956)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln2901 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [face_detect.cpp:2901]   --->   Operation 14 'specloopname' 'specloopname_ln2901' <Predicate = (!icmp_ln2956)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%L_17_addr = getelementptr i8 %L_17, i64 0, i64 %x_17_cast" [face_detect.cpp:2957]   --->   Operation 15 'getelementptr' 'L_17_addr' <Predicate = (!icmp_ln2956)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.17ns)   --->   "%store_ln2957 = store i8 0, i9 %L_17_addr" [face_detect.cpp:2957]   --->   Operation 16 'store' 'store_ln2957' <Predicate = (!icmp_ln2956)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln2956 = store i9 %add_ln2956, i9 %x" [face_detect.cpp:2956]   --->   Operation 17 'store' 'store_ln2956' <Predicate = (!icmp_ln2956)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln2956 = br void %for.inc98.17" [face_detect.cpp:2956]   --->   Operation 18 'br' 'br_ln2956' <Predicate = (!icmp_ln2956)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln2956)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.76ns
The critical path consists of the following:
	'alloca' operation ('x') [2]  (0 ns)
	'load' operation ('x', face_detect.cpp:2956) on local variable 'x' [6]  (0 ns)
	'getelementptr' operation ('L_17_addr', face_detect.cpp:2957) [15]  (0 ns)
	'store' operation ('store_ln2957', face_detect.cpp:2957) of constant 0 on array 'L_17' [16]  (1.17 ns)
	blocking operation 0.593 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
