 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : newMAC_v4
Version: T-2022.03-SP5
Date   : Fri Jan 30 00:25:42 2026
****************************************

Operating Conditions: WCCOM   Library: tcbn65lphvtwc_ccs
Wire Load Model Mode: segmented

  Startpoint: weight_last_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: weight_last_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  weight_last_reg[2]/CP (DFCNQD1HVT)       0.00       0.00 r
  weight_last_reg[2]/Q (DFCNQD1HVT)        0.51       0.51 f
  U102/Z (AO22D0HVT)                       0.21       0.72 f
  weight_last_reg[2]/D (DFCNQD1HVT)        0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  weight_last_reg[2]/CP (DFCNQD1HVT)       0.00       0.20 r
  library hold time                        0.13       0.33
  data required time                                  0.33
  -----------------------------------------------------------
  data required time                                  0.33
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: weight_last_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: weight_last_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  weight_last_reg[3]/CP (DFCNQD1HVT)       0.00       0.00 r
  weight_last_reg[3]/Q (DFCNQD1HVT)        0.51       0.51 f
  U58/Z (AO22D0HVT)                        0.21       0.72 f
  weight_last_reg[3]/D (DFCNQD1HVT)        0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  weight_last_reg[3]/CP (DFCNQD1HVT)       0.00       0.20 r
  library hold time                        0.13       0.33
  data required time                                  0.33
  -----------------------------------------------------------
  data required time                                  0.33
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: weight_last_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: weight_last_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  weight_last_reg[1]/CP (DFCNQD1HVT)       0.00       0.00 r
  weight_last_reg[1]/Q (DFCNQD1HVT)        0.52       0.52 f
  U103/Z (AO22D0HVT)                       0.21       0.73 f
  weight_last_reg[1]/D (DFCNQD1HVT)        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  weight_last_reg[1]/CP (DFCNQD1HVT)       0.00       0.20 r
  library hold time                        0.13       0.33
  data required time                                  0.33
  -----------------------------------------------------------
  data required time                                  0.33
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: weight_last_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: weight_last_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  weight_last_reg[0]/CP (DFCNQD1HVT)       0.00       0.00 r
  weight_last_reg[0]/Q (DFCNQD1HVT)        0.52       0.52 f
  U57/Z (AO22D0HVT)                        0.21       0.73 f
  weight_last_reg[0]/D (DFCNQD1HVT)        0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  weight_last_reg[0]/CP (DFCNQD1HVT)       0.00       0.20 r
  library hold time                        0.13       0.33
  data required time                                  0.33
  -----------------------------------------------------------
  data required time                                  0.33
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: sumTemp_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[8]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[8]/Q (DFCNQD1HVT)            0.52       0.52 f
  U61/ZN (AOI22D0HVT)                      0.13       0.64 r
  U65/ZN (CKND2D0HVT)                      0.13       0.77 f
  sumTemp_reg[8]/D (DFCNQD1HVT)            0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[8]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.12       0.32
  data required time                                  0.32
  -----------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: sumTemp_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[9]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[9]/Q (DFCNQD1HVT)            0.52       0.52 f
  U66/ZN (AOI22D0HVT)                      0.13       0.64 r
  U52/ZN (CKND2D0HVT)                      0.13       0.77 f
  sumTemp_reg[9]/D (DFCNQD1HVT)            0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[9]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.12       0.32
  data required time                                  0.32
  -----------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: sumTemp_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[10]/CP (DFCNQD1HVT)          0.00       0.00 r
  sumTemp_reg[10]/Q (DFCNQD1HVT)           0.52       0.52 f
  U67/ZN (AOI22D0HVT)                      0.13       0.64 r
  U68/ZN (CKND2D0HVT)                      0.13       0.77 f
  sumTemp_reg[10]/D (DFCNQD1HVT)           0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[10]/CP (DFCNQD1HVT)          0.00       0.20 r
  library hold time                        0.12       0.32
  data required time                                  0.32
  -----------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: sumTemp_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[11]/CP (DFCNQD1HVT)          0.00       0.00 r
  sumTemp_reg[11]/Q (DFCNQD1HVT)           0.52       0.52 f
  U51/ZN (AOI22D0HVT)                      0.13       0.64 r
  U69/ZN (CKND2D0HVT)                      0.13       0.77 f
  sumTemp_reg[11]/D (DFCNQD1HVT)           0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[11]/CP (DFCNQD1HVT)          0.00       0.20 r
  library hold time                        0.12       0.32
  data required time                                  0.32
  -----------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: sumTemp_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[12]/CP (DFCNQD1HVT)          0.00       0.00 r
  sumTemp_reg[12]/Q (DFCNQD1HVT)           0.52       0.52 f
  U70/ZN (AOI22D0HVT)                      0.13       0.64 r
  U71/ZN (CKND2D0HVT)                      0.13       0.77 f
  sumTemp_reg[12]/D (DFCNQD1HVT)           0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[12]/CP (DFCNQD1HVT)          0.00       0.20 r
  library hold time                        0.12       0.32
  data required time                                  0.32
  -----------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: sumTemp_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[13]/CP (DFCNQD1HVT)          0.00       0.00 r
  sumTemp_reg[13]/Q (DFCNQD1HVT)           0.53       0.53 f
  U72/ZN (AOI22D0HVT)                      0.13       0.66 r
  U73/ZN (CKND2D0HVT)                      0.13       0.79 f
  sumTemp_reg[13]/D (DFCNQD1HVT)           0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[13]/CP (DFCNQD1HVT)          0.00       0.20 r
  library hold time                        0.12       0.32
  data required time                                  0.32
  -----------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: sumTemp_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[7]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[7]/Q (DFCNQD1HVT)            0.48       0.48 r
  U86/Z (AO222D0HVT)                       0.28       0.76 r
  sumTemp_reg[7]/D (DFCNQD1HVT)            0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[7]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.01       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: sumTemp_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[3]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[3]/Q (DFCNQD1HVT)            0.48       0.48 r
  U81/Z (AO222D0HVT)                       0.28       0.76 r
  sumTemp_reg[3]/D (DFCNQD1HVT)            0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[3]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.01       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: sumTemp_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[5]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[5]/Q (DFCNQD1HVT)            0.48       0.48 r
  U84/Z (AO222D0HVT)                       0.28       0.76 r
  sumTemp_reg[5]/D (DFCNQD1HVT)            0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[5]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.01       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: sumTemp_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[4]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[4]/Q (DFCNQD1HVT)            0.48       0.48 r
  U83/Z (AO222D0HVT)                       0.28       0.76 r
  sumTemp_reg[4]/D (DFCNQD1HVT)            0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[4]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.01       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: sumTemp_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[6]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[6]/Q (DFCNQD1HVT)            0.48       0.48 r
  U85/Z (AO222D0HVT)                       0.28       0.76 r
  sumTemp_reg[6]/D (DFCNQD1HVT)            0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[6]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.01       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: sumTemp_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[2]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[2]/Q (DFCNQD1HVT)            0.48       0.48 r
  U80/Z (AO222D0HVT)                       0.28       0.76 r
  sumTemp_reg[2]/D (DFCNQD1HVT)            0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[2]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.01       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: sumTemp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[1]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[1]/Q (DFCNQD1HVT)            0.48       0.48 r
  U78/Z (AO222D0HVT)                       0.28       0.76 r
  sumTemp_reg[1]/D (DFCNQD1HVT)            0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[1]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.01       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: sumTemp_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumTemp_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_0
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sumTemp_reg[0]/CP (DFCNQD1HVT)           0.00       0.00 r
  sumTemp_reg[0]/Q (DFCNQD1HVT)            0.49       0.49 r
  U77/Z (AO222D0HVT)                       0.28       0.77 r
  sumTemp_reg[0]/D (DFCNQD1HVT)            0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  sumTemp_reg[0]/CP (DFCNQD1HVT)           0.00       0.20 r
  library hold time                        0.01       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: output_result_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_1
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[0]/CP (DFCNQD1HVT)                    0.00       0.00 r
  output_result_reg[0]/Q (DFCNQD1HVT)                     0.67       0.67 r
  u_ADDER_v3/ADD_OP_A[0] (ADDER_v3)                       0.00       0.67 r
  u_ADDER_v3/U37/ZN (AOI211D0HVT)                         0.26       0.94 f
  u_ADDER_v3/ADD_RESULT[0] (ADDER_v3)                     0.00       0.94 f
  U76/ZN (INR2D0HVT)                                      0.15       1.09 f
  output_result_reg[0]/D (DFCNQD1HVT)                     0.00       1.09 f
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[0]/CP (DFCNQD1HVT)                    0.00       0.20 r
  library hold time                                       0.14       0.34
  data required time                                                 0.34
  --------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: output_result_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_result_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_newMAC_v4_1
                     ZeroWireload          tcbn65lphvtwc_ccs
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output_result_reg[17]/CP (DFCNQD1HVT)                   0.00       0.00 r
  output_result_reg[17]/Q (DFCNQD1HVT)                    0.66       0.66 f
  u_ADDER_v3/ADD_OP_A[17] (ADDER_v3)                      0.00       0.66 f
  u_ADDER_v3/U39/ZN (OAI211D0HVT)                         0.27       0.93 r
  u_ADDER_v3/U40/ZN (XNR2D0HVT)                           0.31       1.24 f
  u_ADDER_v3/ADD_RESULT[17] (ADDER_v3)                    0.00       1.24 f
  U101/ZN (INR2D0HVT)                                     0.15       1.39 f
  output_result_reg[17]/D (DFCNQD1HVT)                    0.00       1.39 f
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output_result_reg[17]/CP (DFCNQD1HVT)                   0.00       0.20 r
  library hold time                                       0.14       0.34
  data required time                                                 0.34
  --------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


1
