{"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/file-7cile"]}],"kind":"symbol","abstract":[{"type":"text","text":"A "},{"code":"file","type":"codeVoice"},{"text":" created from the ","type":"text"},{"code":"entity","type":"codeVoice"},{"text":", ","type":"text"},{"code":"architecture","type":"codeVoice"},{"text":" and ","type":"text"},{"code":"includes","type":"codeVoice"},{"text":".","type":"text"}],"metadata":{"symbolKind":"property","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"file","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VHDLFile","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"role":"symbol","roleHeading":"Instance Property","extendedModule":"VHDLMachines","title":"file","modules":[{"name":"VHDLMachines"}],"externalID":"s:12VHDLMachines28ArrangementVHDLRepresentablePAAE4file11VHDLParsing8VHDLFileVvp"},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"file"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"typeIdentifier","text":"VHDLFile"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"text":" }","kind":"text"}],"platforms":["Linux"]}]}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/file-8ehcg"]]},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/file-7cile","interfaceLanguage":"swift"},"schemaVersion":{"minor":3,"patch":0,"major":0},"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/file-7cile":{"title":"file","abstract":[{"text":"A ","type":"text"},{"code":"file","type":"codeVoice"},{"text":" created from the ","type":"text"},{"code":"entity","type":"codeVoice"},{"text":", ","type":"text"},{"code":"architecture","type":"codeVoice"},{"text":" and ","type":"text"},{"code":"includes","type":"codeVoice"},{"text":".","type":"text"}],"kind":"symbol","type":"topic","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/file-7cile","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"file"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"typeIdentifier","text":"VHDLFile"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/file-7cile"},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/file-8ehcg":{"required":true,"defaultImplementations":1,"type":"topic","abstract":[{"type":"text","text":"The combined "},{"code":"VHDLFile","type":"codeVoice"},{"type":"text","text":" of the representation."}],"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"file","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing8VHDLFileV","text":"VHDLFile","kind":"typeIdentifier"}],"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/file-8ehcg","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/file-8ehcg","title":"file","kind":"symbol","role":"symbol"}}}