Analysis of the parallel packet switch architecture