// Copyright 2020-2021 Beken
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#pragma once

#include <components/bk_gpu_types.h>
#include "bk_gpu_overlay_types.h" /* bk_gpu_flexa_block_t (internal) */

#include <bk_list.h>

#include <driver/hpdma.h>
#include <driver/hal/hal_hpdma_types.h>

#include <bk_flexa_bond_types.h>

#ifdef __cplusplus
extern "C" {
#endif

/*
 * Internal control plane for the single-layer blit path (bk_gpu_blit_set/clear).
 * Not part of the public API: these ioctl commands and the composer hook live
 * here so bk_gpu_types.h stays free of anything applications do not call.
 * Command values start above the public bk_gpu_ioctl_cmd_t range so they never
 * collide with it.
 */
#define BK_GPU_IOCTL_CLAIM_COMPOSITOR   0x100u /* arbitrate frame compositor owner (bk_gpu_compositor_owner_t *) */
#define BK_GPU_IOCTL_SET_FRAME_COMPOSER 0x101u /* register/clear frame-done composer (bk_gpu_frame_composer_t * or NULL) */
#define BK_GPU_IOCTL_GET_FRAME_COMPOSER 0x102u /* read the current composer (bk_gpu_frame_composer_t *) */
#define BK_GPU_IOCTL_GET_FLEXA_BLOCK    0x103u /* fetch the block being processed (bk_gpu_flexa_block_t *); valid only inside the controller's flexa callback */

/*
 * Single frame compositor per controller. The blit shim claims LEGACY; the
 * bk_gpu_overlay_* API claims OVERLAY. The second claimant loses with
 * AVDK_ERR_BUSY so one output frame is never composed by two owners.
 */
typedef enum
{
    BK_GPU_COMPOSITOR_OWNER_NONE = 0,
    BK_GPU_COMPOSITOR_OWNER_LEGACY,
    BK_GPU_COMPOSITOR_OWNER_OVERLAY,
} bk_gpu_compositor_owner_t;

/*
 * Compose callback bundle the controller drives so the shared overlay is
 * composited without the application touching the overlay API.
 *
 * The controller picks the hook by its current compose timing (see
 * osd_render_per_flexa_block):
 *   - AT_FRAME_DONE : compose_frame() runs once on the finished output frame,
 *     just before the client frame_done callback.
 *   - PER_FLEXA_BLOCK : compose_flexa_block() runs for every FLEXA block as the
 *     main picture streams out, then commit_flexa_frame() runs once at frame
 *     end to publish/backing-commit the frame.
 * destroy is invoked from gpu_ctlr_delete so the hidden overlay is torn down
 * with the controller. The controller only stores and calls these opaque
 * pointers; it never interprets ctx.
 */
typedef struct
{
    void *ctx;
    void (*compose_frame)(void *ctx, void *dst_frame, uint32_t frame_size);
    void (*compose_flexa_block)(void *ctx, const bk_gpu_flexa_block_t *block);
    void (*commit_flexa_frame)(void *ctx);
    /*
     * Re-compose dirty layers onto an application-supplied background during a
     * stall (no new GPU output frames). Driven by BK_GPU_IOCTL_REFRESH_DIRTY.
     */
    avdk_err_t (*refresh_dirty)(void *ctx, void *bg_frame);
    void (*destroy)(void *ctx);
} bk_gpu_frame_composer_t;

typedef struct {
    vg_lite_buffer_t src_buf;
    vg_lite_buffer_t dst_buf;
    vg_lite_matrix_t matrix;
    uint16_t input_width;
    uint16_t input_height;
    uint16_t output_width;
    uint16_t output_height;
    uint16_t flexa_index;
    uint16_t read_lines;
    uint16_t dst_buf_idx;
    uint32_t need_lines;
    hpdma_id_t gdma;
    void *link_dma_list_table;
    uintptr_t buffers[2];
    uintptr_t pingpong_raw_addr;
    uint8_t *dpu_frame_buffers;
    /* Cached values for performance */
    uint32_t output_width_x_flexa_lines;     /* output_width * FLEXA_LINES */
    uint32_t flexa_lines_x_4;                 /* FLEXA_LINES * BYTES_PER_PIXEL_BGRA */
    uint32_t input_width_x_height;            /* input_width * input_height */
    float scale_x;                            /* output_width / input_width */
    float scale_y;                            /* output_height / input_height */

    uint8_t draw_enable;
    vg_lite_path_t draw_path;
    vg_lite_matrix_t draw_matrix;
    beken_mutex_t draw_mutex;
    beken_semaphore_t transfer_sem;
} gpu_flex_data_t;

typedef struct
{
    beken_thread_t flexa_thd;
    uint32_t line_cnt;
    uint32_t line_frame_seq;
    uint32_t active_frame_seq;
    uint32_t line_err_flag;

    beken_semaphore_t gpu_process_sem;
    beken_semaphore_t gpu_start_sem;
    beken_mutex_t flexa_frame_mutex;
    bool flexa_frame_mutex_owned;

    volatile bool flexa_stop;
    bool flexa_frame_active;
    bool flexa_abort_notified;
    /* Cross-core hand-off for a FLEXA restart request. BK_GPU_IOCTL_SET_NOTIFY arrives on the
     * bond ISR (ap1), while the FLEXA read state (flexa_index / read_lines / line_err_flag) is
     * owned by the GPU worker (ap0), which may be inside vg_lite_blit/finish under gpu_mutex.
     * The ISR only sets this flag and wakes the worker; the worker consumes it and runs
     * gpu_flex_restart() from its own context, so all read-state mutation stays on one thread. */
    volatile bool flexa_notify_pending;
    uint8_t *gpu_contiguous_buffer;

    bk_gpu_ctlr_config_t config;
    /*
     * false (default): fire flexa_line_done only at frame end path;
     * true: fire the per-FLEXA-block hook so a client can compose mid-frame.
     * Toggled via BK_GPU_IOCTL_SET_OSD_BY_FLEXA.
     */
    bool osd_render_per_flexa_block;
    /*
     * Block currently being handed to flexa_line_done(); set just before the
     * callback and cleared right after, so a client can fetch it via
     * BK_GPU_IOCTL_GET_FLEXA_BLOCK only while the callback runs. NULL otherwise.
     */
    const bk_gpu_flexa_block_t *current_flexa_block;
    /*
     * Frame-compositor arbitration + hook for the legacy bk_gpu_blit_set path.
     * compositor_owner holds a bk_gpu_compositor_owner_t; frame_composer, when
     * registered, is driven once per finished frame before frame_done().
     */
    uint8_t compositor_owner;
    bk_gpu_frame_composer_t frame_composer;
    gpu_flex_data_t flex;
    bk_gpu_ctlr_t ops;

    LIST_HEADER_T draw_cmd_set_list;
    bk_flexa_bond_t *bond;
} gpu_vn_ctlr_t;

#ifdef __cplusplus
}
#endif

