INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 14:57:57 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : if_loop_3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 Buffer_4/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Buffer_1/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.855ns (34.068%)  route 3.590ns (65.932%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 6.638 - 6.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1751, unset)         0.672     0.672    Buffer_4/oehb1/clk
                         FDCE                                         r  Buffer_4/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_4/oehb1/data_reg_reg[4]/Q
                         net (fo=2, unplaced)         0.592     1.473    add_17/Q[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.842 r  add_17/a_address1[4]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     1.850    add_17/a_address1[4]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.910 r  add_17/a_address1[8]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.910    add_17/a_address1[8]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.970 r  add_17/a_address1[12]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.970    add_17/a_address1[12]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.030 r  add_17/a_address1[16]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.030    add_17/a_address1[16]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.090 r  add_17/a_address1[20]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.090    add_17/a_address1[20]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.150 r  add_17/a_address1[24]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.150    add_17/a_address1[24]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.370 f  add_17/a_address1[28]_INST_0_i_2/O[1]
                         net (fo=5, unplaced)         0.480     2.850    icmp_18/full_reg_reg_i_2_1[25]
                         LUT4 (Prop_lut4_I1_O)        0.170     3.020 r  icmp_18/full_reg_i_7/O
                         net (fo=1, unplaced)         0.000     3.020    icmp_18/full_reg_i_7_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.322     3.342 r  icmp_18/full_reg_reg_i_2/CO[3]
                         net (fo=21, unplaced)        0.527     3.869    phiC_9/oehb1/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I1_O)        0.053     3.922 f  phiC_9/oehb1/full_reg_i_3__12/O
                         net (fo=13, unplaced)        0.390     4.312    phiC_9/fork_C1/generateBlocks[1].regblock/reg_value_reg_7
                         LUT3 (Prop_lut3_I2_O)        0.053     4.365 r  phiC_9/fork_C1/generateBlocks[1].regblock/data_reg[31]_i_4__0/O
                         net (fo=6, unplaced)         0.372     4.737    phiC_9/oehb1/data_reg_reg[0]_1
                         LUT6 (Prop_lut6_I5_O)        0.053     4.790 f  phiC_9/oehb1/data_reg[31]_i_3/O
                         net (fo=92, unplaced)        0.437     5.227    phiC_9/oehb1/validArray_reg[0]
                         LUT5 (Prop_lut5_I4_O)        0.053     5.280 r  phiC_9/oehb1/full_reg_i_2__1/O
                         net (fo=5, unplaced)         0.368     5.648    Buffer_1/oehb1/phi_3_validArray_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.701 r  Buffer_1/oehb1/data_reg[31]_i_1__27/O
                         net (fo=32, unplaced)        0.416     6.117    Buffer_1/oehb1/reg_en
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=1751, unset)         0.638     6.638    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     6.638    
                         clock uncertainty           -0.035     6.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     6.304    Buffer_1/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.187    




