// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_lane_load_reload,
        col_sum_lane_1_load_reload,
        col_sum_lane_2_load_reload,
        col_sum_lane_3_load_reload,
        col_sum_lane_4_load_reload,
        col_sum_lane_5_load_reload,
        col_sum_lane_6_load_reload,
        col_sum_lane_7_load_reload,
        col_sum_lane_8_load_reload,
        col_sum_lane_9_load_reload,
        col_sum_lane_10_load_reload,
        col_sum_lane_11_load_reload,
        col_sum_lane_12_load_reload,
        col_sum_lane_13_load_reload,
        col_sum_lane_14_load_reload,
        col_sum_lane_15_load_reload,
        col_sum_lane_16_load_reload,
        col_sum_lane_17_load_reload,
        col_sum_lane_18_load_reload,
        col_sum_lane_19_load_reload,
        col_sum_lane_20_load_reload,
        col_sum_lane_21_load_reload,
        col_sum_lane_22_load_reload,
        col_sum_lane_23_load_reload,
        col_sum_lane_24_load_reload,
        col_sum_lane_25_load_reload,
        col_sum_lane_26_load_reload,
        col_sum_lane_27_load_reload,
        col_sum_lane_28_load_reload,
        col_sum_lane_29_load_reload,
        col_sum_lane_30_load_reload,
        col_sum_lane_31_load_reload,
        col_sum_lane_32_load_reload,
        col_sum_lane_33_load_reload,
        col_sum_lane_34_load_reload,
        col_sum_lane_35_load_reload,
        col_sum_lane_36_load_reload,
        col_sum_lane_37_load_reload,
        col_sum_lane_38_load_reload,
        col_sum_lane_39_load_reload,
        col_sum_lane_40_load_reload,
        col_sum_lane_41_load_reload,
        col_sum_lane_42_load_reload,
        col_sum_lane_43_load_reload,
        col_sum_lane_44_load_reload,
        col_sum_lane_45_load_reload,
        col_sum_lane_46_load_reload,
        col_sum_lane_47_load_reload,
        col_sum_lane_48_load_reload,
        col_sum_lane_49_load_reload,
        col_sum_lane_50_load_reload,
        col_sum_lane_51_load_reload,
        col_sum_lane_52_load_reload,
        col_sum_lane_53_load_reload,
        col_sum_lane_54_load_reload,
        col_sum_lane_55_load_reload,
        col_sum_lane_56_load_reload,
        col_sum_lane_57_load_reload,
        col_sum_lane_58_load_reload,
        col_sum_lane_59_load_reload,
        col_sum_lane_60_load_reload,
        col_sum_lane_61_load_reload,
        col_sum_lane_62_load_reload,
        col_sum_lane_63_load_reload,
        scale_lane_63_out,
        scale_lane_63_out_ap_vld,
        scale_lane_62_out,
        scale_lane_62_out_ap_vld,
        scale_lane_61_out,
        scale_lane_61_out_ap_vld,
        scale_lane_60_out,
        scale_lane_60_out_ap_vld,
        scale_lane_59_out,
        scale_lane_59_out_ap_vld,
        scale_lane_58_out,
        scale_lane_58_out_ap_vld,
        scale_lane_57_out,
        scale_lane_57_out_ap_vld,
        scale_lane_56_out,
        scale_lane_56_out_ap_vld,
        scale_lane_55_out,
        scale_lane_55_out_ap_vld,
        scale_lane_54_out,
        scale_lane_54_out_ap_vld,
        scale_lane_53_out,
        scale_lane_53_out_ap_vld,
        scale_lane_52_out,
        scale_lane_52_out_ap_vld,
        scale_lane_51_out,
        scale_lane_51_out_ap_vld,
        scale_lane_50_out,
        scale_lane_50_out_ap_vld,
        scale_lane_49_out,
        scale_lane_49_out_ap_vld,
        scale_lane_48_out,
        scale_lane_48_out_ap_vld,
        scale_lane_47_out,
        scale_lane_47_out_ap_vld,
        scale_lane_46_out,
        scale_lane_46_out_ap_vld,
        scale_lane_45_out,
        scale_lane_45_out_ap_vld,
        scale_lane_44_out,
        scale_lane_44_out_ap_vld,
        scale_lane_43_out,
        scale_lane_43_out_ap_vld,
        scale_lane_42_out,
        scale_lane_42_out_ap_vld,
        scale_lane_41_out,
        scale_lane_41_out_ap_vld,
        scale_lane_40_out,
        scale_lane_40_out_ap_vld,
        scale_lane_39_out,
        scale_lane_39_out_ap_vld,
        scale_lane_38_out,
        scale_lane_38_out_ap_vld,
        scale_lane_37_out,
        scale_lane_37_out_ap_vld,
        scale_lane_36_out,
        scale_lane_36_out_ap_vld,
        scale_lane_35_out,
        scale_lane_35_out_ap_vld,
        scale_lane_34_out,
        scale_lane_34_out_ap_vld,
        scale_lane_33_out,
        scale_lane_33_out_ap_vld,
        scale_lane_32_out,
        scale_lane_32_out_ap_vld,
        scale_lane_31_out,
        scale_lane_31_out_ap_vld,
        scale_lane_30_out,
        scale_lane_30_out_ap_vld,
        scale_lane_29_out,
        scale_lane_29_out_ap_vld,
        scale_lane_28_out,
        scale_lane_28_out_ap_vld,
        scale_lane_27_out,
        scale_lane_27_out_ap_vld,
        scale_lane_26_out,
        scale_lane_26_out_ap_vld,
        scale_lane_25_out,
        scale_lane_25_out_ap_vld,
        scale_lane_24_out,
        scale_lane_24_out_ap_vld,
        scale_lane_23_out,
        scale_lane_23_out_ap_vld,
        scale_lane_22_out,
        scale_lane_22_out_ap_vld,
        scale_lane_21_out,
        scale_lane_21_out_ap_vld,
        scale_lane_20_out,
        scale_lane_20_out_ap_vld,
        scale_lane_19_out,
        scale_lane_19_out_ap_vld,
        scale_lane_18_out,
        scale_lane_18_out_ap_vld,
        scale_lane_17_out,
        scale_lane_17_out_ap_vld,
        scale_lane_16_out,
        scale_lane_16_out_ap_vld,
        scale_lane_15_out,
        scale_lane_15_out_ap_vld,
        scale_lane_14_out,
        scale_lane_14_out_ap_vld,
        scale_lane_13_out,
        scale_lane_13_out_ap_vld,
        scale_lane_12_out,
        scale_lane_12_out_ap_vld,
        scale_lane_11_out,
        scale_lane_11_out_ap_vld,
        scale_lane_10_out,
        scale_lane_10_out_ap_vld,
        scale_lane_9_out,
        scale_lane_9_out_ap_vld,
        scale_lane_8_out,
        scale_lane_8_out_ap_vld,
        scale_lane_7_out,
        scale_lane_7_out_ap_vld,
        scale_lane_6_out,
        scale_lane_6_out_ap_vld,
        scale_lane_5_out,
        scale_lane_5_out_ap_vld,
        scale_lane_4_out,
        scale_lane_4_out_ap_vld,
        scale_lane_3_out,
        scale_lane_3_out_ap_vld,
        scale_lane_2_out,
        scale_lane_2_out_ap_vld,
        scale_lane_1_out,
        scale_lane_1_out_ap_vld,
        scale_lane_out,
        scale_lane_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_lane_load_reload;
input  [23:0] col_sum_lane_1_load_reload;
input  [23:0] col_sum_lane_2_load_reload;
input  [23:0] col_sum_lane_3_load_reload;
input  [23:0] col_sum_lane_4_load_reload;
input  [23:0] col_sum_lane_5_load_reload;
input  [23:0] col_sum_lane_6_load_reload;
input  [23:0] col_sum_lane_7_load_reload;
input  [23:0] col_sum_lane_8_load_reload;
input  [23:0] col_sum_lane_9_load_reload;
input  [23:0] col_sum_lane_10_load_reload;
input  [23:0] col_sum_lane_11_load_reload;
input  [23:0] col_sum_lane_12_load_reload;
input  [23:0] col_sum_lane_13_load_reload;
input  [23:0] col_sum_lane_14_load_reload;
input  [23:0] col_sum_lane_15_load_reload;
input  [23:0] col_sum_lane_16_load_reload;
input  [23:0] col_sum_lane_17_load_reload;
input  [23:0] col_sum_lane_18_load_reload;
input  [23:0] col_sum_lane_19_load_reload;
input  [23:0] col_sum_lane_20_load_reload;
input  [23:0] col_sum_lane_21_load_reload;
input  [23:0] col_sum_lane_22_load_reload;
input  [23:0] col_sum_lane_23_load_reload;
input  [23:0] col_sum_lane_24_load_reload;
input  [23:0] col_sum_lane_25_load_reload;
input  [23:0] col_sum_lane_26_load_reload;
input  [23:0] col_sum_lane_27_load_reload;
input  [23:0] col_sum_lane_28_load_reload;
input  [23:0] col_sum_lane_29_load_reload;
input  [23:0] col_sum_lane_30_load_reload;
input  [23:0] col_sum_lane_31_load_reload;
input  [23:0] col_sum_lane_32_load_reload;
input  [23:0] col_sum_lane_33_load_reload;
input  [23:0] col_sum_lane_34_load_reload;
input  [23:0] col_sum_lane_35_load_reload;
input  [23:0] col_sum_lane_36_load_reload;
input  [23:0] col_sum_lane_37_load_reload;
input  [23:0] col_sum_lane_38_load_reload;
input  [23:0] col_sum_lane_39_load_reload;
input  [23:0] col_sum_lane_40_load_reload;
input  [23:0] col_sum_lane_41_load_reload;
input  [23:0] col_sum_lane_42_load_reload;
input  [23:0] col_sum_lane_43_load_reload;
input  [23:0] col_sum_lane_44_load_reload;
input  [23:0] col_sum_lane_45_load_reload;
input  [23:0] col_sum_lane_46_load_reload;
input  [23:0] col_sum_lane_47_load_reload;
input  [23:0] col_sum_lane_48_load_reload;
input  [23:0] col_sum_lane_49_load_reload;
input  [23:0] col_sum_lane_50_load_reload;
input  [23:0] col_sum_lane_51_load_reload;
input  [23:0] col_sum_lane_52_load_reload;
input  [23:0] col_sum_lane_53_load_reload;
input  [23:0] col_sum_lane_54_load_reload;
input  [23:0] col_sum_lane_55_load_reload;
input  [23:0] col_sum_lane_56_load_reload;
input  [23:0] col_sum_lane_57_load_reload;
input  [23:0] col_sum_lane_58_load_reload;
input  [23:0] col_sum_lane_59_load_reload;
input  [23:0] col_sum_lane_60_load_reload;
input  [23:0] col_sum_lane_61_load_reload;
input  [23:0] col_sum_lane_62_load_reload;
input  [23:0] col_sum_lane_63_load_reload;
output  [23:0] scale_lane_63_out;
output   scale_lane_63_out_ap_vld;
output  [23:0] scale_lane_62_out;
output   scale_lane_62_out_ap_vld;
output  [23:0] scale_lane_61_out;
output   scale_lane_61_out_ap_vld;
output  [23:0] scale_lane_60_out;
output   scale_lane_60_out_ap_vld;
output  [23:0] scale_lane_59_out;
output   scale_lane_59_out_ap_vld;
output  [23:0] scale_lane_58_out;
output   scale_lane_58_out_ap_vld;
output  [23:0] scale_lane_57_out;
output   scale_lane_57_out_ap_vld;
output  [23:0] scale_lane_56_out;
output   scale_lane_56_out_ap_vld;
output  [23:0] scale_lane_55_out;
output   scale_lane_55_out_ap_vld;
output  [23:0] scale_lane_54_out;
output   scale_lane_54_out_ap_vld;
output  [23:0] scale_lane_53_out;
output   scale_lane_53_out_ap_vld;
output  [23:0] scale_lane_52_out;
output   scale_lane_52_out_ap_vld;
output  [23:0] scale_lane_51_out;
output   scale_lane_51_out_ap_vld;
output  [23:0] scale_lane_50_out;
output   scale_lane_50_out_ap_vld;
output  [23:0] scale_lane_49_out;
output   scale_lane_49_out_ap_vld;
output  [23:0] scale_lane_48_out;
output   scale_lane_48_out_ap_vld;
output  [23:0] scale_lane_47_out;
output   scale_lane_47_out_ap_vld;
output  [23:0] scale_lane_46_out;
output   scale_lane_46_out_ap_vld;
output  [23:0] scale_lane_45_out;
output   scale_lane_45_out_ap_vld;
output  [23:0] scale_lane_44_out;
output   scale_lane_44_out_ap_vld;
output  [23:0] scale_lane_43_out;
output   scale_lane_43_out_ap_vld;
output  [23:0] scale_lane_42_out;
output   scale_lane_42_out_ap_vld;
output  [23:0] scale_lane_41_out;
output   scale_lane_41_out_ap_vld;
output  [23:0] scale_lane_40_out;
output   scale_lane_40_out_ap_vld;
output  [23:0] scale_lane_39_out;
output   scale_lane_39_out_ap_vld;
output  [23:0] scale_lane_38_out;
output   scale_lane_38_out_ap_vld;
output  [23:0] scale_lane_37_out;
output   scale_lane_37_out_ap_vld;
output  [23:0] scale_lane_36_out;
output   scale_lane_36_out_ap_vld;
output  [23:0] scale_lane_35_out;
output   scale_lane_35_out_ap_vld;
output  [23:0] scale_lane_34_out;
output   scale_lane_34_out_ap_vld;
output  [23:0] scale_lane_33_out;
output   scale_lane_33_out_ap_vld;
output  [23:0] scale_lane_32_out;
output   scale_lane_32_out_ap_vld;
output  [23:0] scale_lane_31_out;
output   scale_lane_31_out_ap_vld;
output  [23:0] scale_lane_30_out;
output   scale_lane_30_out_ap_vld;
output  [23:0] scale_lane_29_out;
output   scale_lane_29_out_ap_vld;
output  [23:0] scale_lane_28_out;
output   scale_lane_28_out_ap_vld;
output  [23:0] scale_lane_27_out;
output   scale_lane_27_out_ap_vld;
output  [23:0] scale_lane_26_out;
output   scale_lane_26_out_ap_vld;
output  [23:0] scale_lane_25_out;
output   scale_lane_25_out_ap_vld;
output  [23:0] scale_lane_24_out;
output   scale_lane_24_out_ap_vld;
output  [23:0] scale_lane_23_out;
output   scale_lane_23_out_ap_vld;
output  [23:0] scale_lane_22_out;
output   scale_lane_22_out_ap_vld;
output  [23:0] scale_lane_21_out;
output   scale_lane_21_out_ap_vld;
output  [23:0] scale_lane_20_out;
output   scale_lane_20_out_ap_vld;
output  [23:0] scale_lane_19_out;
output   scale_lane_19_out_ap_vld;
output  [23:0] scale_lane_18_out;
output   scale_lane_18_out_ap_vld;
output  [23:0] scale_lane_17_out;
output   scale_lane_17_out_ap_vld;
output  [23:0] scale_lane_16_out;
output   scale_lane_16_out_ap_vld;
output  [23:0] scale_lane_15_out;
output   scale_lane_15_out_ap_vld;
output  [23:0] scale_lane_14_out;
output   scale_lane_14_out_ap_vld;
output  [23:0] scale_lane_13_out;
output   scale_lane_13_out_ap_vld;
output  [23:0] scale_lane_12_out;
output   scale_lane_12_out_ap_vld;
output  [23:0] scale_lane_11_out;
output   scale_lane_11_out_ap_vld;
output  [23:0] scale_lane_10_out;
output   scale_lane_10_out_ap_vld;
output  [23:0] scale_lane_9_out;
output   scale_lane_9_out_ap_vld;
output  [23:0] scale_lane_8_out;
output   scale_lane_8_out_ap_vld;
output  [23:0] scale_lane_7_out;
output   scale_lane_7_out_ap_vld;
output  [23:0] scale_lane_6_out;
output   scale_lane_6_out_ap_vld;
output  [23:0] scale_lane_5_out;
output   scale_lane_5_out_ap_vld;
output  [23:0] scale_lane_4_out;
output   scale_lane_4_out_ap_vld;
output  [23:0] scale_lane_3_out;
output   scale_lane_3_out_ap_vld;
output  [23:0] scale_lane_2_out;
output   scale_lane_2_out_ap_vld;
output  [23:0] scale_lane_1_out;
output   scale_lane_1_out_ap_vld;
output  [23:0] scale_lane_out;
output   scale_lane_out_ap_vld;

reg ap_idle;
reg scale_lane_63_out_ap_vld;
reg scale_lane_62_out_ap_vld;
reg scale_lane_61_out_ap_vld;
reg scale_lane_60_out_ap_vld;
reg scale_lane_59_out_ap_vld;
reg scale_lane_58_out_ap_vld;
reg scale_lane_57_out_ap_vld;
reg scale_lane_56_out_ap_vld;
reg scale_lane_55_out_ap_vld;
reg scale_lane_54_out_ap_vld;
reg scale_lane_53_out_ap_vld;
reg scale_lane_52_out_ap_vld;
reg scale_lane_51_out_ap_vld;
reg scale_lane_50_out_ap_vld;
reg scale_lane_49_out_ap_vld;
reg scale_lane_48_out_ap_vld;
reg scale_lane_47_out_ap_vld;
reg scale_lane_46_out_ap_vld;
reg scale_lane_45_out_ap_vld;
reg scale_lane_44_out_ap_vld;
reg scale_lane_43_out_ap_vld;
reg scale_lane_42_out_ap_vld;
reg scale_lane_41_out_ap_vld;
reg scale_lane_40_out_ap_vld;
reg scale_lane_39_out_ap_vld;
reg scale_lane_38_out_ap_vld;
reg scale_lane_37_out_ap_vld;
reg scale_lane_36_out_ap_vld;
reg scale_lane_35_out_ap_vld;
reg scale_lane_34_out_ap_vld;
reg scale_lane_33_out_ap_vld;
reg scale_lane_32_out_ap_vld;
reg scale_lane_31_out_ap_vld;
reg scale_lane_30_out_ap_vld;
reg scale_lane_29_out_ap_vld;
reg scale_lane_28_out_ap_vld;
reg scale_lane_27_out_ap_vld;
reg scale_lane_26_out_ap_vld;
reg scale_lane_25_out_ap_vld;
reg scale_lane_24_out_ap_vld;
reg scale_lane_23_out_ap_vld;
reg scale_lane_22_out_ap_vld;
reg scale_lane_21_out_ap_vld;
reg scale_lane_20_out_ap_vld;
reg scale_lane_19_out_ap_vld;
reg scale_lane_18_out_ap_vld;
reg scale_lane_17_out_ap_vld;
reg scale_lane_16_out_ap_vld;
reg scale_lane_15_out_ap_vld;
reg scale_lane_14_out_ap_vld;
reg scale_lane_13_out_ap_vld;
reg scale_lane_12_out_ap_vld;
reg scale_lane_11_out_ap_vld;
reg scale_lane_10_out_ap_vld;
reg scale_lane_9_out_ap_vld;
reg scale_lane_8_out_ap_vld;
reg scale_lane_7_out_ap_vld;
reg scale_lane_6_out_ap_vld;
reg scale_lane_5_out_ap_vld;
reg scale_lane_4_out_ap_vld;
reg scale_lane_3_out_ap_vld;
reg scale_lane_2_out_ap_vld;
reg scale_lane_1_out_ap_vld;
reg scale_lane_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln77_fu_1424_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [3:0] b_fu_324;
wire   [3:0] add_ln77_fu_1430_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_b_1;
reg   [23:0] scale_lane_fu_328;
wire  signed [23:0] sext_ln81_fu_1544_p1;
wire   [2:0] trunc_ln77_fu_1436_p1;
reg   [23:0] scale_lane_1_fu_332;
reg   [23:0] scale_lane_2_fu_336;
reg   [23:0] scale_lane_3_fu_340;
reg   [23:0] scale_lane_4_fu_344;
reg   [23:0] scale_lane_5_fu_348;
reg   [23:0] scale_lane_6_fu_352;
reg   [23:0] scale_lane_7_fu_356;
reg   [23:0] scale_lane_8_fu_360;
wire  signed [23:0] sext_ln81_1_fu_1652_p1;
reg   [23:0] scale_lane_9_fu_364;
reg   [23:0] scale_lane_10_fu_368;
reg   [23:0] scale_lane_11_fu_372;
reg   [23:0] scale_lane_12_fu_376;
reg   [23:0] scale_lane_13_fu_380;
reg   [23:0] scale_lane_14_fu_384;
reg   [23:0] scale_lane_15_fu_388;
reg   [23:0] scale_lane_16_fu_392;
wire  signed [23:0] sext_ln81_2_fu_1760_p1;
reg   [23:0] scale_lane_17_fu_396;
reg   [23:0] scale_lane_18_fu_400;
reg   [23:0] scale_lane_19_fu_404;
reg   [23:0] scale_lane_20_fu_408;
reg   [23:0] scale_lane_21_fu_412;
reg   [23:0] scale_lane_22_fu_416;
reg   [23:0] scale_lane_23_fu_420;
reg   [23:0] scale_lane_24_fu_424;
wire  signed [23:0] sext_ln81_3_fu_1868_p1;
reg   [23:0] scale_lane_25_fu_428;
reg   [23:0] scale_lane_26_fu_432;
reg   [23:0] scale_lane_27_fu_436;
reg   [23:0] scale_lane_28_fu_440;
reg   [23:0] scale_lane_29_fu_444;
reg   [23:0] scale_lane_30_fu_448;
reg   [23:0] scale_lane_31_fu_452;
reg   [23:0] scale_lane_32_fu_456;
wire  signed [23:0] sext_ln81_4_fu_1976_p1;
reg   [23:0] scale_lane_33_fu_460;
reg   [23:0] scale_lane_34_fu_464;
reg   [23:0] scale_lane_35_fu_468;
reg   [23:0] scale_lane_36_fu_472;
reg   [23:0] scale_lane_37_fu_476;
reg   [23:0] scale_lane_38_fu_480;
reg   [23:0] scale_lane_39_fu_484;
reg   [23:0] scale_lane_40_fu_488;
wire  signed [23:0] sext_ln81_5_fu_2084_p1;
reg   [23:0] scale_lane_41_fu_492;
reg   [23:0] scale_lane_42_fu_496;
reg   [23:0] scale_lane_43_fu_500;
reg   [23:0] scale_lane_44_fu_504;
reg   [23:0] scale_lane_45_fu_508;
reg   [23:0] scale_lane_46_fu_512;
reg   [23:0] scale_lane_47_fu_516;
reg   [23:0] scale_lane_48_fu_520;
wire  signed [23:0] sext_ln81_6_fu_2192_p1;
reg   [23:0] scale_lane_49_fu_524;
reg   [23:0] scale_lane_50_fu_528;
reg   [23:0] scale_lane_51_fu_532;
reg   [23:0] scale_lane_52_fu_536;
reg   [23:0] scale_lane_53_fu_540;
reg   [23:0] scale_lane_54_fu_544;
reg   [23:0] scale_lane_55_fu_548;
reg   [23:0] scale_lane_56_fu_552;
wire  signed [23:0] sext_ln81_7_fu_2300_p1;
reg   [23:0] scale_lane_57_fu_556;
reg   [23:0] scale_lane_58_fu_560;
reg   [23:0] scale_lane_59_fu_564;
reg   [23:0] scale_lane_60_fu_568;
reg   [23:0] scale_lane_61_fu_572;
reg   [23:0] scale_lane_62_fu_576;
reg   [23:0] scale_lane_63_fu_580;
wire   [23:0] tmp_2_fu_1440_p17;
wire   [23:0] tmp_2_fu_1440_p19;
wire   [37:0] shl_ln1_fu_1480_p3;
wire   [37:0] sub_ln81_fu_1496_p2;
wire   [15:0] tmp_12_fu_1502_p4;
wire   [16:0] zext_ln81_fu_1512_p1;
wire   [15:0] tmp_14_fu_1522_p4;
wire   [0:0] tmp_fu_1488_p3;
wire   [16:0] sub_ln81_1_fu_1516_p2;
wire   [16:0] zext_ln81_1_fu_1532_p1;
wire   [16:0] scale_lane_64_fu_1536_p3;
wire   [23:0] tmp_6_fu_1548_p17;
wire   [23:0] tmp_6_fu_1548_p19;
wire   [37:0] shl_ln81_1_fu_1588_p3;
wire   [37:0] sub_ln81_2_fu_1604_p2;
wire   [15:0] tmp_15_fu_1610_p4;
wire   [16:0] zext_ln81_2_fu_1620_p1;
wire   [15:0] tmp_16_fu_1630_p4;
wire   [0:0] tmp_33_fu_1596_p3;
wire   [16:0] sub_ln81_3_fu_1624_p2;
wire   [16:0] zext_ln81_3_fu_1640_p1;
wire   [16:0] scale_lane_65_fu_1644_p3;
wire   [23:0] tmp_s_fu_1656_p17;
wire   [23:0] tmp_s_fu_1656_p19;
wire   [37:0] shl_ln81_2_fu_1696_p3;
wire   [37:0] sub_ln81_4_fu_1712_p2;
wire   [15:0] tmp_18_fu_1718_p4;
wire   [16:0] zext_ln81_4_fu_1728_p1;
wire   [15:0] tmp_19_fu_1738_p4;
wire   [0:0] tmp_34_fu_1704_p3;
wire   [16:0] sub_ln81_5_fu_1732_p2;
wire   [16:0] zext_ln81_5_fu_1748_p1;
wire   [16:0] scale_lane_66_fu_1752_p3;
wire   [23:0] tmp_13_fu_1764_p17;
wire   [23:0] tmp_13_fu_1764_p19;
wire   [37:0] shl_ln81_3_fu_1804_p3;
wire   [37:0] sub_ln81_6_fu_1820_p2;
wire   [15:0] tmp_20_fu_1826_p4;
wire   [16:0] zext_ln81_6_fu_1836_p1;
wire   [15:0] tmp_22_fu_1846_p4;
wire   [0:0] tmp_35_fu_1812_p3;
wire   [16:0] sub_ln81_7_fu_1840_p2;
wire   [16:0] zext_ln81_7_fu_1856_p1;
wire   [16:0] scale_lane_67_fu_1860_p3;
wire   [23:0] tmp_17_fu_1872_p17;
wire   [23:0] tmp_17_fu_1872_p19;
wire   [37:0] shl_ln81_4_fu_1912_p3;
wire   [37:0] sub_ln81_8_fu_1928_p2;
wire   [15:0] tmp_23_fu_1934_p4;
wire   [16:0] zext_ln81_8_fu_1944_p1;
wire   [15:0] tmp_24_fu_1954_p4;
wire   [0:0] tmp_36_fu_1920_p3;
wire   [16:0] sub_ln81_9_fu_1948_p2;
wire   [16:0] zext_ln81_9_fu_1964_p1;
wire   [16:0] scale_lane_68_fu_1968_p3;
wire   [23:0] tmp_21_fu_1980_p17;
wire   [23:0] tmp_21_fu_1980_p19;
wire   [37:0] shl_ln81_5_fu_2020_p3;
wire   [37:0] sub_ln81_10_fu_2036_p2;
wire   [15:0] tmp_26_fu_2042_p4;
wire   [16:0] zext_ln81_10_fu_2052_p1;
wire   [15:0] tmp_27_fu_2062_p4;
wire   [0:0] tmp_37_fu_2028_p3;
wire   [16:0] sub_ln81_11_fu_2056_p2;
wire   [16:0] zext_ln81_11_fu_2072_p1;
wire   [16:0] scale_lane_69_fu_2076_p3;
wire   [23:0] tmp_25_fu_2088_p17;
wire   [23:0] tmp_25_fu_2088_p19;
wire   [37:0] shl_ln81_6_fu_2128_p3;
wire   [37:0] sub_ln81_12_fu_2144_p2;
wire   [15:0] tmp_28_fu_2150_p4;
wire   [16:0] zext_ln81_12_fu_2160_p1;
wire   [15:0] tmp_30_fu_2170_p4;
wire   [0:0] tmp_38_fu_2136_p3;
wire   [16:0] sub_ln81_13_fu_2164_p2;
wire   [16:0] zext_ln81_13_fu_2180_p1;
wire   [16:0] scale_lane_70_fu_2184_p3;
wire   [23:0] tmp_29_fu_2196_p17;
wire   [23:0] tmp_29_fu_2196_p19;
wire   [37:0] shl_ln81_7_fu_2236_p3;
wire   [37:0] sub_ln81_14_fu_2252_p2;
wire   [15:0] tmp_31_fu_2258_p4;
wire   [16:0] zext_ln81_14_fu_2268_p1;
wire   [15:0] tmp_32_fu_2278_p4;
wire   [0:0] tmp_39_fu_2244_p3;
wire   [16:0] sub_ln81_15_fu_2272_p2;
wire   [16:0] zext_ln81_15_fu_2288_p1;
wire   [16:0] scale_lane_71_fu_2292_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_2_fu_1440_p1;
wire   [2:0] tmp_2_fu_1440_p3;
wire   [2:0] tmp_2_fu_1440_p5;
wire   [2:0] tmp_2_fu_1440_p7;
wire  signed [2:0] tmp_2_fu_1440_p9;
wire  signed [2:0] tmp_2_fu_1440_p11;
wire  signed [2:0] tmp_2_fu_1440_p13;
wire  signed [2:0] tmp_2_fu_1440_p15;
wire   [2:0] tmp_6_fu_1548_p1;
wire   [2:0] tmp_6_fu_1548_p3;
wire   [2:0] tmp_6_fu_1548_p5;
wire   [2:0] tmp_6_fu_1548_p7;
wire  signed [2:0] tmp_6_fu_1548_p9;
wire  signed [2:0] tmp_6_fu_1548_p11;
wire  signed [2:0] tmp_6_fu_1548_p13;
wire  signed [2:0] tmp_6_fu_1548_p15;
wire   [2:0] tmp_s_fu_1656_p1;
wire   [2:0] tmp_s_fu_1656_p3;
wire   [2:0] tmp_s_fu_1656_p5;
wire   [2:0] tmp_s_fu_1656_p7;
wire  signed [2:0] tmp_s_fu_1656_p9;
wire  signed [2:0] tmp_s_fu_1656_p11;
wire  signed [2:0] tmp_s_fu_1656_p13;
wire  signed [2:0] tmp_s_fu_1656_p15;
wire   [2:0] tmp_13_fu_1764_p1;
wire   [2:0] tmp_13_fu_1764_p3;
wire   [2:0] tmp_13_fu_1764_p5;
wire   [2:0] tmp_13_fu_1764_p7;
wire  signed [2:0] tmp_13_fu_1764_p9;
wire  signed [2:0] tmp_13_fu_1764_p11;
wire  signed [2:0] tmp_13_fu_1764_p13;
wire  signed [2:0] tmp_13_fu_1764_p15;
wire   [2:0] tmp_17_fu_1872_p1;
wire   [2:0] tmp_17_fu_1872_p3;
wire   [2:0] tmp_17_fu_1872_p5;
wire   [2:0] tmp_17_fu_1872_p7;
wire  signed [2:0] tmp_17_fu_1872_p9;
wire  signed [2:0] tmp_17_fu_1872_p11;
wire  signed [2:0] tmp_17_fu_1872_p13;
wire  signed [2:0] tmp_17_fu_1872_p15;
wire   [2:0] tmp_21_fu_1980_p1;
wire   [2:0] tmp_21_fu_1980_p3;
wire   [2:0] tmp_21_fu_1980_p5;
wire   [2:0] tmp_21_fu_1980_p7;
wire  signed [2:0] tmp_21_fu_1980_p9;
wire  signed [2:0] tmp_21_fu_1980_p11;
wire  signed [2:0] tmp_21_fu_1980_p13;
wire  signed [2:0] tmp_21_fu_1980_p15;
wire   [2:0] tmp_25_fu_2088_p1;
wire   [2:0] tmp_25_fu_2088_p3;
wire   [2:0] tmp_25_fu_2088_p5;
wire   [2:0] tmp_25_fu_2088_p7;
wire  signed [2:0] tmp_25_fu_2088_p9;
wire  signed [2:0] tmp_25_fu_2088_p11;
wire  signed [2:0] tmp_25_fu_2088_p13;
wire  signed [2:0] tmp_25_fu_2088_p15;
wire   [2:0] tmp_29_fu_2196_p1;
wire   [2:0] tmp_29_fu_2196_p3;
wire   [2:0] tmp_29_fu_2196_p5;
wire   [2:0] tmp_29_fu_2196_p7;
wire  signed [2:0] tmp_29_fu_2196_p9;
wire  signed [2:0] tmp_29_fu_2196_p11;
wire  signed [2:0] tmp_29_fu_2196_p13;
wire  signed [2:0] tmp_29_fu_2196_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 b_fu_324 = 4'd0;
#0 scale_lane_fu_328 = 24'd0;
#0 scale_lane_1_fu_332 = 24'd0;
#0 scale_lane_2_fu_336 = 24'd0;
#0 scale_lane_3_fu_340 = 24'd0;
#0 scale_lane_4_fu_344 = 24'd0;
#0 scale_lane_5_fu_348 = 24'd0;
#0 scale_lane_6_fu_352 = 24'd0;
#0 scale_lane_7_fu_356 = 24'd0;
#0 scale_lane_8_fu_360 = 24'd0;
#0 scale_lane_9_fu_364 = 24'd0;
#0 scale_lane_10_fu_368 = 24'd0;
#0 scale_lane_11_fu_372 = 24'd0;
#0 scale_lane_12_fu_376 = 24'd0;
#0 scale_lane_13_fu_380 = 24'd0;
#0 scale_lane_14_fu_384 = 24'd0;
#0 scale_lane_15_fu_388 = 24'd0;
#0 scale_lane_16_fu_392 = 24'd0;
#0 scale_lane_17_fu_396 = 24'd0;
#0 scale_lane_18_fu_400 = 24'd0;
#0 scale_lane_19_fu_404 = 24'd0;
#0 scale_lane_20_fu_408 = 24'd0;
#0 scale_lane_21_fu_412 = 24'd0;
#0 scale_lane_22_fu_416 = 24'd0;
#0 scale_lane_23_fu_420 = 24'd0;
#0 scale_lane_24_fu_424 = 24'd0;
#0 scale_lane_25_fu_428 = 24'd0;
#0 scale_lane_26_fu_432 = 24'd0;
#0 scale_lane_27_fu_436 = 24'd0;
#0 scale_lane_28_fu_440 = 24'd0;
#0 scale_lane_29_fu_444 = 24'd0;
#0 scale_lane_30_fu_448 = 24'd0;
#0 scale_lane_31_fu_452 = 24'd0;
#0 scale_lane_32_fu_456 = 24'd0;
#0 scale_lane_33_fu_460 = 24'd0;
#0 scale_lane_34_fu_464 = 24'd0;
#0 scale_lane_35_fu_468 = 24'd0;
#0 scale_lane_36_fu_472 = 24'd0;
#0 scale_lane_37_fu_476 = 24'd0;
#0 scale_lane_38_fu_480 = 24'd0;
#0 scale_lane_39_fu_484 = 24'd0;
#0 scale_lane_40_fu_488 = 24'd0;
#0 scale_lane_41_fu_492 = 24'd0;
#0 scale_lane_42_fu_496 = 24'd0;
#0 scale_lane_43_fu_500 = 24'd0;
#0 scale_lane_44_fu_504 = 24'd0;
#0 scale_lane_45_fu_508 = 24'd0;
#0 scale_lane_46_fu_512 = 24'd0;
#0 scale_lane_47_fu_516 = 24'd0;
#0 scale_lane_48_fu_520 = 24'd0;
#0 scale_lane_49_fu_524 = 24'd0;
#0 scale_lane_50_fu_528 = 24'd0;
#0 scale_lane_51_fu_532 = 24'd0;
#0 scale_lane_52_fu_536 = 24'd0;
#0 scale_lane_53_fu_540 = 24'd0;
#0 scale_lane_54_fu_544 = 24'd0;
#0 scale_lane_55_fu_548 = 24'd0;
#0 scale_lane_56_fu_552 = 24'd0;
#0 scale_lane_57_fu_556 = 24'd0;
#0 scale_lane_58_fu_560 = 24'd0;
#0 scale_lane_59_fu_564 = 24'd0;
#0 scale_lane_60_fu_568 = 24'd0;
#0 scale_lane_61_fu_572 = 24'd0;
#0 scale_lane_62_fu_576 = 24'd0;
#0 scale_lane_63_fu_580 = 24'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U111(
    .din0(col_sum_lane_load_reload),
    .din1(col_sum_lane_1_load_reload),
    .din2(col_sum_lane_2_load_reload),
    .din3(col_sum_lane_3_load_reload),
    .din4(col_sum_lane_4_load_reload),
    .din5(col_sum_lane_5_load_reload),
    .din6(col_sum_lane_6_load_reload),
    .din7(col_sum_lane_7_load_reload),
    .def(tmp_2_fu_1440_p17),
    .sel(trunc_ln77_fu_1436_p1),
    .dout(tmp_2_fu_1440_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U112(
    .din0(col_sum_lane_8_load_reload),
    .din1(col_sum_lane_9_load_reload),
    .din2(col_sum_lane_10_load_reload),
    .din3(col_sum_lane_11_load_reload),
    .din4(col_sum_lane_12_load_reload),
    .din5(col_sum_lane_13_load_reload),
    .din6(col_sum_lane_14_load_reload),
    .din7(col_sum_lane_15_load_reload),
    .def(tmp_6_fu_1548_p17),
    .sel(trunc_ln77_fu_1436_p1),
    .dout(tmp_6_fu_1548_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U113(
    .din0(col_sum_lane_16_load_reload),
    .din1(col_sum_lane_17_load_reload),
    .din2(col_sum_lane_18_load_reload),
    .din3(col_sum_lane_19_load_reload),
    .din4(col_sum_lane_20_load_reload),
    .din5(col_sum_lane_21_load_reload),
    .din6(col_sum_lane_22_load_reload),
    .din7(col_sum_lane_23_load_reload),
    .def(tmp_s_fu_1656_p17),
    .sel(trunc_ln77_fu_1436_p1),
    .dout(tmp_s_fu_1656_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U114(
    .din0(col_sum_lane_24_load_reload),
    .din1(col_sum_lane_25_load_reload),
    .din2(col_sum_lane_26_load_reload),
    .din3(col_sum_lane_27_load_reload),
    .din4(col_sum_lane_28_load_reload),
    .din5(col_sum_lane_29_load_reload),
    .din6(col_sum_lane_30_load_reload),
    .din7(col_sum_lane_31_load_reload),
    .def(tmp_13_fu_1764_p17),
    .sel(trunc_ln77_fu_1436_p1),
    .dout(tmp_13_fu_1764_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U115(
    .din0(col_sum_lane_32_load_reload),
    .din1(col_sum_lane_33_load_reload),
    .din2(col_sum_lane_34_load_reload),
    .din3(col_sum_lane_35_load_reload),
    .din4(col_sum_lane_36_load_reload),
    .din5(col_sum_lane_37_load_reload),
    .din6(col_sum_lane_38_load_reload),
    .din7(col_sum_lane_39_load_reload),
    .def(tmp_17_fu_1872_p17),
    .sel(trunc_ln77_fu_1436_p1),
    .dout(tmp_17_fu_1872_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U116(
    .din0(col_sum_lane_40_load_reload),
    .din1(col_sum_lane_41_load_reload),
    .din2(col_sum_lane_42_load_reload),
    .din3(col_sum_lane_43_load_reload),
    .din4(col_sum_lane_44_load_reload),
    .din5(col_sum_lane_45_load_reload),
    .din6(col_sum_lane_46_load_reload),
    .din7(col_sum_lane_47_load_reload),
    .def(tmp_21_fu_1980_p17),
    .sel(trunc_ln77_fu_1436_p1),
    .dout(tmp_21_fu_1980_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U117(
    .din0(col_sum_lane_48_load_reload),
    .din1(col_sum_lane_49_load_reload),
    .din2(col_sum_lane_50_load_reload),
    .din3(col_sum_lane_51_load_reload),
    .din4(col_sum_lane_52_load_reload),
    .din5(col_sum_lane_53_load_reload),
    .din6(col_sum_lane_54_load_reload),
    .din7(col_sum_lane_55_load_reload),
    .def(tmp_25_fu_2088_p17),
    .sel(trunc_ln77_fu_1436_p1),
    .dout(tmp_25_fu_2088_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U118(
    .din0(col_sum_lane_56_load_reload),
    .din1(col_sum_lane_57_load_reload),
    .din2(col_sum_lane_58_load_reload),
    .din3(col_sum_lane_59_load_reload),
    .din4(col_sum_lane_60_load_reload),
    .din5(col_sum_lane_61_load_reload),
    .din6(col_sum_lane_62_load_reload),
    .din7(col_sum_lane_63_load_reload),
    .def(tmp_29_fu_2196_p17),
    .sel(trunc_ln77_fu_1436_p1),
    .dout(tmp_29_fu_2196_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln77_fu_1424_p2 == 1'd0)) begin
            b_fu_324 <= add_ln77_fu_1430_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            b_fu_324 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_1424_p2 == 1'd0) & (trunc_ln77_fu_1436_p1 == 3'd2) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_10_fu_368 <= sext_ln81_1_fu_1652_p1;
        scale_lane_18_fu_400 <= sext_ln81_2_fu_1760_p1;
        scale_lane_26_fu_432 <= sext_ln81_3_fu_1868_p1;
        scale_lane_2_fu_336 <= sext_ln81_fu_1544_p1;
        scale_lane_34_fu_464 <= sext_ln81_4_fu_1976_p1;
        scale_lane_42_fu_496 <= sext_ln81_5_fu_2084_p1;
        scale_lane_50_fu_528 <= sext_ln81_6_fu_2192_p1;
        scale_lane_58_fu_560 <= sext_ln81_7_fu_2300_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_1424_p2 == 1'd0) & (trunc_ln77_fu_1436_p1 == 3'd3) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_11_fu_372 <= sext_ln81_1_fu_1652_p1;
        scale_lane_19_fu_404 <= sext_ln81_2_fu_1760_p1;
        scale_lane_27_fu_436 <= sext_ln81_3_fu_1868_p1;
        scale_lane_35_fu_468 <= sext_ln81_4_fu_1976_p1;
        scale_lane_3_fu_340 <= sext_ln81_fu_1544_p1;
        scale_lane_43_fu_500 <= sext_ln81_5_fu_2084_p1;
        scale_lane_51_fu_532 <= sext_ln81_6_fu_2192_p1;
        scale_lane_59_fu_564 <= sext_ln81_7_fu_2300_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_1424_p2 == 1'd0) & (trunc_ln77_fu_1436_p1 == 3'd4) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_12_fu_376 <= sext_ln81_1_fu_1652_p1;
        scale_lane_20_fu_408 <= sext_ln81_2_fu_1760_p1;
        scale_lane_28_fu_440 <= sext_ln81_3_fu_1868_p1;
        scale_lane_36_fu_472 <= sext_ln81_4_fu_1976_p1;
        scale_lane_44_fu_504 <= sext_ln81_5_fu_2084_p1;
        scale_lane_4_fu_344 <= sext_ln81_fu_1544_p1;
        scale_lane_52_fu_536 <= sext_ln81_6_fu_2192_p1;
        scale_lane_60_fu_568 <= sext_ln81_7_fu_2300_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_1424_p2 == 1'd0) & (trunc_ln77_fu_1436_p1 == 3'd5) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_13_fu_380 <= sext_ln81_1_fu_1652_p1;
        scale_lane_21_fu_412 <= sext_ln81_2_fu_1760_p1;
        scale_lane_29_fu_444 <= sext_ln81_3_fu_1868_p1;
        scale_lane_37_fu_476 <= sext_ln81_4_fu_1976_p1;
        scale_lane_45_fu_508 <= sext_ln81_5_fu_2084_p1;
        scale_lane_53_fu_540 <= sext_ln81_6_fu_2192_p1;
        scale_lane_5_fu_348 <= sext_ln81_fu_1544_p1;
        scale_lane_61_fu_572 <= sext_ln81_7_fu_2300_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_1424_p2 == 1'd0) & (trunc_ln77_fu_1436_p1 == 3'd6) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_14_fu_384 <= sext_ln81_1_fu_1652_p1;
        scale_lane_22_fu_416 <= sext_ln81_2_fu_1760_p1;
        scale_lane_30_fu_448 <= sext_ln81_3_fu_1868_p1;
        scale_lane_38_fu_480 <= sext_ln81_4_fu_1976_p1;
        scale_lane_46_fu_512 <= sext_ln81_5_fu_2084_p1;
        scale_lane_54_fu_544 <= sext_ln81_6_fu_2192_p1;
        scale_lane_62_fu_576 <= sext_ln81_7_fu_2300_p1;
        scale_lane_6_fu_352 <= sext_ln81_fu_1544_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_1424_p2 == 1'd0) & (trunc_ln77_fu_1436_p1 == 3'd7) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_15_fu_388 <= sext_ln81_1_fu_1652_p1;
        scale_lane_23_fu_420 <= sext_ln81_2_fu_1760_p1;
        scale_lane_31_fu_452 <= sext_ln81_3_fu_1868_p1;
        scale_lane_39_fu_484 <= sext_ln81_4_fu_1976_p1;
        scale_lane_47_fu_516 <= sext_ln81_5_fu_2084_p1;
        scale_lane_55_fu_548 <= sext_ln81_6_fu_2192_p1;
        scale_lane_63_fu_580 <= sext_ln81_7_fu_2300_p1;
        scale_lane_7_fu_356 <= sext_ln81_fu_1544_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_1424_p2 == 1'd0) & (trunc_ln77_fu_1436_p1 == 3'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_16_fu_392 <= sext_ln81_2_fu_1760_p1;
        scale_lane_24_fu_424 <= sext_ln81_3_fu_1868_p1;
        scale_lane_32_fu_456 <= sext_ln81_4_fu_1976_p1;
        scale_lane_40_fu_488 <= sext_ln81_5_fu_2084_p1;
        scale_lane_48_fu_520 <= sext_ln81_6_fu_2192_p1;
        scale_lane_56_fu_552 <= sext_ln81_7_fu_2300_p1;
        scale_lane_8_fu_360 <= sext_ln81_1_fu_1652_p1;
        scale_lane_fu_328 <= sext_ln81_fu_1544_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_1424_p2 == 1'd0) & (trunc_ln77_fu_1436_p1 == 3'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_17_fu_396 <= sext_ln81_2_fu_1760_p1;
        scale_lane_1_fu_332 <= sext_ln81_fu_1544_p1;
        scale_lane_25_fu_428 <= sext_ln81_3_fu_1868_p1;
        scale_lane_33_fu_460 <= sext_ln81_4_fu_1976_p1;
        scale_lane_41_fu_492 <= sext_ln81_5_fu_2084_p1;
        scale_lane_49_fu_524 <= sext_ln81_6_fu_2192_p1;
        scale_lane_57_fu_556 <= sext_ln81_7_fu_2300_p1;
        scale_lane_9_fu_364 <= sext_ln81_1_fu_1652_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_b_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_b_1 = b_fu_324;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_10_out_ap_vld = 1'b1;
    end else begin
        scale_lane_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_11_out_ap_vld = 1'b1;
    end else begin
        scale_lane_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_12_out_ap_vld = 1'b1;
    end else begin
        scale_lane_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_13_out_ap_vld = 1'b1;
    end else begin
        scale_lane_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_14_out_ap_vld = 1'b1;
    end else begin
        scale_lane_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_15_out_ap_vld = 1'b1;
    end else begin
        scale_lane_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_16_out_ap_vld = 1'b1;
    end else begin
        scale_lane_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_17_out_ap_vld = 1'b1;
    end else begin
        scale_lane_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_18_out_ap_vld = 1'b1;
    end else begin
        scale_lane_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_19_out_ap_vld = 1'b1;
    end else begin
        scale_lane_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_1_out_ap_vld = 1'b1;
    end else begin
        scale_lane_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_20_out_ap_vld = 1'b1;
    end else begin
        scale_lane_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_21_out_ap_vld = 1'b1;
    end else begin
        scale_lane_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_22_out_ap_vld = 1'b1;
    end else begin
        scale_lane_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_23_out_ap_vld = 1'b1;
    end else begin
        scale_lane_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_24_out_ap_vld = 1'b1;
    end else begin
        scale_lane_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_25_out_ap_vld = 1'b1;
    end else begin
        scale_lane_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_26_out_ap_vld = 1'b1;
    end else begin
        scale_lane_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_27_out_ap_vld = 1'b1;
    end else begin
        scale_lane_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_28_out_ap_vld = 1'b1;
    end else begin
        scale_lane_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_29_out_ap_vld = 1'b1;
    end else begin
        scale_lane_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_2_out_ap_vld = 1'b1;
    end else begin
        scale_lane_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_30_out_ap_vld = 1'b1;
    end else begin
        scale_lane_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_31_out_ap_vld = 1'b1;
    end else begin
        scale_lane_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_32_out_ap_vld = 1'b1;
    end else begin
        scale_lane_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_33_out_ap_vld = 1'b1;
    end else begin
        scale_lane_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_34_out_ap_vld = 1'b1;
    end else begin
        scale_lane_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_35_out_ap_vld = 1'b1;
    end else begin
        scale_lane_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_36_out_ap_vld = 1'b1;
    end else begin
        scale_lane_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_37_out_ap_vld = 1'b1;
    end else begin
        scale_lane_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_38_out_ap_vld = 1'b1;
    end else begin
        scale_lane_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_39_out_ap_vld = 1'b1;
    end else begin
        scale_lane_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_3_out_ap_vld = 1'b1;
    end else begin
        scale_lane_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_40_out_ap_vld = 1'b1;
    end else begin
        scale_lane_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_41_out_ap_vld = 1'b1;
    end else begin
        scale_lane_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_42_out_ap_vld = 1'b1;
    end else begin
        scale_lane_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_43_out_ap_vld = 1'b1;
    end else begin
        scale_lane_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_44_out_ap_vld = 1'b1;
    end else begin
        scale_lane_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_45_out_ap_vld = 1'b1;
    end else begin
        scale_lane_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_46_out_ap_vld = 1'b1;
    end else begin
        scale_lane_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_47_out_ap_vld = 1'b1;
    end else begin
        scale_lane_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_48_out_ap_vld = 1'b1;
    end else begin
        scale_lane_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_49_out_ap_vld = 1'b1;
    end else begin
        scale_lane_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_4_out_ap_vld = 1'b1;
    end else begin
        scale_lane_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_50_out_ap_vld = 1'b1;
    end else begin
        scale_lane_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_51_out_ap_vld = 1'b1;
    end else begin
        scale_lane_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_52_out_ap_vld = 1'b1;
    end else begin
        scale_lane_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_53_out_ap_vld = 1'b1;
    end else begin
        scale_lane_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_54_out_ap_vld = 1'b1;
    end else begin
        scale_lane_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_55_out_ap_vld = 1'b1;
    end else begin
        scale_lane_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_56_out_ap_vld = 1'b1;
    end else begin
        scale_lane_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_57_out_ap_vld = 1'b1;
    end else begin
        scale_lane_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_58_out_ap_vld = 1'b1;
    end else begin
        scale_lane_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_59_out_ap_vld = 1'b1;
    end else begin
        scale_lane_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_5_out_ap_vld = 1'b1;
    end else begin
        scale_lane_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_60_out_ap_vld = 1'b1;
    end else begin
        scale_lane_60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_61_out_ap_vld = 1'b1;
    end else begin
        scale_lane_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_62_out_ap_vld = 1'b1;
    end else begin
        scale_lane_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_63_out_ap_vld = 1'b1;
    end else begin
        scale_lane_63_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_6_out_ap_vld = 1'b1;
    end else begin
        scale_lane_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_7_out_ap_vld = 1'b1;
    end else begin
        scale_lane_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_8_out_ap_vld = 1'b1;
    end else begin
        scale_lane_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_9_out_ap_vld = 1'b1;
    end else begin
        scale_lane_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln77_fu_1424_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_lane_out_ap_vld = 1'b1;
    end else begin
        scale_lane_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln77_fu_1430_p2 = (ap_sig_allocacmp_b_1 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln77_fu_1424_p2 = ((ap_sig_allocacmp_b_1 == 4'd8) ? 1'b1 : 1'b0);

assign scale_lane_10_out = scale_lane_10_fu_368;

assign scale_lane_11_out = scale_lane_11_fu_372;

assign scale_lane_12_out = scale_lane_12_fu_376;

assign scale_lane_13_out = scale_lane_13_fu_380;

assign scale_lane_14_out = scale_lane_14_fu_384;

assign scale_lane_15_out = scale_lane_15_fu_388;

assign scale_lane_16_out = scale_lane_16_fu_392;

assign scale_lane_17_out = scale_lane_17_fu_396;

assign scale_lane_18_out = scale_lane_18_fu_400;

assign scale_lane_19_out = scale_lane_19_fu_404;

assign scale_lane_1_out = scale_lane_1_fu_332;

assign scale_lane_20_out = scale_lane_20_fu_408;

assign scale_lane_21_out = scale_lane_21_fu_412;

assign scale_lane_22_out = scale_lane_22_fu_416;

assign scale_lane_23_out = scale_lane_23_fu_420;

assign scale_lane_24_out = scale_lane_24_fu_424;

assign scale_lane_25_out = scale_lane_25_fu_428;

assign scale_lane_26_out = scale_lane_26_fu_432;

assign scale_lane_27_out = scale_lane_27_fu_436;

assign scale_lane_28_out = scale_lane_28_fu_440;

assign scale_lane_29_out = scale_lane_29_fu_444;

assign scale_lane_2_out = scale_lane_2_fu_336;

assign scale_lane_30_out = scale_lane_30_fu_448;

assign scale_lane_31_out = scale_lane_31_fu_452;

assign scale_lane_32_out = scale_lane_32_fu_456;

assign scale_lane_33_out = scale_lane_33_fu_460;

assign scale_lane_34_out = scale_lane_34_fu_464;

assign scale_lane_35_out = scale_lane_35_fu_468;

assign scale_lane_36_out = scale_lane_36_fu_472;

assign scale_lane_37_out = scale_lane_37_fu_476;

assign scale_lane_38_out = scale_lane_38_fu_480;

assign scale_lane_39_out = scale_lane_39_fu_484;

assign scale_lane_3_out = scale_lane_3_fu_340;

assign scale_lane_40_out = scale_lane_40_fu_488;

assign scale_lane_41_out = scale_lane_41_fu_492;

assign scale_lane_42_out = scale_lane_42_fu_496;

assign scale_lane_43_out = scale_lane_43_fu_500;

assign scale_lane_44_out = scale_lane_44_fu_504;

assign scale_lane_45_out = scale_lane_45_fu_508;

assign scale_lane_46_out = scale_lane_46_fu_512;

assign scale_lane_47_out = scale_lane_47_fu_516;

assign scale_lane_48_out = scale_lane_48_fu_520;

assign scale_lane_49_out = scale_lane_49_fu_524;

assign scale_lane_4_out = scale_lane_4_fu_344;

assign scale_lane_50_out = scale_lane_50_fu_528;

assign scale_lane_51_out = scale_lane_51_fu_532;

assign scale_lane_52_out = scale_lane_52_fu_536;

assign scale_lane_53_out = scale_lane_53_fu_540;

assign scale_lane_54_out = scale_lane_54_fu_544;

assign scale_lane_55_out = scale_lane_55_fu_548;

assign scale_lane_56_out = scale_lane_56_fu_552;

assign scale_lane_57_out = scale_lane_57_fu_556;

assign scale_lane_58_out = scale_lane_58_fu_560;

assign scale_lane_59_out = scale_lane_59_fu_564;

assign scale_lane_5_out = scale_lane_5_fu_348;

assign scale_lane_60_out = scale_lane_60_fu_568;

assign scale_lane_61_out = scale_lane_61_fu_572;

assign scale_lane_62_out = scale_lane_62_fu_576;

assign scale_lane_63_out = scale_lane_63_fu_580;

assign scale_lane_64_fu_1536_p3 = ((tmp_fu_1488_p3[0:0] == 1'b1) ? sub_ln81_1_fu_1516_p2 : zext_ln81_1_fu_1532_p1);

assign scale_lane_65_fu_1644_p3 = ((tmp_33_fu_1596_p3[0:0] == 1'b1) ? sub_ln81_3_fu_1624_p2 : zext_ln81_3_fu_1640_p1);

assign scale_lane_66_fu_1752_p3 = ((tmp_34_fu_1704_p3[0:0] == 1'b1) ? sub_ln81_5_fu_1732_p2 : zext_ln81_5_fu_1748_p1);

assign scale_lane_67_fu_1860_p3 = ((tmp_35_fu_1812_p3[0:0] == 1'b1) ? sub_ln81_7_fu_1840_p2 : zext_ln81_7_fu_1856_p1);

assign scale_lane_68_fu_1968_p3 = ((tmp_36_fu_1920_p3[0:0] == 1'b1) ? sub_ln81_9_fu_1948_p2 : zext_ln81_9_fu_1964_p1);

assign scale_lane_69_fu_2076_p3 = ((tmp_37_fu_2028_p3[0:0] == 1'b1) ? sub_ln81_11_fu_2056_p2 : zext_ln81_11_fu_2072_p1);

assign scale_lane_6_out = scale_lane_6_fu_352;

assign scale_lane_70_fu_2184_p3 = ((tmp_38_fu_2136_p3[0:0] == 1'b1) ? sub_ln81_13_fu_2164_p2 : zext_ln81_13_fu_2180_p1);

assign scale_lane_71_fu_2292_p3 = ((tmp_39_fu_2244_p3[0:0] == 1'b1) ? sub_ln81_15_fu_2272_p2 : zext_ln81_15_fu_2288_p1);

assign scale_lane_7_out = scale_lane_7_fu_356;

assign scale_lane_8_out = scale_lane_8_fu_360;

assign scale_lane_9_out = scale_lane_9_fu_364;

assign scale_lane_out = scale_lane_fu_328;

assign sext_ln81_1_fu_1652_p1 = $signed(scale_lane_65_fu_1644_p3);

assign sext_ln81_2_fu_1760_p1 = $signed(scale_lane_66_fu_1752_p3);

assign sext_ln81_3_fu_1868_p1 = $signed(scale_lane_67_fu_1860_p3);

assign sext_ln81_4_fu_1976_p1 = $signed(scale_lane_68_fu_1968_p3);

assign sext_ln81_5_fu_2084_p1 = $signed(scale_lane_69_fu_2076_p3);

assign sext_ln81_6_fu_2192_p1 = $signed(scale_lane_70_fu_2184_p3);

assign sext_ln81_7_fu_2300_p1 = $signed(scale_lane_71_fu_2292_p3);

assign sext_ln81_fu_1544_p1 = $signed(scale_lane_64_fu_1536_p3);

assign shl_ln1_fu_1480_p3 = {{tmp_2_fu_1440_p19}, {14'd0}};

assign shl_ln81_1_fu_1588_p3 = {{tmp_6_fu_1548_p19}, {14'd0}};

assign shl_ln81_2_fu_1696_p3 = {{tmp_s_fu_1656_p19}, {14'd0}};

assign shl_ln81_3_fu_1804_p3 = {{tmp_13_fu_1764_p19}, {14'd0}};

assign shl_ln81_4_fu_1912_p3 = {{tmp_17_fu_1872_p19}, {14'd0}};

assign shl_ln81_5_fu_2020_p3 = {{tmp_21_fu_1980_p19}, {14'd0}};

assign shl_ln81_6_fu_2128_p3 = {{tmp_25_fu_2088_p19}, {14'd0}};

assign shl_ln81_7_fu_2236_p3 = {{tmp_29_fu_2196_p19}, {14'd0}};

assign sub_ln81_10_fu_2036_p2 = (38'd0 - shl_ln81_5_fu_2020_p3);

assign sub_ln81_11_fu_2056_p2 = (17'd0 - zext_ln81_10_fu_2052_p1);

assign sub_ln81_12_fu_2144_p2 = (38'd0 - shl_ln81_6_fu_2128_p3);

assign sub_ln81_13_fu_2164_p2 = (17'd0 - zext_ln81_12_fu_2160_p1);

assign sub_ln81_14_fu_2252_p2 = (38'd0 - shl_ln81_7_fu_2236_p3);

assign sub_ln81_15_fu_2272_p2 = (17'd0 - zext_ln81_14_fu_2268_p1);

assign sub_ln81_1_fu_1516_p2 = (17'd0 - zext_ln81_fu_1512_p1);

assign sub_ln81_2_fu_1604_p2 = (38'd0 - shl_ln81_1_fu_1588_p3);

assign sub_ln81_3_fu_1624_p2 = (17'd0 - zext_ln81_2_fu_1620_p1);

assign sub_ln81_4_fu_1712_p2 = (38'd0 - shl_ln81_2_fu_1696_p3);

assign sub_ln81_5_fu_1732_p2 = (17'd0 - zext_ln81_4_fu_1728_p1);

assign sub_ln81_6_fu_1820_p2 = (38'd0 - shl_ln81_3_fu_1804_p3);

assign sub_ln81_7_fu_1840_p2 = (17'd0 - zext_ln81_6_fu_1836_p1);

assign sub_ln81_8_fu_1928_p2 = (38'd0 - shl_ln81_4_fu_1912_p3);

assign sub_ln81_9_fu_1948_p2 = (17'd0 - zext_ln81_8_fu_1944_p1);

assign sub_ln81_fu_1496_p2 = (38'd0 - shl_ln1_fu_1480_p3);

assign tmp_12_fu_1502_p4 = {{sub_ln81_fu_1496_p2[37:22]}};

assign tmp_13_fu_1764_p17 = 'bx;

assign tmp_14_fu_1522_p4 = {{tmp_2_fu_1440_p19[23:8]}};

assign tmp_15_fu_1610_p4 = {{sub_ln81_2_fu_1604_p2[37:22]}};

assign tmp_16_fu_1630_p4 = {{tmp_6_fu_1548_p19[23:8]}};

assign tmp_17_fu_1872_p17 = 'bx;

assign tmp_18_fu_1718_p4 = {{sub_ln81_4_fu_1712_p2[37:22]}};

assign tmp_19_fu_1738_p4 = {{tmp_s_fu_1656_p19[23:8]}};

assign tmp_20_fu_1826_p4 = {{sub_ln81_6_fu_1820_p2[37:22]}};

assign tmp_21_fu_1980_p17 = 'bx;

assign tmp_22_fu_1846_p4 = {{tmp_13_fu_1764_p19[23:8]}};

assign tmp_23_fu_1934_p4 = {{sub_ln81_8_fu_1928_p2[37:22]}};

assign tmp_24_fu_1954_p4 = {{tmp_17_fu_1872_p19[23:8]}};

assign tmp_25_fu_2088_p17 = 'bx;

assign tmp_26_fu_2042_p4 = {{sub_ln81_10_fu_2036_p2[37:22]}};

assign tmp_27_fu_2062_p4 = {{tmp_21_fu_1980_p19[23:8]}};

assign tmp_28_fu_2150_p4 = {{sub_ln81_12_fu_2144_p2[37:22]}};

assign tmp_29_fu_2196_p17 = 'bx;

assign tmp_2_fu_1440_p17 = 'bx;

assign tmp_30_fu_2170_p4 = {{tmp_25_fu_2088_p19[23:8]}};

assign tmp_31_fu_2258_p4 = {{sub_ln81_14_fu_2252_p2[37:22]}};

assign tmp_32_fu_2278_p4 = {{tmp_29_fu_2196_p19[23:8]}};

assign tmp_33_fu_1596_p3 = tmp_6_fu_1548_p19[32'd23];

assign tmp_34_fu_1704_p3 = tmp_s_fu_1656_p19[32'd23];

assign tmp_35_fu_1812_p3 = tmp_13_fu_1764_p19[32'd23];

assign tmp_36_fu_1920_p3 = tmp_17_fu_1872_p19[32'd23];

assign tmp_37_fu_2028_p3 = tmp_21_fu_1980_p19[32'd23];

assign tmp_38_fu_2136_p3 = tmp_25_fu_2088_p19[32'd23];

assign tmp_39_fu_2244_p3 = tmp_29_fu_2196_p19[32'd23];

assign tmp_6_fu_1548_p17 = 'bx;

assign tmp_fu_1488_p3 = tmp_2_fu_1440_p19[32'd23];

assign tmp_s_fu_1656_p17 = 'bx;

assign trunc_ln77_fu_1436_p1 = ap_sig_allocacmp_b_1[2:0];

assign zext_ln81_10_fu_2052_p1 = tmp_26_fu_2042_p4;

assign zext_ln81_11_fu_2072_p1 = tmp_27_fu_2062_p4;

assign zext_ln81_12_fu_2160_p1 = tmp_28_fu_2150_p4;

assign zext_ln81_13_fu_2180_p1 = tmp_30_fu_2170_p4;

assign zext_ln81_14_fu_2268_p1 = tmp_31_fu_2258_p4;

assign zext_ln81_15_fu_2288_p1 = tmp_32_fu_2278_p4;

assign zext_ln81_1_fu_1532_p1 = tmp_14_fu_1522_p4;

assign zext_ln81_2_fu_1620_p1 = tmp_15_fu_1610_p4;

assign zext_ln81_3_fu_1640_p1 = tmp_16_fu_1630_p4;

assign zext_ln81_4_fu_1728_p1 = tmp_18_fu_1718_p4;

assign zext_ln81_5_fu_1748_p1 = tmp_19_fu_1738_p4;

assign zext_ln81_6_fu_1836_p1 = tmp_20_fu_1826_p4;

assign zext_ln81_7_fu_1856_p1 = tmp_22_fu_1846_p4;

assign zext_ln81_8_fu_1944_p1 = tmp_23_fu_1934_p4;

assign zext_ln81_9_fu_1964_p1 = tmp_24_fu_1954_p4;

assign zext_ln81_fu_1512_p1 = tmp_12_fu_1502_p4;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8
