\doxysection{TIM Extended Remapping}
\label{group___t_i_m_ex___remap}\index{TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+GPIO}~0x00000000U                                                 /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP1}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                           /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP2}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                           /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP3}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP4}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                           /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+AWD1}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                           /$\ast$ !$<$ ADC1 analog watchdog 1 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+AWD2}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ADC1 analog watchdog 2 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+AWD3}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1})                     /$\ast$ !$<$ ADC1 analog watchdog 3 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+GPIO}~0x00000000U                                                /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP1}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                          /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP2}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                          /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP3}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                    /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP4}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                          /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+TIM3\+\_\+\+ETR}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                          /$\ast$ !$<$ ETR input is connected to TIM3 ETR $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+TIM4\+\_\+\+ETR}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                    /$\ast$ !$<$ ETR input is connected to TIM4 ETR $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+LSE}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}) /$\ast$ !$<$ ETR input is connected to LSE $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+GPIO}~0x00000000U                                                 /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+COMP1}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                           /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+COMP2}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                           /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+COMP3}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+COMP4}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                           /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+TIM2\+\_\+\+ETR}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                           /$\ast$ !$<$ ETR input is connected to TIM2 ETR $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+TIM4\+\_\+\+ETR}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ETR input is connected to TIM4 ETR $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD1}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}) /$\ast$ !$<$ ADC2 analog watchdog 1 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD2}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2})                     /$\ast$ !$<$ ADC2 analog watchdog 2 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD3}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}) /$\ast$ !$<$ ADC2 analog watchdog 3 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+GPIO}~0x00000000U                                                 /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+COMP1}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                           /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+COMP2}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                           /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+COMP3}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+COMP4}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                           /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+TIM3\+\_\+\+ETR}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                           /$\ast$ !$<$ ETR input is connected to TIM3 ETR $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+GPIO}~0x00000000U                                                  /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+COMP1}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                            /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+COMP2}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                            /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+COMP3}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                      /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+COMP4}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                            /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD1}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                            /$\ast$ !$<$ ADC2 analog watchdog 1 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD2}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                      /$\ast$ !$<$ ADC2 analog watchdog 2 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD3}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1})                      /$\ast$ !$<$ ADC2 analog watchdog 3 $\ast$/
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___t_i_m_ex___remap_gaa5a7accd83b70cbaf790bd26fd8e4538}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_ADC1\_AWD1@{TIM\_TIM1\_ETR\_ADC1\_AWD1}}
\index{TIM\_TIM1\_ETR\_ADC1\_AWD1@{TIM\_TIM1\_ETR\_ADC1\_AWD1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM1\_ETR\_ADC1\_AWD1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+AWD1~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                           /$\ast$ !$<$ ADC1 analog watchdog 1 $\ast$/}



Definition at line \textbf{ 121} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga4ee5007933efeaae07c745062ffc2776}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_ADC1\_AWD2@{TIM\_TIM1\_ETR\_ADC1\_AWD2}}
\index{TIM\_TIM1\_ETR\_ADC1\_AWD2@{TIM\_TIM1\_ETR\_ADC1\_AWD2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM1\_ETR\_ADC1\_AWD2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+AWD2~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ADC1 analog watchdog 2 $\ast$/}



Definition at line \textbf{ 122} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga6a448a71300d1f8f81e6eb0dcc31f15a}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_ADC1\_AWD3@{TIM\_TIM1\_ETR\_ADC1\_AWD3}}
\index{TIM\_TIM1\_ETR\_ADC1\_AWD3@{TIM\_TIM1\_ETR\_ADC1\_AWD3}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM1\_ETR\_ADC1\_AWD3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+AWD3~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1})                     /$\ast$ !$<$ ADC1 analog watchdog 3 $\ast$/}



Definition at line \textbf{ 123} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga2e3eb3f4f99db6c14b3ce91bebfe8d07}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_COMP1@{TIM\_TIM1\_ETR\_COMP1}}
\index{TIM\_TIM1\_ETR\_COMP1@{TIM\_TIM1\_ETR\_COMP1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM1\_ETR\_COMP1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP1~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                           /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 108} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga734d16e8c8e368bedc159f97422e26b9}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_COMP2@{TIM\_TIM1\_ETR\_COMP2}}
\index{TIM\_TIM1\_ETR\_COMP2@{TIM\_TIM1\_ETR\_COMP2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM1\_ETR\_COMP2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP2~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                           /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 109} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gae662a215feb62712e6cd97811b3f5a54}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_COMP3@{TIM\_TIM1\_ETR\_COMP3}}
\index{TIM\_TIM1\_ETR\_COMP3@{TIM\_TIM1\_ETR\_COMP3}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM1\_ETR\_COMP3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP3~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 110} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gafbfa0efe0573ed3a791d66b1865b1a47}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_COMP4@{TIM\_TIM1\_ETR\_COMP4}}
\index{TIM\_TIM1\_ETR\_COMP4@{TIM\_TIM1\_ETR\_COMP4}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM1\_ETR\_COMP4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP4~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                           /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 111} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga5156e463b51b1a7d92e6d87c2be4563a}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_GPIO@{TIM\_TIM1\_ETR\_GPIO}}
\index{TIM\_TIM1\_ETR\_GPIO@{TIM\_TIM1\_ETR\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM1\_ETR\_GPIO}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+GPIO~0x00000000U                                                 /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/}



Definition at line \textbf{ 107} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga79a125bc7559dc01f8de056e19f11972}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_COMP1@{TIM\_TIM2\_ETR\_COMP1}}
\index{TIM\_TIM2\_ETR\_COMP1@{TIM\_TIM2\_ETR\_COMP1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM2\_ETR\_COMP1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP1~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                          /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 131} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga76dfe019f143b4bff5ba2c2e1a38a387}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_COMP2@{TIM\_TIM2\_ETR\_COMP2}}
\index{TIM\_TIM2\_ETR\_COMP2@{TIM\_TIM2\_ETR\_COMP2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM2\_ETR\_COMP2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP2~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                          /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 132} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga6ebace8dc3011c91277d5bc1ec1172ff}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_COMP3@{TIM\_TIM2\_ETR\_COMP3}}
\index{TIM\_TIM2\_ETR\_COMP3@{TIM\_TIM2\_ETR\_COMP3}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM2\_ETR\_COMP3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP3~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                    /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 133} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga718c2456a50642eaeb08a6fb56e3fe1f}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_COMP4@{TIM\_TIM2\_ETR\_COMP4}}
\index{TIM\_TIM2\_ETR\_COMP4@{TIM\_TIM2\_ETR\_COMP4}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM2\_ETR\_COMP4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP4~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                          /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 134} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga05e1c800a3f8e7eb60b50f446cf321f7}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_GPIO@{TIM\_TIM2\_ETR\_GPIO}}
\index{TIM\_TIM2\_ETR\_GPIO@{TIM\_TIM2\_ETR\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM2\_ETR\_GPIO}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+GPIO~0x00000000U                                                /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/}



Definition at line \textbf{ 130} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga906f5f281fa8283e5574b5ec7cb95b62}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_LSE@{TIM\_TIM2\_ETR\_LSE}}
\index{TIM\_TIM2\_ETR\_LSE@{TIM\_TIM2\_ETR\_LSE}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM2\_ETR\_LSE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+LSE~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}) /$\ast$ !$<$ ETR input is connected to LSE $\ast$/}



Definition at line \textbf{ 149} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga2b1d8c092fb4ef7aa93cb811ba3cac9c}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_TIM3\_ETR@{TIM\_TIM2\_ETR\_TIM3\_ETR}}
\index{TIM\_TIM2\_ETR\_TIM3\_ETR@{TIM\_TIM2\_ETR\_TIM3\_ETR}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM2\_ETR\_TIM3\_ETR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+TIM3\+\_\+\+ETR~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                          /$\ast$ !$<$ ETR input is connected to TIM3 ETR $\ast$/}



Definition at line \textbf{ 144} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gaed0ef92ad06f4e9726682e4b167a2573}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_TIM4\_ETR@{TIM\_TIM2\_ETR\_TIM4\_ETR}}
\index{TIM\_TIM2\_ETR\_TIM4\_ETR@{TIM\_TIM2\_ETR\_TIM4\_ETR}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM2\_ETR\_TIM4\_ETR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+TIM4\+\_\+\+ETR~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                    /$\ast$ !$<$ ETR input is connected to TIM4 ETR $\ast$/}



Definition at line \textbf{ 145} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga796b569b4baaf9dfca5665a8bce8d6ec}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_ADC2\_AWD1@{TIM\_TIM3\_ETR\_ADC2\_AWD1}}
\index{TIM\_TIM3\_ETR\_ADC2\_AWD1@{TIM\_TIM3\_ETR\_ADC2\_AWD1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_ADC2\_AWD1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD1~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}) /$\ast$ !$<$ ADC2 analog watchdog 1 $\ast$/}



Definition at line \textbf{ 167} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga8d4badc824eacc763b268ef294ddc267}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_ADC2\_AWD2@{TIM\_TIM3\_ETR\_ADC2\_AWD2}}
\index{TIM\_TIM3\_ETR\_ADC2\_AWD2@{TIM\_TIM3\_ETR\_ADC2\_AWD2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_ADC2\_AWD2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD2~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2})                     /$\ast$ !$<$ ADC2 analog watchdog 2 $\ast$/}



Definition at line \textbf{ 168} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga1b7498522a8bb8ed603ef6aa405b4813}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_ADC2\_AWD3@{TIM\_TIM3\_ETR\_ADC2\_AWD3}}
\index{TIM\_TIM3\_ETR\_ADC2\_AWD3@{TIM\_TIM3\_ETR\_ADC2\_AWD3}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_ADC2\_AWD3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD3~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}) /$\ast$ !$<$ ADC2 analog watchdog 3 $\ast$/}



Definition at line \textbf{ 169} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gaea6cbaddf4da816fd4afd13ad7953079}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_COMP1@{TIM\_TIM3\_ETR\_COMP1}}
\index{TIM\_TIM3\_ETR\_COMP1@{TIM\_TIM3\_ETR\_COMP1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_COMP1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+COMP1~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                           /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 152} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gacdcfb45b95c1c0255ac3f0c92a3345c6}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_COMP2@{TIM\_TIM3\_ETR\_COMP2}}
\index{TIM\_TIM3\_ETR\_COMP2@{TIM\_TIM3\_ETR\_COMP2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_COMP2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+COMP2~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                           /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 153} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gab710fa0adce70a5a02d7b1fc850874b5}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_COMP3@{TIM\_TIM3\_ETR\_COMP3}}
\index{TIM\_TIM3\_ETR\_COMP3@{TIM\_TIM3\_ETR\_COMP3}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_COMP3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+COMP3~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 154} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gaf019c696a789f1220a17ff09965ad10b}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_COMP4@{TIM\_TIM3\_ETR\_COMP4}}
\index{TIM\_TIM3\_ETR\_COMP4@{TIM\_TIM3\_ETR\_COMP4}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_COMP4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+COMP4~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                           /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 155} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gad86579b249d2c04a99c8412a8c72af97}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_GPIO@{TIM\_TIM3\_ETR\_GPIO}}
\index{TIM\_TIM3\_ETR\_GPIO@{TIM\_TIM3\_ETR\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_GPIO}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+GPIO~0x00000000U                                                 /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/}



Definition at line \textbf{ 151} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga32d17b0710b33c9fc8b96739bed09ad4}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_TIM2\_ETR@{TIM\_TIM3\_ETR\_TIM2\_ETR}}
\index{TIM\_TIM3\_ETR\_TIM2\_ETR@{TIM\_TIM3\_ETR\_TIM2\_ETR}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_TIM2\_ETR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+TIM2\+\_\+\+ETR~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                           /$\ast$ !$<$ ETR input is connected to TIM2 ETR $\ast$/}



Definition at line \textbf{ 165} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga1ade95155428261d2736688d6cd330ab}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM3\_ETR\_TIM4\_ETR@{TIM\_TIM3\_ETR\_TIM4\_ETR}}
\index{TIM\_TIM3\_ETR\_TIM4\_ETR@{TIM\_TIM3\_ETR\_TIM4\_ETR}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM3\_ETR\_TIM4\_ETR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+ETR\+\_\+\+TIM4\+\_\+\+ETR~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ETR input is connected to TIM4 ETR $\ast$/}



Definition at line \textbf{ 166} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga28eaa1bf82b5bc7e465a067f2ec8e1f6}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM4\_ETR\_COMP1@{TIM\_TIM4\_ETR\_COMP1}}
\index{TIM\_TIM4\_ETR\_COMP1@{TIM\_TIM4\_ETR\_COMP1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM4\_ETR\_COMP1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+COMP1~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                           /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 172} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gaa5bffa9a17774669001ec313b07c66e6}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM4\_ETR\_COMP2@{TIM\_TIM4\_ETR\_COMP2}}
\index{TIM\_TIM4\_ETR\_COMP2@{TIM\_TIM4\_ETR\_COMP2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM4\_ETR\_COMP2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+COMP2~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                           /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 173} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga5c35ec7306e672c21ed9e10b97ece950}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM4\_ETR\_COMP3@{TIM\_TIM4\_ETR\_COMP3}}
\index{TIM\_TIM4\_ETR\_COMP3@{TIM\_TIM4\_ETR\_COMP3}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM4\_ETR\_COMP3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+COMP3~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                     /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 174} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gac7a055a9cda877443b8e3ec914b76735}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM4\_ETR\_COMP4@{TIM\_TIM4\_ETR\_COMP4}}
\index{TIM\_TIM4\_ETR\_COMP4@{TIM\_TIM4\_ETR\_COMP4}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM4\_ETR\_COMP4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+COMP4~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                           /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 175} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga9ca8878b9a4b6437708b4d1fde72e77a}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM4\_ETR\_GPIO@{TIM\_TIM4\_ETR\_GPIO}}
\index{TIM\_TIM4\_ETR\_GPIO@{TIM\_TIM4\_ETR\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM4\_ETR\_GPIO}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+GPIO~0x00000000U                                                 /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/}



Definition at line \textbf{ 171} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gae04dd3273e839170e9743eafd30239ef}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM4\_ETR\_TIM3\_ETR@{TIM\_TIM4\_ETR\_TIM3\_ETR}}
\index{TIM\_TIM4\_ETR\_TIM3\_ETR@{TIM\_TIM4\_ETR\_TIM3\_ETR}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM4\_ETR\_TIM3\_ETR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM4\+\_\+\+ETR\+\_\+\+TIM3\+\_\+\+ETR~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                           /$\ast$ !$<$ ETR input is connected to TIM3 ETR $\ast$/}



Definition at line \textbf{ 185} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga7a832c5903108f2a06208c58585f7579}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM8\_ETR\_ADC2\_AWD1@{TIM\_TIM8\_ETR\_ADC2\_AWD1}}
\index{TIM\_TIM8\_ETR\_ADC2\_AWD1@{TIM\_TIM8\_ETR\_ADC2\_AWD1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM8\_ETR\_ADC2\_AWD1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD1~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}                                            /$\ast$ !$<$ ADC2 analog watchdog 1 $\ast$/}



Definition at line \textbf{ 223} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gae0c7be84fda65b37b00a8896b98775c3}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM8\_ETR\_ADC2\_AWD2@{TIM\_TIM8\_ETR\_ADC2\_AWD2}}
\index{TIM\_TIM8\_ETR\_ADC2\_AWD2@{TIM\_TIM8\_ETR\_ADC2\_AWD2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM8\_ETR\_ADC2\_AWD2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD2~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                      /$\ast$ !$<$ ADC2 analog watchdog 2 $\ast$/}



Definition at line \textbf{ 224} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_ga02c57d201dbc0416eed0e333a6347b5b}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM8\_ETR\_ADC2\_AWD3@{TIM\_TIM8\_ETR\_ADC2\_AWD3}}
\index{TIM\_TIM8\_ETR\_ADC2\_AWD3@{TIM\_TIM8\_ETR\_ADC2\_AWD3}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM8\_ETR\_ADC2\_AWD3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+AWD3~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1})                      /$\ast$ !$<$ ADC2 analog watchdog 3 $\ast$/}



Definition at line \textbf{ 225} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gadcbcb76d19c2ccb5ae46fdc7e7d88f8b}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM8\_ETR\_COMP1@{TIM\_TIM8\_ETR\_COMP1}}
\index{TIM\_TIM8\_ETR\_COMP1@{TIM\_TIM8\_ETR\_COMP1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM8\_ETR\_COMP1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+COMP1~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}                                            /$\ast$ !$<$ ETR input is connected to COMP1\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 210} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gae93f8a76facb81f8d962bb7c88dc25f0}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM8\_ETR\_COMP2@{TIM\_TIM8\_ETR\_COMP2}}
\index{TIM\_TIM8\_ETR\_COMP2@{TIM\_TIM8\_ETR\_COMP2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM8\_ETR\_COMP2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+COMP2~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}                                            /$\ast$ !$<$ ETR input is connected to COMP2\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 211} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gab61e4977be6b9080e699bb37b50192c7}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM8\_ETR\_COMP3@{TIM\_TIM8\_ETR\_COMP3}}
\index{TIM\_TIM8\_ETR\_COMP3@{TIM\_TIM8\_ETR\_COMP3}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM8\_ETR\_COMP3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+COMP3~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})                      /$\ast$ !$<$ ETR input is connected to COMP3\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 212} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gab2850a4798d6eb74737cf86b7b5a28c3}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM8\_ETR\_COMP4@{TIM\_TIM8\_ETR\_COMP4}}
\index{TIM\_TIM8\_ETR\_COMP4@{TIM\_TIM8\_ETR\_COMP4}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM8\_ETR\_COMP4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+COMP4~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                                            /$\ast$ !$<$ ETR input is connected to COMP4\+\_\+\+OUT $\ast$/}



Definition at line \textbf{ 213} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

\mbox{\label{group___t_i_m_ex___remap_gabcec3c5e9dad306b68d34e5b9257a281}} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM8\_ETR\_GPIO@{TIM\_TIM8\_ETR\_GPIO}}
\index{TIM\_TIM8\_ETR\_GPIO@{TIM\_TIM8\_ETR\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsection{TIM\_TIM8\_ETR\_GPIO}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+ETR\+\_\+\+GPIO~0x00000000U                                                  /$\ast$ !$<$ ETR input is connected to GPIO $\ast$/}



Definition at line \textbf{ 209} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}.

