 set_io i_clk C8 
 set_io i_uart_rx B5 
 set_io o_uart_tx B3
echotest wks

U4B
ICE40-HX8K-CT256				echotest										PMODUSB
PM2-A2 IOT-223 B3 output wire	o_uart_tx B3 with respect to module --> to uart rx	2 
PM2-A3 IOT-214 B5 input  i_uart_rx B5 with respect to module	<-- from the uart tx 3 
																				PMODUSB

thruwire
PM2-A2 IOT-223 B3 input	wire	i_sw B3 with respect to module --> input to fpga
PM2-A3 IOT-214 B5 output wire	o_led B5 with respect to module <-- output from fpga

yosys -l simple.log -p 'synth_ice40 -abc9 -blif echotest.blif -json echotest.json' echotest.v
== echotest ===

   Number of wires:                232
   Number of wire bits:            459
   Number of public wires:         232
   Number of public wire bits:     459
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                363
     SB_CARRY                       92
     SB_DFF                         12
     SB_DFFE                        33
     SB_DFFSR                       64
     SB_DFFSS                        4
     SB_LUT4                       158
     
nextpnr-ice40 --hx8k --pcf echotest.pcf --json echotest.json --asc echotest.asc
Info: [ 82026,  82284) |+
1 warning, 0 errors
 
icepack echotest.asc echotest.bin

icetime -d hx8k -c 100 echotest.asc
// Reading input .asc file..
// Reading 8k chipdb file..
// Creating timing netlist..
// Timing estimate: 6.29 ns (158.91 MHz)
// Checking 10.00 ns (100.00 MHz) clock constraint: PASSED.
