# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edge-detector-2.srcs/sources_1/imports/imports/types.vhd" \
"../../../../edge-detector-2.srcs/sources_1/imports/imports/acc2.vhd" \
"../../../../edge-detector-2.srcs/sources_1/imports/imports/clock.vhd" \
"../../../../edge-detector-2.srcs/sources_1/imports/imports/memory2.vhd" \
"../../../../edge-detector-2.srcs/sim_1/imports/imports/test2.vhd" \

# Do not sort compile order
nosort
