Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Apr  6 15:13:47 2021
| Host         : T480 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            8 |
| Yes          | No                    | No                     |              70 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------+-------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |             Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clkin_IBUF_BUFG |                                      | clear                               |                1 |              3 |         3.00 |
|  ResetCollision  | led0                                 |                                     |                1 |              3 |         3.00 |
|  ResetCollision  |                                      |                                     |                1 |              3 |         3.00 |
|  clkin_IBUF_BUFG | uart_tx_inst/txd_reg2_out            |                                     |                2 |              5 |         2.50 |
|  clk_BUFG        |                                      | ResetCollision                      |                2 |              5 |         2.50 |
|  clkin_IBUF_BUFG | uart_tx_inst/data_reg                | uart_tx_inst/data_reg[7]_i_1_n_0    |                2 |              8 |         4.00 |
|  clkin_IBUF_BUFG | uart_rx_inst/m_axis_tvalid_reg       |                                     |                2 |              8 |         4.00 |
|  clk_BUFG        | ballY[8]_i_1_n_0                     |                                     |                2 |              8 |         4.00 |
|  clkin_IBUF_BUFG | uart_rx_inst/data_reg_0              | uart_rx_inst/data_reg[7]_i_1__0_n_0 |                1 |              8 |         8.00 |
|  clkin_IBUF_BUFG | uart_rx_inst/E[0]                    |                                     |                3 |              9 |         3.00 |
|  clk_BUFG        | syncgen/CounterX[9]_i_1_n_0          |                                     |                3 |              9 |         3.00 |
|  clk_BUFG        | ballX                                |                                     |                3 |              9 |         3.00 |
|  clkin_IBUF_BUFG |                                      |                                     |                6 |              9 |         1.50 |
|  clk_BUFG        |                                      | syncgen/CounterX[9]_i_1_n_0         |                5 |             10 |         2.00 |
|  clk_BUFG        |                                      |                                     |                5 |             11 |         2.20 |
|  clkin_IBUF_BUFG | uart_rx_inst/prescale_reg[0]_i_2_n_0 | uart_rx_inst/prescale_reg           |                5 |             19 |         3.80 |
|  clkin_IBUF_BUFG | uart_tx_inst/prescale_reg[0]_i_1_n_0 |                                     |                5 |             19 |         3.80 |
+------------------+--------------------------------------+-------------------------------------+------------------+----------------+--------------+


