{"sha": "3cadd7783a7d69837dc2f60e448f156ca03215a0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2NhZGQ3NzgzYTdkNjk4MzdkYzJmNjBlNDQ4ZjE1NmNhMDMyMTVhMA==", "commit": {"author": {"name": "Alexandre Oliva", "email": "aoliva@redhat.com", "date": "2000-08-22T14:39:31Z"}, "committer": {"name": "Alexandre Oliva", "email": "aoliva@gcc.gnu.org", "date": "2000-08-22T14:39:31Z"}, "message": "invoke.texi (SH Options): Document -m4-nofpu...\n\n* invoke.texi (SH Options): Document -m4-nofpu,\n-m4-single-only, -m4-single, -m4, -mbigtable, -mfmovd,\n-mhitachi, -mnomacsave, -misize, -mpadstruct, -mspace.\n\nFrom-SVN: r35875", "tree": {"sha": "91d957a69392658e7fb7254ac6ca6cf2f0bfca54", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/91d957a69392658e7fb7254ac6ca6cf2f0bfca54"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3cadd7783a7d69837dc2f60e448f156ca03215a0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3cadd7783a7d69837dc2f60e448f156ca03215a0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3cadd7783a7d69837dc2f60e448f156ca03215a0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3cadd7783a7d69837dc2f60e448f156ca03215a0/comments", "author": null, "committer": null, "parents": [{"sha": "23e4d0281ae88c40a0fe188a426b22492f9aa163", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/23e4d0281ae88c40a0fe188a426b22492f9aa163", "html_url": "https://github.com/Rust-GCC/gccrs/commit/23e4d0281ae88c40a0fe188a426b22492f9aa163"}], "stats": {"total": 50, "additions": 49, "deletions": 1}, "files": [{"sha": "edb75e87e3e849a74bbe9d7bd8c6c9a0651bf708", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3cadd7783a7d69837dc2f60e448f156ca03215a0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3cadd7783a7d69837dc2f60e448f156ca03215a0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3cadd7783a7d69837dc2f60e448f156ca03215a0", "patch": "@@ -1,3 +1,9 @@\n+2000-08-22  Alexandre Oliva  <aoliva@redhat.com>\n+\n+\t* invoke.texi (SH Options): Document -m4-nofpu,\n+\t-m4-single-only, -m4-single, -m4, -mbigtable, -mfmovd,\n+\t-mhitachi, -mnomacsave, -misize, -mpadstruct, -mspace.\n+\n 2000-08-22  Joseph S. Myers  <jsm28@cam.ac.uk>\n \n \t* c-common.c (check_format_info): Give the 'some locales' warning"}, {"sha": "b68b14c1a4050af31ae05201436d46e41ec5dd1f", "filename": "gcc/invoke.texi", "status": "modified", "additions": 43, "deletions": 1, "changes": 44, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3cadd7783a7d69837dc2f60e448f156ca03215a0/gcc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3cadd7783a7d69837dc2f60e448f156ca03215a0/gcc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Finvoke.texi?ref=3cadd7783a7d69837dc2f60e448f156ca03215a0", "patch": "@@ -413,7 +413,11 @@ in the following sections.\n -mrelax  -mh -ms -mint32  -malign-300\n \n @emph{SH Options}\n--m1  -m2  -m3  -m3e  -mb  -ml  -mdalign -mrelax\n+-m1  -m2  -m3  -m3e\n+-m4-nofpu  -m4-single-only  -m4-single  -m4\n+-mb  -ml  -mdalign  -mrelax\n+-mbigtable  -mfmovd  -mhitachi  -mnomacsave\n+-misize  -mpadstruct  -mspace\n \n @emph{System V Options}\n -Qy  -Qn  -YP,@var{paths}  -Ym,@var{dir}\n@@ -6657,6 +6661,20 @@ Generate code for the SH3.\n @item -m3e\n Generate code for the SH3e.\n \n+@item -m4-nofpu\n+Generate code for the SH4 without a floating-point unit.\n+\n+@item -m4-single-only\n+Generate code for the SH4 with a floating-point unit that only\n+supports single-precision arithmentic.\n+\n+@item -m4-single\n+Generate code for the SH4 assuming the floating-point unit is in\n+single-precision mode by default.\n+\n+@item -m4\n+Generate code for the SH4.\n+\n @item -mb\n Compile code for the processor in big endian mode.\n \n@@ -6671,6 +6689,30 @@ not work unless you recompile it first with -mdalign.\n @item -mrelax\n Shorten some address references at link time, when possible; uses the\n linker option @samp{-relax}.\n+\n+@item -mbigtable\n+Use 32-bit offsets in @code{switch} tables.  The default is to use\n+16-bit offsets.\n+\n+@item -mfmovd\n+Enable the use of the instruction @code{fmovd}.\n+\n+@item -mhitachi\n+Comply with the calling conventions defined by Hitachi.\n+\n+@item -mnomacsave\n+Mark the @code{MAC} register as call-clobbered, even if\n+@code{-mhitachi} is given.\n+\n+@item -misize\n+Dump instruction size and location in the assembly code.\n+\n+@item -mpadstruct\n+This option is deprecated.  It pads structures to multiple of 4 bytes,\n+which is incompatible with the SH ABI.\n+\n+@item -mspace\n+Optimize for space instead of speed.  Implied by @code{-Os}.\n @end table\n \n @node System V Options"}]}