/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.12.1.454 */
/* Module Version: 6.5 */
/* D:\fpgaTools\latticeDiamond\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n character_ram -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -rdata_width 8 -data_width 8 -num_rows 2048 -cascade -1 -memfile d:/fpga_work/md320-256-70e/character_ram.mem -memformat hex  */
/* Wed Aug 14 11:09:34 2024 */


`timescale 1 ns / 1 ps
module character_ram (WrAddress, RdAddress, Data, WE, RdClock, RdClockEn, 
    Reset, WrClock, WrClockEn, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [7:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [7:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    defparam character_ram_0_0_1.INIT_DATA = "STATIC" ;
    defparam character_ram_0_0_1.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam character_ram_0_0_1.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_0_1.INITVAL_13 = "0x1DE401E8051841E0A0310E05800EE91085D1E60302E040304008A20188870BE8400A80184531CA3E" ;
    defparam character_ram_0_0_1.INITVAL_12 = "0x1FC03130401981008A721EC041C2020AEEF180490405C0889C002000AAC301206120451E4100FE82" ;
    defparam character_ram_0_0_1.INITVAL_11 = "0x01C410605412A1018A5601A9800A411A0831307018AE1000580807E128491004202A800A40418AF3" ;
    defparam character_ram_0_0_1.INITVAL_10 = "0x01C910406F0060F0480E04A8402A701985400A84008100FE4E12E05108040BE0B1FEC01E8040BC25" ;
    defparam character_ram_0_0_1.INITVAL_0F = "0x080E5108021EE520E0E20AE590C058080340427F080D2020250FEC004A800DE0519E8700A8400852" ;
    defparam character_ram_0_0_1.INITVAL_0E = "0x0ACF300818080660BA020AC090C258002071D2390240C0907904050082301F07003E2004A6009C10" ;
    defparam character_ram_0_0_1.INITVAL_0D = "0x0828004A600208412E040BE040A8490C09403801008571F0300920E0BA120C045098970185313C01" ;
    defparam character_ram_0_0_1.INITVAL_0C = "0x01C9008A351F0041C2051D2A10E2D008A4104835198901C2061E0451E0450609C09C530A40403005" ;
    defparam character_ram_0_0_1.INITVAL_0B = "0x100411080504A431200100EE5100520B040092050DE21008E101A0E03A35182300FC9C18A6104801" ;
    defparam character_ram_0_0_1.INITVAL_0A = "0x006170023D0260D00AC2028051080E1E0451E0410A4030121C0065C01A1300AC90905400CF01DE94" ;
    defparam character_ram_0_0_1.INITVAL_09 = "0x06ACC1E60101C3C182700429C13A160045F0C034120E50AE450409C18A65062500121C018CC03A30" ;
    defparam character_ram_0_0_1.INITVAL_08 = "0x1FE400B84413801010751F04C020DF1E40E03A58004501E400020CD1FE20072801DA15048010087E" ;
    defparam character_ram_0_0_1.INITVAL_07 = "0x062700920E090751F0400B0021EAD01E8040BC500028006E4110E201C85B1FEC00B0030209C0665C" ;
    defparam character_ram_0_0_1.INITVAL_06 = "0x018580085F042040AC17018D91006F00835040580806F00AA9060580808412E040A4101BE301D284" ;
    defparam character_ram_0_0_1.INITVAL_05 = "0x012CC0AC941200C06E5C012E11A039100E41CADF1A09E020661E054138301E809082520085D0AA30" ;
    defparam character_ram_0_0_1.INITVAL_04 = "0x09C10092020ACF301E400B821012C404280062700FC9408A200B0401C6EF1283506066128301E8E9" ;
    defparam character_ram_0_0_1.INITVAL_03 = "0x0065806410124040A896128041C2040BAF4012C410E9C060C91985201C7F04403130050A60418AF3" ;
    defparam character_ram_0_0_1.INITVAL_02 = "0x00A800B8441380100815100391004508C9C00A800D2041C20C1661200AB919A251FA210069801CF0" ;
    defparam character_ram_0_0_1.INITVAL_01 = "0x122C00B00E1D2D20AC051849205E80020F41D2040A4031300E120451A4F607C120806C0A6D91004E" ;
    defparam character_ram_0_0_1.INITVAL_00 = "0x0BE600B00C07A15048040B8251E4401BE2600ABF0E0131A23005E7504E0E0B07018EE91C4FD00AEF" ;
    defparam character_ram_0_0_1.CSDECODE_B = "0b000" ;
    defparam character_ram_0_0_1.CSDECODE_A = "0b000" ;
    defparam character_ram_0_0_1.WRITEMODE_B = "NORMAL" ;
    defparam character_ram_0_0_1.WRITEMODE_A = "NORMAL" ;
    defparam character_ram_0_0_1.GSR = "ENABLED" ;
    defparam character_ram_0_0_1.RESETMODE = "ASYNC" ;
    defparam character_ram_0_0_1.REGMODE_B = "NOREG" ;
    defparam character_ram_0_0_1.REGMODE_A = "NOREG" ;
    defparam character_ram_0_0_1.DATA_WIDTH_B = 4 ;
    defparam character_ram_0_0_1.DATA_WIDTH_A = 4 ;
    DP8KC character_ram_0_0_1 (.DIA8(scuba_vlo), .DIA7(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA4(scuba_vlo), .DIA3(Data[3]), .DIA2(Data[2]), 
        .DIA1(Data[1]), .DIA0(Data[0]), .ADA12(WrAddress[10]), .ADA11(WrAddress[9]), 
        .ADA10(WrAddress[8]), .ADA9(WrAddress[7]), .ADA8(WrAddress[6]), 
        .ADA7(WrAddress[5]), .ADA6(WrAddress[4]), .ADA5(WrAddress[3]), .ADA4(WrAddress[2]), 
        .ADA3(WrAddress[1]), .ADA2(WrAddress[0]), .ADA1(scuba_vlo), .ADA0(scuba_vlo), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(scuba_vlo), .CSA0(scuba_vlo), .RSTA(Reset), .DIB8(scuba_vlo), 
        .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), 
        .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), 
        .ADB12(RdAddress[10]), .ADB11(RdAddress[9]), .ADB10(RdAddress[8]), 
        .ADB9(RdAddress[7]), .ADB8(RdAddress[6]), .ADB7(RdAddress[5]), .ADB6(RdAddress[4]), 
        .ADB5(RdAddress[3]), .ADB4(RdAddress[2]), .ADB3(RdAddress[1]), .ADB2(RdAddress[0]), 
        .ADB1(scuba_vlo), .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), 
        .CLKB(RdClock), .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(scuba_vlo), 
        .CSB0(scuba_vlo), .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), 
        .DOA4(), .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB8(), .DOB7(), .DOB6(), 
        .DOB5(), .DOB4(), .DOB3(Q[3]), .DOB2(Q[2]), .DOB1(Q[1]), .DOB0(Q[0]))
             /* synthesis MEM_LPC_FILE="character_ram.lpc" */
             /* synthesis MEM_INIT_FILE="character_ram.mem" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    defparam character_ram_0_1_0.INIT_DATA = "STATIC" ;
    defparam character_ram_0_1_0.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam character_ram_0_1_0.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam character_ram_0_1_0.INITVAL_13 = "0x04C620CE260CC660E4760E46604C660CE660CE270CE270CC720EE6204E660EC6704C62044670CC76" ;
    defparam character_ram_0_1_0.INITVAL_12 = "0x0CC270CC720CC620EC670CC260CC270CC660C4760C4660EE6604C270CC67048260C4770CC620EC42" ;
    defparam character_ram_0_1_0.INITVAL_11 = "0x044660E4670CE720CC6604C6604C660C4660CC7204C660E4660E4660CE760C4670CC620CC260CE66" ;
    defparam character_ram_0_1_0.INITVAL_10 = "0x04C660E46604E760E8220EC670CC720CC7604C6704E620EC660CE260CE270EC260CC620CE260CC77" ;
    defparam character_ram_0_1_0.INITVAL_0F = "0x0E4660CE270CC67084270CE660E4660E4760EC760E4670C4760EC620EC620CC260CC6704C6704C67" ;
    defparam character_ram_0_1_0.INITVAL_0E = "0x0CE6604E660E4660EC270EC270EC6604C260CC760CE220EC660EE720EC720CC720CC620EE620CC62" ;
    defparam character_ram_0_1_0.INITVAL_0D = "0x0EC620EE620C4670CE270EC260CE760C4760CC2604C670CC720E8220CC670C4660CC66044660CC26" ;
    defparam character_ram_0_1_0.INITVAL_0C = "0x04C620CC770CC260CC260CC760CC620CC760EE770CC620CC260C4770C4770C4760EC660CE260CC26" ;
    defparam character_ram_0_1_0.INITVAL_0B = "0x0C4760CE260EE760CE2604C670C4670CC720EC260EC6604C66044260CC760CC720CC660CC760EE26" ;
    defparam character_ram_0_1_0.INITVAL_0A = "0x04E6704C760CA2204C660CE260CE260C4770C4660CE7704E6604E660EC6704C660EE6704C620CC67" ;
    defparam character_ram_0_1_0.INITVAL_09 = "0x0CC660CC24044760CC720EC660CC6604E760C4770C4660CE760C4760CE660CC6704E66044660CC72" ;
    defparam character_ram_0_1_0.INITVAL_08 = "0x0CC720CC770CC2604C670CC760C4660CE260CC7604E670CE720C4260CC720EC4204C660EC2604E26" ;
    defparam character_ram_0_1_0.INITVAL_07 = "0x0EC720E8220EC670CC720CC2206C620CE260CC670EC620E4760CA2204C660CC620CC270C4760EE66" ;
    defparam character_ram_0_1_0.INITVAL_06 = "0x0EC6604E760CC260CE67044660C46604E760E4660E46604C760E4660E4670CE260CE670CC620CC67" ;
    defparam character_ram_0_1_0.INITVAL_05 = "0x04E660EC670CE220EC6604E660C476084270CC660C4760C4660C4660CC720CE270CC6704C660CC72" ;
    defparam character_ram_0_1_0.INITVAL_04 = "0x0CC620EC270CE6604C720CC6604E660EC620EC720CC660CC620CC5204E660CE660E4660CE720CE66" ;
    defparam character_ram_0_1_0.INITVAL_03 = "0x04E660CE620EC260CC670CC260CC260CC6604E670CC660E4270CC6604C760EC270CC260CE260CE66" ;
    defparam character_ram_0_1_0.INITVAL_02 = "0x04C620CC770CC2604C660C4760C4660EC6604C620CC260CC220CC6604C660C4770CC7604E6604C62" ;
    defparam character_ram_0_1_0.INITVAL_01 = "0x0EC620C8220CC670CE260CC670EC620C4670CC260CC270CC260C4660CE660EC670E4660CE660C466" ;
    defparam character_ram_0_1_0.INITVAL_00 = "0x0EC620CC220EC660EC260CC670CE720CC7604C660E4670CC520EC660E8260CC7204C660CE6604C64" ;
    defparam character_ram_0_1_0.CSDECODE_B = "0b000" ;
    defparam character_ram_0_1_0.CSDECODE_A = "0b000" ;
    defparam character_ram_0_1_0.WRITEMODE_B = "NORMAL" ;
    defparam character_ram_0_1_0.WRITEMODE_A = "NORMAL" ;
    defparam character_ram_0_1_0.GSR = "ENABLED" ;
    defparam character_ram_0_1_0.RESETMODE = "ASYNC" ;
    defparam character_ram_0_1_0.REGMODE_B = "NOREG" ;
    defparam character_ram_0_1_0.REGMODE_A = "NOREG" ;
    defparam character_ram_0_1_0.DATA_WIDTH_B = 4 ;
    defparam character_ram_0_1_0.DATA_WIDTH_A = 4 ;
    DP8KC character_ram_0_1_0 (.DIA8(scuba_vlo), .DIA7(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA4(scuba_vlo), .DIA3(Data[7]), .DIA2(Data[6]), 
        .DIA1(Data[5]), .DIA0(Data[4]), .ADA12(WrAddress[10]), .ADA11(WrAddress[9]), 
        .ADA10(WrAddress[8]), .ADA9(WrAddress[7]), .ADA8(WrAddress[6]), 
        .ADA7(WrAddress[5]), .ADA6(WrAddress[4]), .ADA5(WrAddress[3]), .ADA4(WrAddress[2]), 
        .ADA3(WrAddress[1]), .ADA2(WrAddress[0]), .ADA1(scuba_vlo), .ADA0(scuba_vlo), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(scuba_vlo), .CSA0(scuba_vlo), .RSTA(Reset), .DIB8(scuba_vlo), 
        .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), 
        .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), 
        .ADB12(RdAddress[10]), .ADB11(RdAddress[9]), .ADB10(RdAddress[8]), 
        .ADB9(RdAddress[7]), .ADB8(RdAddress[6]), .ADB7(RdAddress[5]), .ADB6(RdAddress[4]), 
        .ADB5(RdAddress[3]), .ADB4(RdAddress[2]), .ADB3(RdAddress[1]), .ADB2(RdAddress[0]), 
        .ADB1(scuba_vlo), .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), 
        .CLKB(RdClock), .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(scuba_vlo), 
        .CSB0(scuba_vlo), .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), 
        .DOA4(), .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB8(), .DOB7(), .DOB6(), 
        .DOB5(), .DOB4(), .DOB3(Q[7]), .DOB2(Q[6]), .DOB1(Q[5]), .DOB0(Q[4]))
             /* synthesis MEM_LPC_FILE="character_ram.lpc" */
             /* synthesis MEM_INIT_FILE="character_ram.mem" */;



    // exemplar begin
    // exemplar attribute character_ram_0_0_1 MEM_LPC_FILE character_ram.lpc
    // exemplar attribute character_ram_0_0_1 MEM_INIT_FILE character_ram.mem
    // exemplar attribute character_ram_0_1_0 MEM_LPC_FILE character_ram.lpc
    // exemplar attribute character_ram_0_1_0 MEM_INIT_FILE character_ram.mem
    // exemplar end

endmodule
