--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X38Y58.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.518 - 1.471)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y114.AQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X30Y93.A5      net (fanout=2)        1.022   system/rst/d25
    SLICE_X30Y93.A       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X38Y58.CE      net (fanout=2)        2.051   system/rst/d25_d25_d_AND_3_o
    SLICE_X38Y58.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (0.767ns logic, 3.073ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.518 - 1.463)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.AQ      Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X30Y93.A4      net (fanout=1)        0.405   system/rst/d25_d
    SLICE_X30Y93.A       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X38Y58.CE      net (fanout=2)        2.051   system/rst/d25_d25_d_AND_3_o
    SLICE_X38Y58.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (0.723ns logic, 2.456ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X30Y122.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.170ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.382 - 1.467)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X30Y115.D5     net (fanout=2)        0.330   system/rst/clkdiv/rst_b
    SLICE_X30Y115.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X30Y122.SR     net (fanout=7)        0.950   system/rst/clkdiv/rst_b_inv
    SLICE_X30Y122.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.170ns (1.890ns logic, 1.280ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X30Y121.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.052ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.382 - 1.467)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X30Y115.D5     net (fanout=2)        0.330   system/rst/clkdiv/rst_b
    SLICE_X30Y115.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X30Y121.SR     net (fanout=7)        0.832   system/rst/clkdiv/rst_b_inv
    SLICE_X30Y121.CLK    Trck                  0.248   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (1.890ns logic, 1.162ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y104.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y104.A5     net (fanout=2)        0.067   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y104.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X94Y110.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y110.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X94Y110.A5     net (fanout=2)        0.080   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X94Y110.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X30Y116.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y116.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X30Y116.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X30Y116.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.222ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X61Y150.A1), 248 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.048ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (0.823 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y128.A3     net (fanout=139)      0.968   system/mac_rx_valid<2>
    SLICE_X84Y128.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.A1     net (fanout=535)      3.281   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/last_busy
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X58Y151.B3     net (fanout=26)       0.784   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X58Y151.COUT   Topcyb                0.404   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01901311
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X58Y152.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X58Y152.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X61Y150.A1     net (fanout=1)        0.709   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X61Y150.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.048ns (1.306ns logic, 5.742ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.986ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (0.823 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y128.A3     net (fanout=139)      0.968   system/mac_rx_valid<2>
    SLICE_X84Y128.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.A1     net (fanout=535)      3.281   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/last_busy
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X58Y151.C3     net (fanout=26)       0.788   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X58Y151.COUT   Topcyc                0.338   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190211
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X58Y152.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X58Y152.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X61Y150.A1     net (fanout=1)        0.709   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X61Y150.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.986ns (1.240ns logic, 5.746ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.980ns (Levels of Logic = 6)
  Clock Path Skew:      -0.139ns (0.823 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y128.A3     net (fanout=139)      0.968   system/mac_rx_valid<2>
    SLICE_X84Y128.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.A1     net (fanout=535)      3.281   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/last_busy
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X58Y150.B3     net (fanout=26)       0.638   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X58Y150.COUT   Topcyb                0.404   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190931
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X58Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X58Y151.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X58Y152.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X58Y152.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X61Y150.A1     net (fanout=1)        0.709   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X61Y150.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.980ns (1.384ns logic, 5.596ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X61Y150.A2), 232 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.823 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y128.A3     net (fanout=139)      0.968   system/mac_rx_valid<2>
    SLICE_X84Y128.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.A1     net (fanout=535)      3.281   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/last_busy
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X58Y151.B3     net (fanout=26)       0.784   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X58Y151.DMUX   Topbd                 0.607   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01901311
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X61Y150.A2     net (fanout=1)        0.597   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X61Y150.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.911ns (1.281ns logic, 5.630ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.890ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (0.823 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y128.A3     net (fanout=139)      0.968   system/mac_rx_valid<2>
    SLICE_X84Y128.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.A1     net (fanout=535)      3.281   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/last_busy
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X58Y150.B3     net (fanout=26)       0.638   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X58Y150.COUT   Topcyb                0.404   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190931
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X58Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X58Y151.DMUX   Tcind                 0.328   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X61Y150.A2     net (fanout=1)        0.597   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X61Y150.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.890ns (1.406ns logic, 5.484ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.878ns (Levels of Logic = 6)
  Clock Path Skew:      -0.139ns (0.823 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y128.A3     net (fanout=139)      0.968   system/mac_rx_valid<2>
    SLICE_X84Y128.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.A1     net (fanout=535)      3.281   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/last_busy
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X58Y149.C1     net (fanout=26)       0.614   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X58Y149.COUT   Topcyc                0.338   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X58Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X58Y150.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X58Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X58Y151.DMUX   Tcind                 0.328   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X61Y150.A2     net (fanout=1)        0.597   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X61Y150.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.878ns (1.418ns logic, 5.460ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119 (SLICE_X62Y152.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.826 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y115.CQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X67Y134.A6     net (fanout=2)        1.925   system/mac_rx_last<2>
    SLICE_X67Y134.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X77Y133.C3     net (fanout=42)       0.945   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X77Y133.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X77Y134.A1     net (fanout=1)        0.580   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X77Y134.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X77Y134.B3     net (fanout=9)        0.366   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X77Y134.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X62Y152.SR     net (fanout=25)       1.942   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X62Y152.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<122>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119
    -------------------------------------------------  ---------------------------
    Total                                      6.880ns (1.122ns logic, 5.758ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (0.826 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.DQ      Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X77Y133.C4     net (fanout=532)      2.601   system/rst_macclk<2>
    SLICE_X77Y133.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X77Y134.A1     net (fanout=1)        0.580   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X77Y134.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X77Y134.B3     net (fanout=9)        0.366   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X77Y134.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X62Y152.SR     net (fanout=25)       1.942   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X62Y152.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<122>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119
    -------------------------------------------------  ---------------------------
    Total                                      6.587ns (1.098ns logic, 5.489ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.735ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.826 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.DQ      Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X77Y134.B2     net (fanout=532)      2.831   system/rst_macclk<2>
    SLICE_X77Y134.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X62Y152.SR     net (fanout=25)       1.942   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X62Y152.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<122>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_119
    -------------------------------------------------  ---------------------------
    Total                                      5.735ns (0.962ns logic, 4.773ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X3Y28.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.422 - 0.268)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y138.CQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<5>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5
    RAMB36_X3Y28.DIADI5     net (fanout=1)        0.274   system/phy_en.phy_ipb_ctrl/udp_if/dia<5>
    RAMB36_X3Y28.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.191ns (-0.083ns logic, 0.274ns route)
                                                          (-43.5% logic, 143.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X3Y28.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.422 - 0.268)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y138.AQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<5>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4
    RAMB36_X3Y28.DIADI4     net (fanout=1)        0.275   system/phy_en.phy_ipb_ctrl/udp_if/dia<4>
    RAMB36_X3Y28.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.192ns (-0.083ns logic, 0.275ns route)
                                                          (-43.2% logic, 143.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X3Y28.ADDRARDADDRU3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.197ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.422 - 0.269)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_0 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X65Y142.AQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/addra<1>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_0
    RAMB36_X3Y28.ADDRARDADDRU3 net (fanout=2)        0.196   system/phy_en.phy_ipb_ctrl/udp_if/addra<0>
    RAMB36_X3Y28.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                             system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.197ns (0.001ns logic, 0.196ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13442 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.613ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100 (SLICE_X81Y110.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.426ns (Levels of Logic = 2)
  Clock Path Skew:      -0.152ns (0.874 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y62.C5      net (fanout=138)      1.288   system/mac_rx_valid<0>
    SLICE_X83Y62.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y71.D2      net (fanout=532)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y71.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y110.CE     net (fanout=27)       2.651   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y110.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<103>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (1.047ns logic, 5.379ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.645ns (Levels of Logic = 2)
  Clock Path Skew:      -0.124ns (0.874 - 0.998)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y62.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X83Y62.C4      net (fanout=1)        0.635   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X83Y62.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y71.D2      net (fanout=532)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y71.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y110.CE     net (fanout=27)       2.651   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y110.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<103>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100
    -------------------------------------------------  ---------------------------
    Total                                      5.645ns (0.919ns logic, 4.726ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.874 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y71.D3      net (fanout=138)      1.152   system/mac_rx_valid<0>
    SLICE_X78Y71.DMUX    Tilo                  0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y110.CE     net (fanout=27)       2.651   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y110.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<103>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_100
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (0.973ns logic, 3.803ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101 (SLICE_X81Y110.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.426ns (Levels of Logic = 2)
  Clock Path Skew:      -0.152ns (0.874 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y62.C5      net (fanout=138)      1.288   system/mac_rx_valid<0>
    SLICE_X83Y62.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y71.D2      net (fanout=532)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y71.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y110.CE     net (fanout=27)       2.651   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y110.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<103>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (1.047ns logic, 5.379ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.645ns (Levels of Logic = 2)
  Clock Path Skew:      -0.124ns (0.874 - 0.998)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y62.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X83Y62.C4      net (fanout=1)        0.635   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X83Y62.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y71.D2      net (fanout=532)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y71.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y110.CE     net (fanout=27)       2.651   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y110.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<103>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101
    -------------------------------------------------  ---------------------------
    Total                                      5.645ns (0.919ns logic, 4.726ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.874 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y71.D3      net (fanout=138)      1.152   system/mac_rx_valid<0>
    SLICE_X78Y71.DMUX    Tilo                  0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y110.CE     net (fanout=27)       2.651   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y110.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<103>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_101
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (0.973ns logic, 3.803ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102 (SLICE_X81Y110.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.426ns (Levels of Logic = 2)
  Clock Path Skew:      -0.152ns (0.874 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y62.C5      net (fanout=138)      1.288   system/mac_rx_valid<0>
    SLICE_X83Y62.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y71.D2      net (fanout=532)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y71.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y110.CE     net (fanout=27)       2.651   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y110.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<103>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (1.047ns logic, 5.379ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.645ns (Levels of Logic = 2)
  Clock Path Skew:      -0.124ns (0.874 - 0.998)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y62.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X83Y62.C4      net (fanout=1)        0.635   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X83Y62.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y71.D2      net (fanout=532)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y71.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y110.CE     net (fanout=27)       2.651   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y110.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<103>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102
    -------------------------------------------------  ---------------------------
    Total                                      5.645ns (0.919ns logic, 4.726ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.874 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y71.D3      net (fanout=138)      1.152   system/mac_rx_valid<0>
    SLICE_X78Y71.DMUX    Tilo                  0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X81Y110.CE     net (fanout=27)       2.651   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X81Y110.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<103>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_102
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (0.973ns logic, 3.803ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/My_IP_addr_24 (SLICE_X56Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/My_IP_addr_block.My_IP_addr_int_24 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/My_IP_addr_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.440 - 0.337)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/My_IP_addr_block.My_IP_addr_int_24 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/My_IP_addr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/My_IP_addr_block.My_IP_addr_int<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/My_IP_addr_block.My_IP_addr_int_24
    SLICE_X56Y79.A6      net (fanout=2)        0.095   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/My_IP_addr_block.My_IP_addr_int<24>
    SLICE_X56Y79.CLK     Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/my_ip_addr_udp<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Mmux_My_IP_addr_block.My_IP_addr_int[31]_IP_addr[31]_mux_11_OUT171
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/My_IP_addr_24
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.039ns logic, 0.095ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X6Y15.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.481 - 0.329)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y76.CQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3
    RAMB36_X6Y15.DIADI3     net (fanout=1)        0.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
    RAMB36_X6Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.198ns (-0.100ns logic, 0.298ns route)
                                                          (-50.5% logic, 150.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X6Y15.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.481 - 0.329)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X97Y76.CQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addra<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea
    RAMB36_X6Y15.WEAL0      net (fanout=8)        0.231   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/wea
    RAMB36_X6Y15.CLKARDCLKL Trckc_WEA   (-Th)     0.127   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.202ns (-0.029ns logic, 0.231ns route)
                                                          (-14.4% logic, 114.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.058ns (Levels of Logic = 1)
  Clock Path Skew:      0.167ns (1.603 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y63.A1      net (fanout=23)       3.879   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y63.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.371   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.058ns (0.808ns logic, 5.250ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.929ns (Levels of Logic = 1)
  Clock Path Skew:      0.167ns (1.603 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y63.A5      net (fanout=22)       2.835   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y63.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.371   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (0.723ns logic, 4.206ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.197ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (1.603 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.741   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (0.456ns logic, 4.741ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y63.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.949ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.484 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y63.A1      net (fanout=23)       3.879   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y63.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y63.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y63.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (0.808ns logic, 4.141ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.484 - 1.436)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y134.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y63.A5      net (fanout=22)       2.835   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y63.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y63.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y63.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (0.723ns logic, 3.097ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X18Y133.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y133.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X18Y133.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_8
    SLICE_X18Y133.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X17Y131.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y131.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X17Y131.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_2
    SLICE_X17Y131.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X17Y132.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y132.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X17Y132.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_6
    SLICE_X17Y132.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6377 paths analyzed, 3075 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.057ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (SLICE_X105Y11.B6), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.590ns (Levels of Logic = 5)
  Clock Path Skew:      -0.432ns (0.868 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA6   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X96Y12.A2      net (fanout=5)        1.391   usr/rx_data<22>
    SLICE_X96Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D2      net (fanout=1)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A2      net (fanout=2)        0.600   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X102Y11.B1     net (fanout=1)        0.732   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X102Y11.B      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_en
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X105Y11.B6     net (fanout=2)        0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X105Y11.CLK    Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0_rstpot1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (0.883ns logic, 3.707ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.432ns (0.868 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA2   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X96Y12.A1      net (fanout=5)        1.377   usr/rx_data<18>
    SLICE_X96Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D2      net (fanout=1)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A2      net (fanout=2)        0.600   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X102Y11.B1     net (fanout=1)        0.732   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X102Y11.B      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_en
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X105Y11.B6     net (fanout=2)        0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X105Y11.CLK    Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0_rstpot1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (0.883ns logic, 3.693ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.392ns (Levels of Logic = 5)
  Clock Path Skew:      -0.432ns (0.868 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA3   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X96Y12.A4      net (fanout=5)        1.193   usr/rx_data<19>
    SLICE_X96Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D2      net (fanout=1)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A2      net (fanout=2)        0.600   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X102Y11.B1     net (fanout=1)        0.732   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X102Y11.B      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_en
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X105Y11.B6     net (fanout=2)        0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X105Y11.CLK    Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0_rstpot1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (0.883ns logic, 3.509ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 (SLICE_X104Y21.A4), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.431ns (Levels of Logic = 5)
  Clock Path Skew:      -0.433ns (0.860 - 1.293)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXDATA1   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i
    SLICE_X103Y23.A1     net (fanout=4)        1.359   usr/rx_data<33>
    SLICE_X103Y23.A      Tilo                  0.068   usr/link_tracking_2_inst/regs_rx_data<3>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X102Y22.D3     net (fanout=1)        0.458   usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X102Y22.D      Tilo                  0.068   usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X101Y21.D1     net (fanout=2)        0.702   usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X101Y21.D      Tilo                  0.068   usr/link_tracking_2_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X105Y21.B2     net (fanout=1)        0.609   usr/link_tracking_2_inst/gtx_rx_mux_inst/N01
    SLICE_X105Y21.B      Tilo                  0.068   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X104Y21.A4     net (fanout=2)        0.417   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X104Y21.CLK    Tas                   0.073   usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0_rstpot1
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (0.886ns logic, 3.545ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.328ns (Levels of Logic = 5)
  Clock Path Skew:      -0.433ns (0.860 - 1.293)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXDATA0   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i
    SLICE_X103Y23.A2     net (fanout=4)        1.256   usr/rx_data<32>
    SLICE_X103Y23.A      Tilo                  0.068   usr/link_tracking_2_inst/regs_rx_data<3>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X102Y22.D3     net (fanout=1)        0.458   usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X102Y22.D      Tilo                  0.068   usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X101Y21.D1     net (fanout=2)        0.702   usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X101Y21.D      Tilo                  0.068   usr/link_tracking_2_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X105Y21.B2     net (fanout=1)        0.609   usr/link_tracking_2_inst/gtx_rx_mux_inst/N01
    SLICE_X105Y21.B      Tilo                  0.068   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X104Y21.A4     net (fanout=2)        0.417   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X104Y21.CLK    Tas                   0.073   usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0_rstpot1
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (0.886ns logic, 3.442ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.203ns (Levels of Logic = 5)
  Clock Path Skew:      -0.433ns (0.860 - 1.293)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXDATA3   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i
    SLICE_X103Y23.A4     net (fanout=4)        1.131   usr/rx_data<35>
    SLICE_X103Y23.A      Tilo                  0.068   usr/link_tracking_2_inst/regs_rx_data<3>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X102Y22.D3     net (fanout=1)        0.458   usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X102Y22.D      Tilo                  0.068   usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X101Y21.D1     net (fanout=2)        0.702   usr/link_tracking_2_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X101Y21.D      Tilo                  0.068   usr/link_tracking_2_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X105Y21.B2     net (fanout=1)        0.609   usr/link_tracking_2_inst/gtx_rx_mux_inst/N01
    SLICE_X105Y21.B      Tilo                  0.068   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X104Y21.A4     net (fanout=2)        0.417   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X104Y21.CLK    Tas                   0.073   usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0_rstpot1
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.886ns logic, 3.317ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1 (SLICE_X102Y11.A6), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.298ns (Levels of Logic = 5)
  Clock Path Skew:      -0.433ns (0.867 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA6   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X96Y12.A2      net (fanout=5)        1.391   usr/rx_data<22>
    SLICE_X96Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D2      net (fanout=1)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A2      net (fanout=2)        0.600   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X102Y11.B1     net (fanout=1)        0.732   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X102Y11.B      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_en
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X102Y11.A6     net (fanout=2)        0.129   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X102Y11.CLK    Tas                   0.030   usr/link_tracking_1_inst/vfat2_rx_en
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1_rstpot
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.843ns logic, 3.455ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.284ns (Levels of Logic = 5)
  Clock Path Skew:      -0.433ns (0.867 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA2   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X96Y12.A1      net (fanout=5)        1.377   usr/rx_data<18>
    SLICE_X96Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D2      net (fanout=1)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A2      net (fanout=2)        0.600   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X102Y11.B1     net (fanout=1)        0.732   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X102Y11.B      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_en
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X102Y11.A6     net (fanout=2)        0.129   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X102Y11.CLK    Tas                   0.030   usr/link_tracking_1_inst/vfat2_rx_en
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1_rstpot
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.843ns logic, 3.441ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.100ns (Levels of Logic = 5)
  Clock Path Skew:      -0.433ns (0.867 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA3   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X96Y12.A4      net (fanout=5)        1.193   usr/rx_data<19>
    SLICE_X96Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D2      net (fanout=1)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X98Y12.D       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A2      net (fanout=2)        0.600   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_557_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X98Y12.A       Tilo                  0.068   usr/link_tracking_1_inst/regs_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X102Y11.B1     net (fanout=1)        0.732   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X102Y11.B      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_en
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X102Y11.A6     net (fanout=2)        0.129   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X102Y11.CLK    Tas                   0.030   usr/link_tracking_1_inst/vfat2_rx_en
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1_rstpot
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (0.843ns logic, 3.257ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X3Y0.DIBDI18), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.561 - 0.407)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y2.DQ         Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<109>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF
    RAMB36_X3Y0.DIBDI18    net (fanout=1)        0.261   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<109>
    RAMB36_X3Y0.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.178ns (-0.083ns logic, 0.261ns route)
                                                         (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X2Y1.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.565 - 0.423)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X32Y3.DMUX       Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<12>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF
    RAMB36_X2Y1.DIBDI8     net (fanout=1)        0.218   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<8>
    RAMB36_X2Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.166ns (-0.052ns logic, 0.218ns route)
                                                         (-31.3% logic, 131.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X3Y3.DIPBDIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.550 - 0.396)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y17.DMUX      Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<65>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF
    RAMB36_X3Y3.DIPBDIP0   net (fanout=1)        0.232   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<61>
    RAMB36_X3Y3.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.180ns (-0.052ns logic, 0.232ns route)
                                                         (-28.9% logic, 128.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X16Y69.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X54Y4.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.975ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X54Y62.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.602ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (3.077 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.B3      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.BMUX    Tilo                  0.186   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X58Y59.B4      net (fanout=1)        0.669   system/ipb_fabric/N36
    SLICE_X58Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y81.B3      net (fanout=4)        2.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y81.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y81.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y81.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X31Y82.D4      net (fanout=7)        0.535   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X31Y82.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X54Y62.SR      net (fanout=15)       2.067   system/sram2_if/sramInterface/_n0147
    SLICE_X54Y62.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.602ns (1.742ns logic, 14.860ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.420ns (Levels of Logic = 8)
  Clock Path Skew:      -0.168ns (3.077 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y67.A1      net (fanout=39)       0.952   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y67.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X58Y59.C1      net (fanout=34)       0.949   system/ipb_fabric/sel<2>
    SLICE_X58Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y81.B3      net (fanout=4)        2.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y81.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y81.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y81.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X31Y82.D4      net (fanout=7)        0.535   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X31Y82.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X54Y62.SR      net (fanout=15)       2.067   system/sram2_if/sramInterface/_n0147
    SLICE_X54Y62.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.420ns (1.556ns logic, 14.864ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.963ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (3.077 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X90Y26.A5      net (fanout=69)       3.261   system/ipb_arb/src<0>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.B3      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.BMUX    Tilo                  0.186   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X58Y59.B4      net (fanout=1)        0.669   system/ipb_fabric/N36
    SLICE_X58Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y81.B3      net (fanout=4)        2.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y81.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y81.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y81.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X31Y82.D4      net (fanout=7)        0.535   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X31Y82.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X54Y62.SR      net (fanout=15)       2.067   system/sram2_if/sramInterface/_n0147
    SLICE_X54Y62.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.963ns (1.742ns logic, 14.221ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X54Y62.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.602ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (3.077 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.B3      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.BMUX    Tilo                  0.186   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X58Y59.B4      net (fanout=1)        0.669   system/ipb_fabric/N36
    SLICE_X58Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y81.B3      net (fanout=4)        2.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y81.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y81.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y81.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X31Y82.D4      net (fanout=7)        0.535   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X31Y82.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X54Y62.SR      net (fanout=15)       2.067   system/sram2_if/sramInterface/_n0147
    SLICE_X54Y62.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.602ns (1.742ns logic, 14.860ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.420ns (Levels of Logic = 8)
  Clock Path Skew:      -0.168ns (3.077 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y67.A1      net (fanout=39)       0.952   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y67.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X58Y59.C1      net (fanout=34)       0.949   system/ipb_fabric/sel<2>
    SLICE_X58Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y81.B3      net (fanout=4)        2.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y81.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y81.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y81.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X31Y82.D4      net (fanout=7)        0.535   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X31Y82.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X54Y62.SR      net (fanout=15)       2.067   system/sram2_if/sramInterface/_n0147
    SLICE_X54Y62.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.420ns (1.556ns logic, 14.864ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.963ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (3.077 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X90Y26.A5      net (fanout=69)       3.261   system/ipb_arb/src<0>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.B3      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.BMUX    Tilo                  0.186   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X58Y59.B4      net (fanout=1)        0.669   system/ipb_fabric/N36
    SLICE_X58Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y81.B3      net (fanout=4)        2.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y81.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y81.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y81.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X31Y82.D4      net (fanout=7)        0.535   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X31Y82.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X54Y62.SR      net (fanout=15)       2.067   system/sram2_if/sramInterface/_n0147
    SLICE_X54Y62.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.963ns (1.742ns logic, 14.221ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_19 (SLICE_X34Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.938ns (Levels of Logic = 9)
  Clock Path Skew:      -0.183ns (3.062 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.B3      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.BMUX    Tilo                  0.186   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X58Y59.B4      net (fanout=1)        0.669   system/ipb_fabric/N36
    SLICE_X58Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y81.B3      net (fanout=4)        2.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y81.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y81.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y81.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X31Y82.D4      net (fanout=7)        0.535   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X31Y82.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y77.SR      net (fanout=15)       1.403   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<18>
                                                       system/sram2_if/sramInterface/DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     15.938ns (1.742ns logic, 14.196ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.756ns (Levels of Logic = 8)
  Clock Path Skew:      -0.183ns (3.062 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y67.A1      net (fanout=39)       0.952   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y67.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X58Y59.C1      net (fanout=34)       0.949   system/ipb_fabric/sel<2>
    SLICE_X58Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y81.B3      net (fanout=4)        2.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y81.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y81.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y81.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X31Y82.D4      net (fanout=7)        0.535   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X31Y82.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y77.SR      net (fanout=15)       1.403   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<18>
                                                       system/sram2_if/sramInterface/DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     15.756ns (1.556ns logic, 14.200ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.299ns (Levels of Logic = 9)
  Clock Path Skew:      -0.183ns (3.062 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X90Y26.A5      net (fanout=69)       3.261   system/ipb_arb/src<0>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.B3      net (fanout=39)       0.624   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y61.BMUX    Tilo                  0.186   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X58Y59.B4      net (fanout=1)        0.669   system/ipb_fabric/N36
    SLICE_X58Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X29Y81.B3      net (fanout=4)        2.497   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X29Y81.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X29Y81.A2      net (fanout=7)        0.605   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X29Y81.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X31Y82.D4      net (fanout=7)        0.535   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X31Y82.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y77.SR      net (fanout=15)       1.403   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<18>
                                                       system/sram2_if/sramInterface/DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     15.299ns (1.742ns logic, 13.557ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_30 (SLICE_X18Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_0 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.704 - 0.599)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_0 to system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y80.AQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_0
    SLICE_X18Y79.A5      net (fanout=12)       0.148   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_0
    SLICE_X18Y79.CLK     Tah         (-Th)     0.101   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<12>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pattern[4]_parallel.pattern[3]_XNOR_25_o1
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (-0.003ns logic, 0.148ns route)
                                                       (-2.1% logic, 102.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_11 (SLICE_X18Y79.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.704 - 0.599)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1 to system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y80.BQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X18Y79.C5      net (fanout=13)       0.137   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X18Y79.CLK     Tah         (-Th)     0.076   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<12>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pattern[2]_parallel.pattern[1]_XNOR_6_o1
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.022ns logic, 0.137ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_8 (SLICE_X19Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_8 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.704 - 0.599)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_8 to system/sram2_if/bist/prbsPatterGenerator/pdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y80.BQ      Tcko                  0.115   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_8
    SLICE_X19Y79.AX      net (fanout=1)        0.149   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
    SLICE_X19Y79.CLK     Tckdi       (-Th)     0.102   system/sram2_if/data_from_bist<11>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_8
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.013ns logic, 0.149ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X16Y69.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34130693 paths analyzed, 16359 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.765ns.
--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_821 (SLICE_X34Y175.SR), 2140 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_821 (FF)
  Requirement:          32.000ns
  Data Path Delay:      25.583ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (1.500 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_821
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y59.C2      net (fanout=39)       0.479   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y59.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X90Y19.C2      net (fanout=6)        2.732   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X90Y19.CMUX    Tilo                  0.225   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X88Y19.D5      net (fanout=1)        0.320   user_ipb_mosi[10]_ipb_strobe
    SLICE_X88Y19.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<15>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X34Y175.SR     net (fanout=243)     13.334   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X34Y175.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<824>
                                                       usr/ipb_test_inst/ipb_ack_821
    -------------------------------------------------  ---------------------------
    Total                                     25.583ns (1.459ns logic, 24.124ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_821 (FF)
  Requirement:          32.000ns
  Data Path Delay:      25.273ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (1.500 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_821
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X60Y52.B5      net (fanout=431)      2.250   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X60Y52.B       Tilo                  0.068   system/ipb_sys_regs/addr_curr<4>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X79Y37.D2      net (fanout=3)        1.995   system/ipb_usr_fabric/GND_364_o_INV_1160_o
    SLICE_X79Y37.D       Tilo                  0.068   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<1>
                                                       system/ipb_usr_fabric/Mmux_n033211
    SLICE_X79Y37.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03321
    SLICE_X79Y37.C       Tilo                  0.068   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<1>
                                                       system/ipb_usr_fabric/Mmux_n033212
    SLICE_X90Y19.C5      net (fanout=66)       1.552   system/ipb_usr_fabric/n0332<0>
    SLICE_X90Y19.CMUX    Tilo                  0.225   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X88Y19.D5      net (fanout=1)        0.320   user_ipb_mosi[10]_ipb_strobe
    SLICE_X88Y19.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<15>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X34Y175.SR     net (fanout=243)     13.334   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X34Y175.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<824>
                                                       usr/ipb_test_inst/ipb_ack_821
    -------------------------------------------------  ---------------------------
    Total                                     25.273ns (1.459ns logic, 23.814ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_821 (FF)
  Requirement:          32.000ns
  Data Path Delay:      25.065ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (1.500 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_821
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X60Y52.B5      net (fanout=431)      2.250   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X60Y52.B       Tilo                  0.068   system/ipb_sys_regs/addr_curr<4>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X72Y39.B2      net (fanout=3)        1.631   system/ipb_usr_fabric/GND_364_o_INV_1160_o
    SLICE_X72Y39.B       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03322
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X72Y39.A6      net (fanout=1)        0.124   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X72Y39.A       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03322
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.C3      net (fanout=44)       2.053   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.CMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X88Y19.D5      net (fanout=1)        0.320   user_ipb_mosi[10]_ipb_strobe
    SLICE_X88Y19.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<15>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X34Y175.SR     net (fanout=243)     13.334   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X34Y175.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<824>
                                                       usr/ipb_test_inst/ipb_ack_821
    -------------------------------------------------  ---------------------------
    Total                                     25.065ns (1.453ns logic, 23.612ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_822 (SLICE_X34Y175.SR), 2140 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_822 (FF)
  Requirement:          32.000ns
  Data Path Delay:      25.583ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (1.500 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_822
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y59.C2      net (fanout=39)       0.479   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y59.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X90Y19.C2      net (fanout=6)        2.732   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X90Y19.CMUX    Tilo                  0.225   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X88Y19.D5      net (fanout=1)        0.320   user_ipb_mosi[10]_ipb_strobe
    SLICE_X88Y19.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<15>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X34Y175.SR     net (fanout=243)     13.334   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X34Y175.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<824>
                                                       usr/ipb_test_inst/ipb_ack_822
    -------------------------------------------------  ---------------------------
    Total                                     25.583ns (1.459ns logic, 24.124ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_822 (FF)
  Requirement:          32.000ns
  Data Path Delay:      25.273ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (1.500 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_822
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X60Y52.B5      net (fanout=431)      2.250   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X60Y52.B       Tilo                  0.068   system/ipb_sys_regs/addr_curr<4>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X79Y37.D2      net (fanout=3)        1.995   system/ipb_usr_fabric/GND_364_o_INV_1160_o
    SLICE_X79Y37.D       Tilo                  0.068   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<1>
                                                       system/ipb_usr_fabric/Mmux_n033211
    SLICE_X79Y37.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03321
    SLICE_X79Y37.C       Tilo                  0.068   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<1>
                                                       system/ipb_usr_fabric/Mmux_n033212
    SLICE_X90Y19.C5      net (fanout=66)       1.552   system/ipb_usr_fabric/n0332<0>
    SLICE_X90Y19.CMUX    Tilo                  0.225   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X88Y19.D5      net (fanout=1)        0.320   user_ipb_mosi[10]_ipb_strobe
    SLICE_X88Y19.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<15>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X34Y175.SR     net (fanout=243)     13.334   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X34Y175.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<824>
                                                       usr/ipb_test_inst/ipb_ack_822
    -------------------------------------------------  ---------------------------
    Total                                     25.273ns (1.459ns logic, 23.814ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_822 (FF)
  Requirement:          32.000ns
  Data Path Delay:      25.065ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (1.500 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_822
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X60Y52.B5      net (fanout=431)      2.250   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X60Y52.B       Tilo                  0.068   system/ipb_sys_regs/addr_curr<4>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X72Y39.B2      net (fanout=3)        1.631   system/ipb_usr_fabric/GND_364_o_INV_1160_o
    SLICE_X72Y39.B       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03322
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X72Y39.A6      net (fanout=1)        0.124   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X72Y39.A       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03322
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.C3      net (fanout=44)       2.053   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.CMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X88Y19.D5      net (fanout=1)        0.320   user_ipb_mosi[10]_ipb_strobe
    SLICE_X88Y19.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<15>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X34Y175.SR     net (fanout=243)     13.334   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X34Y175.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<824>
                                                       usr/ipb_test_inst/ipb_ack_822
    -------------------------------------------------  ---------------------------
    Total                                     25.065ns (1.453ns logic, 23.612ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_823 (SLICE_X34Y175.SR), 2140 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_823 (FF)
  Requirement:          32.000ns
  Data Path Delay:      25.583ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (1.500 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_823
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y59.C2      net (fanout=39)       0.479   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y59.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X90Y19.C2      net (fanout=6)        2.732   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X90Y19.CMUX    Tilo                  0.225   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X88Y19.D5      net (fanout=1)        0.320   user_ipb_mosi[10]_ipb_strobe
    SLICE_X88Y19.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<15>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X34Y175.SR     net (fanout=243)     13.334   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X34Y175.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<824>
                                                       usr/ipb_test_inst/ipb_ack_823
    -------------------------------------------------  ---------------------------
    Total                                     25.583ns (1.459ns logic, 24.124ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_823 (FF)
  Requirement:          32.000ns
  Data Path Delay:      25.273ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (1.500 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_823
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X60Y52.B5      net (fanout=431)      2.250   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X60Y52.B       Tilo                  0.068   system/ipb_sys_regs/addr_curr<4>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X79Y37.D2      net (fanout=3)        1.995   system/ipb_usr_fabric/GND_364_o_INV_1160_o
    SLICE_X79Y37.D       Tilo                  0.068   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<1>
                                                       system/ipb_usr_fabric/Mmux_n033211
    SLICE_X79Y37.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03321
    SLICE_X79Y37.C       Tilo                  0.068   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<1>
                                                       system/ipb_usr_fabric/Mmux_n033212
    SLICE_X90Y19.C5      net (fanout=66)       1.552   system/ipb_usr_fabric/n0332<0>
    SLICE_X90Y19.CMUX    Tilo                  0.225   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X88Y19.D5      net (fanout=1)        0.320   user_ipb_mosi[10]_ipb_strobe
    SLICE_X88Y19.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<15>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X34Y175.SR     net (fanout=243)     13.334   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X34Y175.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<824>
                                                       usr/ipb_test_inst/ipb_ack_823
    -------------------------------------------------  ---------------------------
    Total                                     25.273ns (1.459ns logic, 23.814ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_823 (FF)
  Requirement:          32.000ns
  Data Path Delay:      25.065ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (1.500 - 1.597)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_823
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X60Y52.B5      net (fanout=431)      2.250   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X60Y52.B       Tilo                  0.068   system/ipb_sys_regs/addr_curr<4>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X72Y39.B2      net (fanout=3)        1.631   system/ipb_usr_fabric/GND_364_o_INV_1160_o
    SLICE_X72Y39.B       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03322
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X72Y39.A6      net (fanout=1)        0.124   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X72Y39.A       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03322
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.C3      net (fanout=44)       2.053   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.CMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X88Y19.D5      net (fanout=1)        0.320   user_ipb_mosi[10]_ipb_strobe
    SLICE_X88Y19.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<15>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X34Y175.SR     net (fanout=243)     13.334   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X34Y175.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<824>
                                                       usr/ipb_test_inst/ipb_ack_823
    -------------------------------------------------  ---------------------------
    Total                                     25.065ns (1.453ns logic, 23.612ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X5Y15.ADDRARDADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.544 - 0.393)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y78.AQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0
    RAMB36_X5Y15.ADDRARDADDRL11 net (fanout=16)       0.201   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<0>
    RAMB36_X5Y15.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    --------------------------------------------------------  ---------------------------
    Total                                             0.202ns (0.001ns logic, 0.201ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_613 (SLICE_X14Y161.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_test_inst/ipb_ack_612 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_613 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.708 - 0.602)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_test_inst/ipb_ack_612 to usr/ipb_test_inst/ipb_ack_613
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y159.DQ     Tcko                  0.115   usr/ipb_test_inst/ipb_ack<612>
                                                       usr/ipb_test_inst/ipb_ack_612
    SLICE_X14Y161.AX     net (fanout=1)        0.136   usr/ipb_test_inst/ipb_ack<612>
    SLICE_X14Y161.CLK    Tckdi       (-Th)     0.089   usr/ipb_test_inst/ipb_ack<616>
                                                       usr/ipb_test_inst/ipb_ack_613
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.026ns logic, 0.136ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X5Y15.ADDRARDADDRU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.544 - 0.393)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y78.AQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0
    RAMB36_X5Y15.ADDRARDADDRU11 net (fanout=16)       0.209   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<0>
    RAMB36_X5Y15.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    --------------------------------------------------------  ---------------------------
    Total                                             0.210ns (0.001ns logic, 0.209ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.387ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X43Y63.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.013ns (Levels of Logic = 8)
  Clock Path Skew:      -0.169ns (3.076 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D3      net (fanout=39)       0.669   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A4      net (fanout=33)       2.279   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y38.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y38.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y26.B2      net (fanout=7)        1.103   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y26.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y27.A1      net (fanout=7)        0.758   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y27.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y63.SR      net (fanout=8)        2.048   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y63.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     16.013ns (1.556ns logic, 14.457ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.374ns (Levels of Logic = 8)
  Clock Path Skew:      -0.169ns (3.076 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X90Y26.A5      net (fanout=69)       3.261   system/ipb_arb/src<0>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D3      net (fanout=39)       0.669   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A4      net (fanout=33)       2.279   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y38.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y38.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y26.B2      net (fanout=7)        1.103   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y26.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y27.A1      net (fanout=7)        0.758   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y27.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y63.SR      net (fanout=8)        2.048   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y63.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     15.374ns (1.556ns logic, 13.818ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.746ns (Levels of Logic = 8)
  Clock Path Skew:      -0.194ns (3.076 - 3.270)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y68.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X90Y26.A3      net (fanout=35)       2.677   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D3      net (fanout=39)       0.669   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A4      net (fanout=33)       2.279   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y38.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y38.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y26.B2      net (fanout=7)        1.103   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y26.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y27.A1      net (fanout=7)        0.758   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y27.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y63.SR      net (fanout=8)        2.048   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y63.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.746ns (1.512ns logic, 13.234ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X43Y63.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.013ns (Levels of Logic = 8)
  Clock Path Skew:      -0.169ns (3.076 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D3      net (fanout=39)       0.669   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A4      net (fanout=33)       2.279   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y38.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y38.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y26.B2      net (fanout=7)        1.103   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y26.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y27.A1      net (fanout=7)        0.758   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y27.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y63.SR      net (fanout=8)        2.048   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y63.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     16.013ns (1.556ns logic, 14.457ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.374ns (Levels of Logic = 8)
  Clock Path Skew:      -0.169ns (3.076 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X90Y26.A5      net (fanout=69)       3.261   system/ipb_arb/src<0>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D3      net (fanout=39)       0.669   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A4      net (fanout=33)       2.279   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y38.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y38.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y26.B2      net (fanout=7)        1.103   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y26.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y27.A1      net (fanout=7)        0.758   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y27.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y63.SR      net (fanout=8)        2.048   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y63.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     15.374ns (1.556ns logic, 13.818ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.746ns (Levels of Logic = 8)
  Clock Path Skew:      -0.194ns (3.076 - 3.270)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y68.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X90Y26.A3      net (fanout=35)       2.677   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D3      net (fanout=39)       0.669   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A4      net (fanout=33)       2.279   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y38.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y38.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y26.B2      net (fanout=7)        1.103   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y26.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y27.A1      net (fanout=7)        0.758   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y27.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y63.SR      net (fanout=8)        2.048   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y63.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     14.746ns (1.512ns logic, 13.234ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X43Y63.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.013ns (Levels of Logic = 8)
  Clock Path Skew:      -0.169ns (3.076 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y26.A1      net (fanout=68)       3.900   system/ipb_arb/src<1>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D3      net (fanout=39)       0.669   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A4      net (fanout=33)       2.279   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y38.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y38.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y26.B2      net (fanout=7)        1.103   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y26.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y27.A1      net (fanout=7)        0.758   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y27.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y63.SR      net (fanout=8)        2.048   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y63.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     16.013ns (1.556ns logic, 14.457ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.374ns (Levels of Logic = 8)
  Clock Path Skew:      -0.169ns (3.076 - 3.245)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y60.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X90Y26.A5      net (fanout=69)       3.261   system/ipb_arb/src<0>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D3      net (fanout=39)       0.669   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A4      net (fanout=33)       2.279   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y38.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y38.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y26.B2      net (fanout=7)        1.103   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y26.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y27.A1      net (fanout=7)        0.758   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y27.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y63.SR      net (fanout=8)        2.048   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y63.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     15.374ns (1.556ns logic, 13.818ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.746ns (Levels of Logic = 8)
  Clock Path Skew:      -0.194ns (3.076 - 3.270)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y68.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X90Y26.A3      net (fanout=35)       2.677   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X90Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X61Y59.A1      net (fanout=431)      2.913   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X61Y59.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X61Y59.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X61Y59.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D3      net (fanout=39)       0.669   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y64.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A4      net (fanout=33)       2.279   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y38.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y38.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y38.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X54Y26.B2      net (fanout=7)        1.103   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X54Y26.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y27.A1      net (fanout=7)        0.758   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y27.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y63.SR      net (fanout=8)        2.048   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y63.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     14.746ns (1.512ns logic, 13.234ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_5 (SLICE_X55Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.745 - 0.640)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1 to system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y41.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X55Y39.BX      net (fanout=14)       0.127   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X55Y39.CLK     Tckdi       (-Th)     0.076   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<7>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.022ns logic, 0.127ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_20 (SLICE_X48Y64.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (1.482 - 1.384)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X48Y64.D5      net (fanout=75)       0.313   system/regs_from_ipbus<8><0>
    SLICE_X48Y64.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<20>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram1_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.041ns logic, 0.313ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/CEN_B_O (SLICE_X55Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/control_process.readState_FSM_FFd2 (FF)
  Destination:          system/sram1_if/sramInterface/CEN_B_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/control_process.readState_FSM_FFd2 to system/sram1_if/sramInterface/CEN_B_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y24.BQ      Tcko                  0.098   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
    SLICE_X55Y24.A6      net (fanout=8)        0.049   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
    SLICE_X55Y24.CLK     Tah         (-Th)     0.055   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_26_o112
                                                       system/sram1_if/sramInterface/CEN_B_O
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.043ns logic, 0.049ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X54Y4.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.844ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (SLICE_X59Y85.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.712ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.910 - 0.959)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_15
    SLICE_X63Y95.B2      net (fanout=2)        0.481   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>3
    SLICE_X58Y92.A4      net (fanout=2)        0.674   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>2
    SLICE_X58Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y85.CE      net (fanout=4)        0.766   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y85.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (0.791ns logic, 1.921ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.910 - 0.961)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_9 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_9
    SLICE_X63Y93.D2      net (fanout=2)        0.597   system/gbt_phase_monitoring/sfp_cdce_pm/timer<9>
    SLICE_X63Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>2
    SLICE_X58Y92.A6      net (fanout=2)        0.505   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
    SLICE_X58Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y85.CE      net (fanout=4)        0.766   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y85.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.791ns logic, 1.868ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.641ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.910 - 0.961)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_10
    SLICE_X63Y93.D1      net (fanout=2)        0.579   system/gbt_phase_monitoring/sfp_cdce_pm/timer<10>
    SLICE_X63Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>2
    SLICE_X58Y92.A6      net (fanout=2)        0.505   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
    SLICE_X58Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y85.CE      net (fanout=4)        0.766   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y85.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.791ns logic, 1.850ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (SLICE_X59Y85.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.712ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.910 - 0.959)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_15
    SLICE_X63Y95.B2      net (fanout=2)        0.481   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>3
    SLICE_X58Y92.A4      net (fanout=2)        0.674   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>2
    SLICE_X58Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y85.CE      net (fanout=4)        0.766   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y85.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (0.791ns logic, 1.921ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.910 - 0.961)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_9 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_9
    SLICE_X63Y93.D2      net (fanout=2)        0.597   system/gbt_phase_monitoring/sfp_cdce_pm/timer<9>
    SLICE_X63Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>2
    SLICE_X58Y92.A6      net (fanout=2)        0.505   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
    SLICE_X58Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y85.CE      net (fanout=4)        0.766   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y85.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.791ns logic, 1.868ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.641ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.910 - 0.961)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_10
    SLICE_X63Y93.D1      net (fanout=2)        0.579   system/gbt_phase_monitoring/sfp_cdce_pm/timer<10>
    SLICE_X63Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>2
    SLICE_X58Y92.A6      net (fanout=2)        0.505   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
    SLICE_X58Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y85.CE      net (fanout=4)        0.766   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y85.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.791ns logic, 1.850ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (SLICE_X59Y85.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.712ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.910 - 0.959)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_15
    SLICE_X63Y95.B2      net (fanout=2)        0.481   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>3
    SLICE_X58Y92.A4      net (fanout=2)        0.674   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>2
    SLICE_X58Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y85.CE      net (fanout=4)        0.766   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y85.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (0.791ns logic, 1.921ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.910 - 0.961)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_9 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_9
    SLICE_X63Y93.D2      net (fanout=2)        0.597   system/gbt_phase_monitoring/sfp_cdce_pm/timer<9>
    SLICE_X63Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>2
    SLICE_X58Y92.A6      net (fanout=2)        0.505   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
    SLICE_X58Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y85.CE      net (fanout=4)        0.766   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y85.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.791ns logic, 1.868ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.641ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.910 - 0.961)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_10
    SLICE_X63Y93.D1      net (fanout=2)        0.579   system/gbt_phase_monitoring/sfp_cdce_pm/timer<10>
    SLICE_X63Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>2
    SLICE_X58Y92.A6      net (fanout=2)        0.505   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1717_o<16>1
    SLICE_X58Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y85.CE      net (fanout=4)        0.766   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y85.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.791ns logic, 1.850ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X56Y83.AI      net (fanout=2)        0.102   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X56Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.011ns logic, 0.102ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X56Y84.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X56Y84.BI      net (fanout=4)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.012ns logic, 0.110ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X56Y84.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.CQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X56Y84.CI      net (fanout=4)        0.109   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.013ns logic, 0.109ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.703ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.297ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y86.A4      net (fanout=3)        3.101   user_mac_addr<3>
    SLICE_X24Y86.AMUX    Tilo                  0.190   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X25Y89.SR      net (fanout=2)        0.355   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X25Y89.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (1.247ns logic, 3.456ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y89.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.461ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y86.A4      net (fanout=3)        3.101   user_mac_addr<3>
    SLICE_X24Y86.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X25Y89.CLK     net (fanout=2)        0.610   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.828ns logic, 3.711ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y89.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.982ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.982ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y86.A4      net (fanout=3)        1.327   user_mac_addr<3>
    SLICE_X24Y86.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X25Y89.SR      net (fanout=2)        0.135   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X25Y89.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.520ns logic, 1.462ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y89.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.031ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.031ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y86.A4      net (fanout=3)        1.327   user_mac_addr<3>
    SLICE_X24Y86.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X25Y89.CLK     net (fanout=2)        0.304   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.400ns logic, 1.631ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.527ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X27Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.473ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.527ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y89.A4      net (fanout=3)        2.963   user_mac_addr<2>
    SLICE_X26Y89.AMUX    Tilo                  0.190   system/ip_mac/mac_addr_2_P_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X27Y89.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X27Y89.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (1.185ns logic, 3.342ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X27Y89.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.795ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.205ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y89.A4      net (fanout=3)        2.963   user_mac_addr<2>
    SLICE_X26Y89.A       Tilo                  0.068   system/ip_mac/mac_addr_2_P_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X27Y89.CLK     net (fanout=2)        0.476   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.205ns (0.766ns logic, 3.439ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X27Y89.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.973ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.973ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y89.A4      net (fanout=3)        1.360   user_mac_addr<2>
    SLICE_X26Y89.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_2_P_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X27Y89.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X27Y89.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (0.466ns logic, 1.507ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X27Y89.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.895ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.895ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y89.A4      net (fanout=3)        1.360   user_mac_addr<2>
    SLICE_X26Y89.A       Tilo                  0.034   system/ip_mac/mac_addr_2_P_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X27Y89.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (0.346ns logic, 1.549ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.358ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X28Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.642ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X28Y89.D4      net (fanout=3)        2.979   user_mac_addr<1>
    SLICE_X28Y89.DMUX    Tilo                  0.191   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X28Y89.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X28Y89.CLK     Trck                  0.254   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.139ns logic, 3.219ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X28Y89.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.767ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X28Y89.D4      net (fanout=3)        2.979   user_mac_addr<1>
    SLICE_X28Y89.D       Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X28Y89.CLK     net (fanout=2)        0.492   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.762ns logic, 3.471ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X28Y89.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.906ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.906ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X28Y89.D4      net (fanout=3)        1.372   user_mac_addr<1>
    SLICE_X28Y89.DMUX    Tilo                  0.080   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X28Y89.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X28Y89.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.443ns logic, 1.463ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X28Y89.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.911ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.911ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X28Y89.D4      net (fanout=3)        1.372   user_mac_addr<1>
    SLICE_X28Y89.D       Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X28Y89.CLK     net (fanout=2)        0.196   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.343ns logic, 1.568ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.776ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X27Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.224ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y92.A5      net (fanout=3)        3.163   user_mac_addr<0>
    SLICE_X26Y92.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X27Y92.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X27Y92.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (1.234ns logic, 3.542ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X27Y92.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.536ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y92.A5      net (fanout=3)        3.163   user_mac_addr<0>
    SLICE_X26Y92.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X27Y92.CLK     net (fanout=2)        0.492   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (0.809ns logic, 3.655ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X27Y92.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.023ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.023ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y92.A5      net (fanout=3)        1.373   user_mac_addr<0>
    SLICE_X26Y92.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X27Y92.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X27Y92.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.503ns logic, 1.520ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X27Y92.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.963ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.963ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y92.A5      net (fanout=3)        1.373   user_mac_addr<0>
    SLICE_X26Y92.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X27Y92.CLK     net (fanout=2)        0.207   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (0.383ns logic, 1.580ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.074ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X15Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X14Y37.B2      net (fanout=5)        0.951   system/regs_from_ipbus<11><12>
    SLICE_X14Y37.BMUX    Tilo                  0.205   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X15Y37.SR      net (fanout=2)        0.240   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X15Y37.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.883ns logic, 1.191ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X15Y37.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.236ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.764ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X14Y37.B2      net (fanout=5)        0.951   system/regs_from_ipbus<11><12>
    SLICE_X14Y37.B       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X15Y37.CLK     net (fanout=2)        0.364   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.449ns logic, 1.315ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X15Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X14Y37.B2      net (fanout=5)        0.377   system/regs_from_ipbus<11><12>
    SLICE_X14Y37.BMUX    Tilo                  0.079   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X15Y37.SR      net (fanout=2)        0.091   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X15Y37.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.269ns logic, 0.468ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X15Y37.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.673ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X14Y37.B2      net (fanout=5)        0.377   system/regs_from_ipbus<11><12>
    SLICE_X14Y37.B       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X15Y37.CLK     net (fanout=2)        0.147   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.149ns logic, 0.524ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.480ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X22Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.520ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.480ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y89.D2      net (fanout=3)        3.101   user_mac_addr<1>
    SLICE_X23Y89.DMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X22Y89.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X22Y89.CLK     Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.480ns (1.139ns logic, 3.341ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X22Y89.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.774ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y89.D2      net (fanout=3)        3.101   user_mac_addr<1>
    SLICE_X23Y89.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X22Y89.CLK     net (fanout=2)        0.363   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (0.762ns logic, 3.464ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X22Y89.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.913ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.913ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y89.D2      net (fanout=3)        1.385   user_mac_addr<1>
    SLICE_X23Y89.DMUX    Tilo                  0.074   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X22Y89.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X22Y89.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.437ns logic, 1.476ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X22Y89.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.874ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.874ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y89.D2      net (fanout=3)        1.385   user_mac_addr<1>
    SLICE_X23Y89.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X22Y89.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.343ns logic, 1.531ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.451ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X21Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.549ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X23Y86.D5      net (fanout=3)        2.852   user_mac_addr<3>
    SLICE_X23Y86.DMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X21Y87.SR      net (fanout=2)        0.351   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X21Y87.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.248ns logic, 3.203ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X21Y87.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.954ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.046ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X23Y86.D5      net (fanout=3)        2.852   user_mac_addr<3>
    SLICE_X23Y86.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X21Y87.CLK     net (fanout=2)        0.366   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      4.046ns (0.828ns logic, 3.218ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X21Y87.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.868ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.868ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X23Y86.D5      net (fanout=3)        1.214   user_mac_addr<3>
    SLICE_X23Y86.DMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X21Y87.SR      net (fanout=2)        0.135   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X21Y87.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.519ns logic, 1.349ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X21Y87.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.761ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.761ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X23Y86.D5      net (fanout=3)        1.214   user_mac_addr<3>
    SLICE_X23Y86.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X21Y87.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.400ns logic, 1.361ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.707ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X22Y88.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.293ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X23Y88.A2      net (fanout=3)        3.089   user_mac_addr<2>
    SLICE_X23Y88.AMUX    Tilo                  0.194   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X22Y88.SR      net (fanout=2)        0.472   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X22Y88.CLK     Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (1.146ns logic, 3.561ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X22Y88.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.598ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X23Y88.A2      net (fanout=3)        3.089   user_mac_addr<2>
    SLICE_X23Y88.A       Tilo                  0.068   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X22Y88.CLK     net (fanout=2)        0.547   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (0.766ns logic, 3.636ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X22Y88.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.002ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.002ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X23Y88.A2      net (fanout=3)        1.381   user_mac_addr<2>
    SLICE_X23Y88.AMUX    Tilo                  0.075   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X22Y88.SR      net (fanout=2)        0.180   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X22Y88.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (0.441ns logic, 1.561ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X22Y88.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.989ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.989ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X23Y88.A2      net (fanout=3)        1.381   user_mac_addr<2>
    SLICE_X23Y88.A       Tilo                  0.034   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X22Y88.CLK     net (fanout=2)        0.262   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (0.346ns logic, 1.643ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.665ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X20Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.335ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y92.A5      net (fanout=3)        3.114   user_mac_addr<0>
    SLICE_X22Y92.AMUX    Tilo                  0.196   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X20Y92.SR      net (fanout=2)        0.360   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X20Y92.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.191ns logic, 3.474ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X20Y92.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.703ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.297ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y92.A5      net (fanout=3)        3.114   user_mac_addr<0>
    SLICE_X22Y92.A       Tilo                  0.068   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X20Y92.CLK     net (fanout=2)        0.374   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (0.809ns logic, 3.488ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X20Y92.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.954ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.954ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y92.A5      net (fanout=3)        1.334   user_mac_addr<0>
    SLICE_X22Y92.AMUX    Tilo                  0.079   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X20Y92.SR      net (fanout=2)        0.138   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X20Y92.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.482ns logic, 1.472ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X20Y92.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.876ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.876ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y92.A5      net (fanout=3)        1.334   user_mac_addr<0>
    SLICE_X22Y92.A       Tilo                  0.034   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X20Y92.CLK     net (fanout=2)        0.159   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.383ns logic, 1.493ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.441ns|            0|            0|            0|     34369013|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      6.441ns|            0|            0|         2456|     34366539|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.975ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     25.765ns|          N/A|            0|            0|     34130693|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.387ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.776ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.703ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.527ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.358ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.776ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.074ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.480ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.451ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.707ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.665ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     17.064ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     17.064ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      2.844ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   25.765|         |         |         |
clk125_2_p     |   25.765|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   25.765|         |         |         |
clk125_2_p     |   25.765|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.127|    1.127|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.910|    0.910|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.998|    0.998|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.106|    1.106|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.926|         |         |         |
xpoint1_clk1_p |    5.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.926|         |         |         |
xpoint1_clk1_p |    5.926|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 34467028 paths, 0 nets, and 55984 connections

Design statistics:
   Minimum period:  25.765ns{1}   (Maximum frequency:  38.812MHz)
   Maximum path delay from/to any node:   4.776ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 28 11:13:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 764 MB



