# research.md

### â›“ï¸ Bridge Between Components
- The bridge between components controls transmission speed to match the **slowest device**, while the **fastest device** keeps its regular speed.  
  (e.g., USB hub with mixed-speed devices, or a shared bus).

---

### ğŸš€ DMA (Direct Memory Access)
- DMA is special hardware that allows **peripherals â†” memory data transfer without CPU**.  
- Normally peripherals interrupt the CPU â†’ extra load.  
- With DMA:
  - CPU is free for other tasks.  
  - Transfers are faster and efficient.  
  - Used in **real-time systems**.  
- DMA controller signals CPU only when done (via interrupt).  

---

### âš¡ GPIO Modes
- **OUTPUT** â†’ signal out of microcontroller.  
- **INPUT** â†’ signal into microcontroller.  
- **INPUT PULL-UP** â†’ prevents floating input (internally tied to Vcc with high resistance).  
- **INPUT PULL-DOWN** â†’ tied to GND with high resistance.  
- **HIGH IMPEDANCE (Hi-Z)** â†’ input with no pull-up/down.  
  - Used for shared buses and bidirectional lines.  
  - Prevents interference on unused pins.  

ğŸ’¡ Why Hi-Z?  
- If one device drives HIGH and another LOW â†’ **short circuit ğŸ”¥**.  
- Solution: only master drives the line, others stay Hi-Z (like disconnected).  

---

### ğŸ–§ IÂ²C (Inter-Integrated Circuit)
- Shared bus: **SDA** (data) + **SCL** (clock).  
- **Open-drain outputs**:
  - Devices only pull line LOW (0).  
  - To send HIGH (1) â†’ device releases line (Hi-Z).  
- **Pull-up resistors** keep line HIGH when no device pulls it LOW.  
- Multiple devices share bus â†’ only one talks at a time.  

---

### â±ï¸ Interrupts vs Polling
- **Interrupt** â†’ CPU stops main() flow, runs ISR (interrupt service routine), then resumes main.  
- **Interrupt controller**:  
  - Detects and prioritizes interrupts.  
  - Status register tracks requests.  
  - CPU acknowledges, clears status, and jumps to ISR (via vector table).  

ğŸ”„ **Steps of Interrupt Handling**  
1. Interrupt occurs.  
2. Interrupts disabled + context saved (where code stopped).  
3. ISR executes (CPU jumps to vector table address).  
4. Context restored, interrupts re-enabled, main program resumes.  

- **Polling** â†’ CPU keeps checking in loop if event happened â†’ wastes time.  
- **Interrupts** â†’ CPU only reacts when needed â†’ efficient.  

ğŸ“Œ Terms:  
- **Interrupt latency** â†’ delay from request start to ISR execution.  
- **Interrupt response** â†’ request start to end of ISR.  

---

### â²ï¸ Timers
- Hardware components that **count clock cycles** to measure time or generate events.  
- Clock period = time for one cycle.  
- On overflow â†’ interrupt triggered.  

---

### ğŸ”‰ PWM (Pulse Width Modulation)
- Digital signal rapidly switched ON/OFF to simulate analog control.  
- Controls **motor speed**, **LED brightness**, etc.  
- **Duty cycle** = % of time signal is HIGH in one period.  

---

### ğŸ¤–Basics
- **delay(ms)** â†’ stops everything for given time.  
- Good for simple code.  
- Bad if you want multitasking (e.g., do something every 5s without freezing everything).  
  â†’ Use **timers / millis()** instead of delay().  
