$date
	Tue Dec  1 16:42:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module homework8_a_tb $end
$var wire 1 ! p2y $end
$var wire 1 " p1y $end
$var reg 1 # p1a $end
$var reg 1 $ p1b $end
$var reg 1 % p1c $end
$var reg 1 & p1d $end
$var reg 1 ' p2a $end
$var reg 1 ( p2b $end
$var reg 1 ) p2c $end
$var reg 1 * p2d $end
$scope module DUT $end
$var wire 1 # p1a $end
$var wire 1 $ p1b $end
$var wire 1 % p1c $end
$var wire 1 & p1d $end
$var wire 1 ' p2a $end
$var wire 1 ( p2b $end
$var wire 1 ) p2c $end
$var wire 1 * p2d $end
$var wire 1 ! p2y $end
$var wire 1 " p1y $end
$scope module U0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " y $end
$upscope $end
$scope module U1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 * d $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
0(
0'
1&
1%
1$
1#
0"
1!
$end
#100
1"
1)
1(
0&
0%
#200
0*
#300
1'
1%
#400
