Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
No PseudoColor Visual avaiable, try TrueColor instead
;; ;# Scheme
                                        
                                 Milkyway (TM)
                                        
                Version K-2015.06-SP4 for suse64 - Nov 23, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Loading /import/home/udupi/opt/synopsys/K-2015.06-SP4/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /import/home/udupi/opt/synopsys/K-2015.06-SP4/etc/auxx/tcllib/astro/milkyway.tbc
;; configureWindow 0 "25x24+0+0"
;; configureWindow 0 "25x24+0+0"
Initialization completed
;; configureWindow 0 "25x24+0+0"
;; read_lef
;; setFormField "Read LEF" "Library Name" "NG45"
;; setFormField "Read LEF" "Tech LEF Files" "/import/home/udupi/work/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef"
;; setFormField "Read LEF" "Tech LEF Files" "/import/home/udupi/work/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef"
;; setFormField "Read LEF" "Cell LEF Files" "/import/home/udupi/work/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef"
;; formButton "Read LEF" "advancedOption"

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Tech LEF File "/import/home/udupi/work/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef" ... 

Creating Library (NG45) ...
Set caseSensitive ON.

Capacitance models should be loaded with a TLU+ file later.
Start to load technology file .NangateOpenCellLibrary.tech.lef.tf.
Technology file .NangateOpenCellLibrary.tech.lef.tf has been loaded successfully.

Starting to read LEF file ...
WARNING : Create Layer = poly, assigned layer number = 1
WARNING : Create Layer = active, assigned layer number = 2
Information: More than one layer is with MASTERSLICE type. (MWLEF-061)
WARNING : Create Layer = metal1, assigned layer number = 3
WARNING : Dummy layer active specified
WARNING : Dummy layer poly specified
WARNING : Create Layer = via1, assigned layer number = 4
WARNING : Create Layer = metal2, assigned layer number = 5
WARNING : Create Layer = via2, assigned layer number = 6
WARNING : Create Layer = metal3, assigned layer number = 7
WARNING : Create Layer = via3, assigned layer number = 8
WARNING : Create Layer = metal4, assigned layer number = 9
WARNING : Create Layer = via4, assigned layer number = 10
WARNING : Create Layer = metal5, assigned layer number = 11
WARNING : Create Layer = via5, assigned layer number = 12
WARNING : Create Layer = metal6, assigned layer number = 13
WARNING : Create Layer = via6, assigned layer number = 14
WARNING : Create Layer = metal7, assigned layer number = 15
WARNING : Create Layer = via7, assigned layer number = 16
WARNING : Create Layer = metal8, assigned layer number = 17
WARNING : Create Layer = via8, assigned layer number = 18
WARNING : Create Layer = metal9, assigned layer number = 19
WARNING : Create Layer = via9, assigned layer number = 20
WARNING : Create Layer = metal10, assigned layer number = 21
WARNING : Create Layer = OVERLAP, assigned layer number = 22
WARNING : Overlap layer OVERLAP specified as OverlapCheck
Warning: Skip creating contactCode for some via. Check file "skipped_contactCode_vias.sum" for the complete skipped via list. (MWLEF-070)
Information: Choose site <FreePDK45_38x28_10R_NP_162NW_34O> as unit tile. (MWLIBP-113)

Calling LEF IN API exit handler ...
 Done



>>> Read Cell LEF File "/import/home/udupi/work/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef" ... 



Starting to read LEF file ...
WARNING : GateSite FreePDK45_38x28_10R_NP_162NW_34O already exists in library, and will be overwritten!


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [6 x 6] Fat Wire Table for metal2
Fat condition [0] is less than minWidth on metal2
Using [6 x 6] Fat Wire Table for metal3
Fat condition [0] is less than minWidth on metal3
Using [5 x 5] Fat Wire Table for metal4
Fat condition [0] is less than minWidth on metal4
Using [5 x 5] Fat Wire Table for metal5
Fat condition [0] is less than minWidth on metal5
Using [5 x 5] Fat Wire Table for metal6
Fat condition [0] is less than minWidth on metal6
Using [4 x 4] Fat Wire Table for metal7
Fat condition [0] is less than minWidth on metal7
Using [4 x 4] Fat Wire Table for metal8
Fat condition [0] is less than minWidth on metal8
Using [3 x 3] Fat Wire Table for metal9
Fat condition [0] is less than minWidth on metal9
Using [3 x 3] Fat Wire Table for metal10
Fat condition [0] is less than minWidth on metal10
cutLayer [via1]  --- master via ---> via1_4 
cutLayer [via2]  --- master via ---> via2_8 
cutLayer [via3]  --- master via ---> via3_2 
cutLayer [via4]  --- master via ---> via4_0 
cutLayer [via5]  --- master via ---> via5_0 
cutLayer [via6]  --- master via ---> via6_0 
cutLayer [via7]  --- master via ---> via7_0 
cutLayer [via8]  --- master via ---> via8_0 
cutLayer [via9]  --- master via ---> via9_0 
Total Hash [72] Single Master Vias
Total Hash [0] Array-Master Vias
merge tolerance:
mask 0: route layer 0,   cut layer -1
mask 1: route layer 0,   cut layer 0
mask 2: route layer 0,   cut layer 0
mask 3: route layer 0,   cut layer 500
mask 4: route layer 0,   cut layer 500
mask 5: route layer 0,   cut layer 920
mask 6: route layer 0,   cut layer 920
mask 7: route layer 0,   cut layer 920
mask 8: route layer 0,   cut layer 2560
mask 9: route layer 0,   cut layer 2560
mask 10: route layer 0,   cut layer 5120
mask 11: route layer 0,   cut layer 0
mask 12: route layer 0,   cut layer 0
mask 13: route layer 0,   cut layer 0
mask 14: route layer 0,   cut layer 0
mask 15: route layer 0,   cut layer 0
mask 16: route layer 0,   cut layer 0
mask 17: route layer 0,   cut layer 0
       Processing cell [TINV_X1.CEL] ...
       Processing cell [TLAT_X1.CEL] ...
       Processing cell [XNOR2_X1.CEL] ...
       Processing cell [XNOR2_X2.CEL] ...
       Processing cell [XOR2_X1.CEL] ...
       Processing cell [XOR2_X2.CEL] ...
       Processing cell [OAI22_X1.CEL] ...
       Processing cell [OAI22_X2.CEL] ...
       Processing cell [OAI22_X4.CEL] ...
       Processing cell [OAI33_X1.CEL] ...
       Processing cell [OR2_X1.CEL] ...
       Processing cell [OR2_X2.CEL] ...
       Processing cell [OR2_X4.CEL] ...
       Processing cell [OR3_X1.CEL] ...
       Processing cell [OR3_X2.CEL] ...
       Processing cell [OR3_X4.CEL] ...
       Processing cell [OR4_X1.CEL] ...
       Processing cell [OR4_X2.CEL] ...
       Processing cell [OR4_X4.CEL] ...
       Processing cell [SDFFRS_X1.CEL] ...
       Processing cell [SDFFRS_X2.CEL] ...
       Processing cell [SDFFR_X1.CEL] ...
       Processing cell [SDFFR_X2.CEL] ...
       Processing cell [SDFFS_X1.CEL] ...
       Processing cell [SDFFS_X2.CEL] ...
       Processing cell [SDFF_X1.CEL] ...
       Processing cell [SDFF_X2.CEL] ...
       Processing cell [TBUF_X1.CEL] ...
       Processing cell [TBUF_X16.CEL] ...
       Processing cell [TBUF_X2.CEL] ...
       Processing cell [TBUF_X4.CEL] ...
       Processing cell [TBUF_X8.CEL] ...
       Processing cell [NAND3_X2.CEL] ...
       Processing cell [NAND3_X4.CEL] ...
       Processing cell [NAND4_X1.CEL] ...
       Processing cell [NAND4_X2.CEL] ...
       Processing cell [NAND4_X4.CEL] ...
       Processing cell [NOR2_X1.CEL] ...
       Processing cell [NOR2_X2.CEL] ...
       Processing cell [NOR2_X4.CEL] ...
       Processing cell [NOR3_X1.CEL] ...
       Processing cell [NOR3_X2.CEL] ...
       Processing cell [NOR3_X4.CEL] ...
       Processing cell [NOR4_X1.CEL] ...
       Processing cell [NOR4_X2.CEL] ...
       Processing cell [NOR4_X4.CEL] ...
       Processing cell [OAI211_X1.CEL] ...
       Processing cell [OAI211_X2.CEL] ...
       Processing cell [OAI211_X4.CEL] ...
       Processing cell [OAI21_X1.CEL] ...
       Processing cell [OAI21_X2.CEL] ...
       Processing cell [OAI21_X4.CEL] ...
       Processing cell [OAI221_X1.CEL] ...
       Processing cell [OAI221_X2.CEL] ...
       Processing cell [OAI221_X4.CEL] ...
       Processing cell [OAI222_X1.CEL] ...
       Processing cell [OAI222_X2.CEL] ...
       Processing cell [OAI222_X4.CEL] ...
       Processing cell [DLH_X1.CEL] ...
       Processing cell [DLH_X2.CEL] ...
       Processing cell [DLL_X1.CEL] ...
       Processing cell [DLL_X2.CEL] ...
       Processing cell [FA_X1.CEL] ...
       Processing cell [FILLCELL_X1.CEL] ...
       Processing cell [FILLCELL_X16.CEL] ...
       Processing cell [FILLCELL_X2.CEL] ...
       Processing cell [FILLCELL_X32.CEL] ...
       Processing cell [FILLCELL_X4.CEL] ...
       Processing cell [FILLCELL_X8.CEL] ...
       Processing cell [HA_X1.CEL] ...
       Processing cell [INV_X1.CEL] ...
       Processing cell [INV_X16.CEL] ...
       Processing cell [INV_X2.CEL] ...
       Processing cell [INV_X32.CEL] ...
       Processing cell [INV_X4.CEL] ...
       Processing cell [INV_X8.CEL] ...
       Processing cell [LOGIC0_X1.CEL] ...
       Processing cell [LOGIC1_X1.CEL] ...
       Processing cell [MUX2_X1.CEL] ...
       Processing cell [MUX2_X2.CEL] ...
       Processing cell [NAND2_X1.CEL] ...
       Processing cell [NAND2_X2.CEL] ...
       Processing cell [NAND2_X4.CEL] ...
       Processing cell [NAND3_X1.CEL] ...
       Processing cell [AOI22_X4.CEL] ...
       Processing cell [BUF_X1.CEL] ...
       Processing cell [BUF_X16.CEL] ...
       Processing cell [BUF_X2.CEL] ...
       Processing cell [BUF_X32.CEL] ...
       Processing cell [BUF_X4.CEL] ...
       Processing cell [BUF_X8.CEL] ...
       Processing cell [CLKBUF_X1.CEL] ...
       Processing cell [CLKBUF_X2.CEL] ...
       Processing cell [CLKBUF_X3.CEL] ...
       Processing cell [CLKGATETST_X1.CEL] ...
       Processing cell [CLKGATETST_X2.CEL] ...
       Processing cell [CLKGATETST_X4.CEL] ...
       Processing cell [CLKGATETST_X8.CEL] ...
       Processing cell [CLKGATE_X1.CEL] ...
       Processing cell [CLKGATE_X2.CEL] ...
       Processing cell [CLKGATE_X4.CEL] ...
       Processing cell [CLKGATE_X8.CEL] ...
       Processing cell [DFFRS_X1.CEL] ...
       Processing cell [DFFRS_X2.CEL] ...
       Processing cell [DFFR_X1.CEL] ...
       Processing cell [DFFR_X2.CEL] ...
       Processing cell [DFFS_X1.CEL] ...
       Processing cell [DFFS_X2.CEL] ...
       Processing cell [DFF_X1.CEL] ...
       Processing cell [DFF_X2.CEL] ...
       Processing cell [unitTile.CEL] ...
Skip cell (unitTile) due to cell Type unknown!
       Processing cell [AND2_X1.CEL] ...
       Processing cell [AND2_X2.CEL] ...
       Processing cell [AND2_X4.CEL] ...
       Processing cell [AND3_X1.CEL] ...
       Processing cell [AND3_X2.CEL] ...
       Processing cell [AND3_X4.CEL] ...
       Processing cell [AND4_X1.CEL] ...
       Processing cell [AND4_X2.CEL] ...
       Processing cell [AND4_X4.CEL] ...
       Processing cell [ANTENNA_X1.CEL] ...
       Processing cell [AOI211_X1.CEL] ...
       Processing cell [AOI211_X2.CEL] ...
       Processing cell [AOI211_X4.CEL] ...
       Processing cell [AOI21_X1.CEL] ...
       Processing cell [AOI21_X2.CEL] ...
       Processing cell [AOI21_X4.CEL] ...
       Processing cell [AOI221_X1.CEL] ...
       Processing cell [AOI221_X2.CEL] ...
       Processing cell [AOI221_X4.CEL] ...
       Processing cell [AOI222_X1.CEL] ...
       Processing cell [AOI222_X2.CEL] ...
       Processing cell [AOI222_X4.CEL] ...
       Processing cell [AOI22_X1.CEL] ...
       Processing cell [AOI22_X2.CEL] ...
------ new BPV starts ... -----
Using [6 x 6] Fat Wire Table for metal2
Fat condition [0] is less than minWidth on metal2
Using [6 x 6] Fat Wire Table for metal3
Fat condition [0] is less than minWidth on metal3
Using [5 x 5] Fat Wire Table for metal4
Fat condition [0] is less than minWidth on metal4
Using [5 x 5] Fat Wire Table for metal5
Fat condition [0] is less than minWidth on metal5
Using [5 x 5] Fat Wire Table for metal6
Fat condition [0] is less than minWidth on metal6
Using [4 x 4] Fat Wire Table for metal7
Fat condition [0] is less than minWidth on metal7
Using [4 x 4] Fat Wire Table for metal8
Fat condition [0] is less than minWidth on metal8
Using [3 x 3] Fat Wire Table for metal9
Fat condition [0] is less than minWidth on metal9
Using [3 x 3] Fat Wire Table for metal10
Fat condition [0] is less than minWidth on metal10
cutLayer [via1]  --- master via ---> via1_4 
cutLayer [via2]  --- master via ---> via2_8 
cutLayer [via3]  --- master via ---> via3_2 
cutLayer [via4]  --- master via ---> via4_0 
cutLayer [via5]  --- master via ---> via5_0 
cutLayer [via6]  --- master via ---> via6_0 
cutLayer [via7]  --- master via ---> via7_0 
cutLayer [via8]  --- master via ---> via8_0 
cutLayer [via9]  --- master via ---> via9_0 
Total Hash [72] Single Master Vias
Total Hash [0] Array-Master Vias
merge tolerance:
mask 0: route layer 0,   cut layer -1
mask 1: route layer 0,   cut layer 0
mask 2: route layer 0,   cut layer 0
mask 3: route layer 0,   cut layer 500
mask 4: route layer 0,   cut layer 500
mask 5: route layer 0,   cut layer 920
mask 6: route layer 0,   cut layer 920
mask 7: route layer 0,   cut layer 920
mask 8: route layer 0,   cut layer 2560
mask 9: route layer 0,   cut layer 2560
mask 10: route layer 0,   cut layer 5120
mask 11: route layer 0,   cut layer 0
mask 12: route layer 0,   cut layer 0
mask 13: route layer 0,   cut layer 0
mask 14: route layer 0,   cut layer 0
mask 15: route layer 0,   cut layer 0
mask 16: route layer 0,   cut layer 0
mask 17: route layer 0,   cut layer 0
       Processing cell [TINV_X1.CEL] ...
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   EN,    I,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TINV_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TLAT_X1.CEL] ...
** (Delete Cell) ** (cell name = TLAT_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 11 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    G,    OE,    Q,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TLAT_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [XNOR2_X1.CEL] ...
** (Delete Cell) ** (cell name = XNOR2_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (XNOR2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [XNOR2_X2.CEL] ...
** (Delete Cell) ** (cell name = XNOR2_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (XNOR2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 9
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [XOR2_X1.CEL] ...
** (Delete Cell) ** (cell name = XOR2_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (XOR2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [XOR2_X2.CEL] ...
** (Delete Cell) ** (cell name = XOR2_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (XOR2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI22_X1.CEL] ...
** (Delete Cell) ** (cell name = OAI22_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI22_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI22_X2.CEL] ...
** (Delete Cell) ** (cell name = OAI22_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI22_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI22_X4.CEL] ...
** (Delete Cell) ** (cell name = OAI22_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI22_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI33_X1.CEL] ...
** (Delete Cell) ** (cell name = OAI33_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    B1,    B2,  
   B3,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI33_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR2_X1.CEL] ...
** (Delete Cell) ** (cell name = OR2_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR2_X2.CEL] ...
** (Delete Cell) ** (cell name = OR2_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR2_X4.CEL] ...
** (Delete Cell) ** (cell name = OR2_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR2_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR3_X1.CEL] ...
** (Delete Cell) ** (cell name = OR3_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR3_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR3_X2.CEL] ...
** (Delete Cell) ** (cell name = OR3_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR3_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR3_X4.CEL] ...
** (Delete Cell) ** (cell name = OR3_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR3_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 11
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR4_X1.CEL] ...
** (Delete Cell) ** (cell name = OR4_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR4_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR4_X2.CEL] ...
** (Delete Cell) ** (cell name = OR4_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR4_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR4_X4.CEL] ...
** (Delete Cell) ** (cell name = OR4_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR4_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFRS_X1.CEL] ...
** (Delete Cell) ** (cell name = SDFFRS_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 10 text records
this cell has 21 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SE,    SI,    SN,    VDD,    VSS,  

   ----- Total 10 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFRS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
WARNING :  skip the via-region of pin (Q):
==>       due to too close to the cell boundary
.................. Apply master via: via1_1
WARNING :  skip the via-region of pin (Q):
==>       due to too close to the cell boundary
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 8/8
Total M2 tracks: 28
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFRS_X2.CEL] ...
** (Delete Cell) ** (cell name = SDFFRS_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 10 text records
this cell has 21 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SE,    SI,    SN,    VDD,    VSS,  

   ----- Total 10 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFRS_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 8/8
Total M2 tracks: 30
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFR_X1.CEL] ...
** (Delete Cell) ** (cell name = SDFFR_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 18 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SE,    SI,    VDD,    VSS, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFR_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 24
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFR_X2.CEL] ...
** (Delete Cell) ** (cell name = SDFFR_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 18 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SE,    SI,    VDD,    VSS, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFR_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 25
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFS_X1.CEL] ...
** (Delete Cell) ** (cell name = SDFFS_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 18 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SE,  
   SI,    SN,    VDD,    VSS, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 24
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFS_X2.CEL] ...
** (Delete Cell) ** (cell name = SDFFS_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 18 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SE,  
   SI,    SN,    VDD,    VSS, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFS_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 26
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFF_X1.CEL] ...
** (Delete Cell) ** (cell name = SDFF_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 16 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SE,  
   SI,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 22
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFF_X2.CEL] ...
** (Delete Cell) ** (cell name = SDFF_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 16 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SE,  
   SI,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 23
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X1.CEL] ...
** (Delete Cell) ** (cell name = TBUF_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 7
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X16.CEL] ...
** (Delete Cell) ** (cell name = TBUF_X16, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X16) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 25
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X2.CEL] ...
** (Delete Cell) ** (cell name = TBUF_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X4.CEL] ...
** (Delete Cell) ** (cell name = TBUF_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X8.CEL] ...
** (Delete Cell) ** (cell name = TBUF_X8, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 17
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND3_X2.CEL] ...
** (Delete Cell) ** (cell name = NAND3_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND3_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND3_X4.CEL] ...
** (Delete Cell) ** (cell name = NAND3_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND3_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND4_X1.CEL] ...
** (Delete Cell) ** (cell name = NAND4_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND4_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND4_X2.CEL] ...
** (Delete Cell) ** (cell name = NAND4_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND4_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND4_X4.CEL] ...
** (Delete Cell) ** (cell name = NAND4_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND4_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 17
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR2_X1.CEL] ...
** (Delete Cell) ** (cell name = NOR2_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR2_X2.CEL] ...
** (Delete Cell) ** (cell name = NOR2_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR2_X4.CEL] ...
** (Delete Cell) ** (cell name = NOR2_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR2_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR3_X1.CEL] ...
** (Delete Cell) ** (cell name = NOR3_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR3_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR3_X2.CEL] ...
** (Delete Cell) ** (cell name = NOR3_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR3_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR3_X4.CEL] ...
** (Delete Cell) ** (cell name = NOR3_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR3_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR4_X1.CEL] ...
** (Delete Cell) ** (cell name = NOR4_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR4_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR4_X2.CEL] ...
** (Delete Cell) ** (cell name = NOR4_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR4_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR4_X4.CEL] ...
** (Delete Cell) ** (cell name = NOR4_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR4_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 17
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI211_X1.CEL] ...
** (Delete Cell) ** (cell name = OAI211_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI211_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI211_X2.CEL] ...
** (Delete Cell) ** (cell name = OAI211_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI211_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI211_X4.CEL] ...
** (Delete Cell) ** (cell name = OAI211_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI211_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 17
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI21_X1.CEL] ...
** (Delete Cell) ** (cell name = OAI21_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI21_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI21_X2.CEL] ...
** (Delete Cell) ** (cell name = OAI21_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI21_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI21_X4.CEL] ...
** (Delete Cell) ** (cell name = OAI21_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI21_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI221_X1.CEL] ...
** (Delete Cell) ** (cell name = OAI221_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI221_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI221_X2.CEL] ...
** (Delete Cell) ** (cell name = OAI221_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI221_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI221_X4.CEL] ...
** (Delete Cell) ** (cell name = OAI221_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI221_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI222_X1.CEL] ...
** (Delete Cell) ** (cell name = OAI222_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 11 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI222_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 7
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI222_X2.CEL] ...
** (Delete Cell) ** (cell name = OAI222_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 11 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI222_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI222_X4.CEL] ...
** (Delete Cell) ** (cell name = OAI222_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 13 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI222_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DLH_X1.CEL] ...
** (Delete Cell) ** (cell name = DLH_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    G,    Q,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DLH_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 9
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DLH_X2.CEL] ...
** (Delete Cell) ** (cell name = DLH_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    G,    Q,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DLH_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DLL_X1.CEL] ...
** (Delete Cell) ** (cell name = DLL_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    GN,    Q,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DLL_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 9
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DLL_X2.CEL] ...
** (Delete Cell) ** (cell name = DLL_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    GN,    Q,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DLL_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FA_X1.CEL] ...
** (Delete Cell) ** (cell name = FA_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 13 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    CI,    CO,    S,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FA_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 15
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X1.CEL] ...
** (Delete Cell) ** (cell name = FILLCELL_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X16.CEL] ...
** (Delete Cell) ** (cell name = FILLCELL_X16, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X16) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X2.CEL] ...
** (Delete Cell) ** (cell name = FILLCELL_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X32.CEL] ...
** (Delete Cell) ** (cell name = FILLCELL_X32, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X32) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 32
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X4.CEL] ...
** (Delete Cell) ** (cell name = FILLCELL_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X8.CEL] ...
** (Delete Cell) ** (cell name = FILLCELL_X8, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [HA_X1.CEL] ...
** (Delete Cell) ** (cell name = HA_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    CO,    S,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (HA_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 9
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X1.CEL] ...
** (Delete Cell) ** (cell name = INV_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X16.CEL] ...
** (Delete Cell) ** (cell name = INV_X16, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X16) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X2.CEL] ...
** (Delete Cell) ** (cell name = INV_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X32.CEL] ...
** (Delete Cell) ** (cell name = INV_X32, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X32) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 32
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X4.CEL] ...
** (Delete Cell) ** (cell name = INV_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X8.CEL] ...
** (Delete Cell) ** (cell name = INV_X8, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [LOGIC0_X1.CEL] ...
** (Delete Cell) ** (cell name = LOGIC0_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 3 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS,    Z, 
   ----- Total 3 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (LOGIC0_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 1/1
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [LOGIC1_X1.CEL] ...
** (Delete Cell) ** (cell name = LOGIC1_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 3 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS,    Z, 
   ----- Total 3 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (LOGIC1_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 1/1
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [MUX2_X1.CEL] ...
** (Delete Cell) ** (cell name = MUX2_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    S,    VDD,    VSS,  
   Z, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (MUX2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [MUX2_X2.CEL] ...
** (Delete Cell) ** (cell name = MUX2_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    S,    VDD,    VSS,  
   Z, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (MUX2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND2_X1.CEL] ...
** (Delete Cell) ** (cell name = NAND2_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND2_X2.CEL] ...
** (Delete Cell) ** (cell name = NAND2_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND2_X4.CEL] ...
** (Delete Cell) ** (cell name = NAND2_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND2_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND3_X1.CEL] ...
** (Delete Cell) ** (cell name = NAND3_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND3_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI22_X4.CEL] ...
** (Delete Cell) ** (cell name = AOI22_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI22_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X1.CEL] ...
** (Delete Cell) ** (cell name = BUF_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X16.CEL] ...
** (Delete Cell) ** (cell name = BUF_X16, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X16) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 24
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X2.CEL] ...
** (Delete Cell) ** (cell name = BUF_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X32.CEL] ...
** (Delete Cell) ** (cell name = BUF_X32, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X32) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 48
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X4.CEL] ...
** (Delete Cell) ** (cell name = BUF_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X8.CEL] ...
** (Delete Cell) ** (cell name = BUF_X8, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKBUF_X1.CEL] ...
** (Delete Cell) ** (cell name = CLKBUF_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKBUF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKBUF_X2.CEL] ...
** (Delete Cell) ** (cell name = CLKBUF_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKBUF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKBUF_X3.CEL] ...
** (Delete Cell) ** (cell name = CLKBUF_X3, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKBUF_X3) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATETST_X1.CEL] ...
** (Delete Cell) ** (cell name = CLKGATETST_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    SE,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATETST_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 14
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATETST_X2.CEL] ...
** (Delete Cell) ** (cell name = CLKGATETST_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    SE,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATETST_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 15
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATETST_X4.CEL] ...
** (Delete Cell) ** (cell name = CLKGATETST_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    SE,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATETST_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 19
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATETST_X8.CEL] ...
** (Delete Cell) ** (cell name = CLKGATETST_X8, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    SE,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATETST_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 28
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATE_X1.CEL] ...
** (Delete Cell) ** (cell name = CLKGATE_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATE_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATE_X2.CEL] ...
** (Delete Cell) ** (cell name = CLKGATE_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATE_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATE_X4.CEL] ...
** (Delete Cell) ** (cell name = CLKGATE_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATE_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATE_X8.CEL] ...
** (Delete Cell) ** (cell name = CLKGATE_X8, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATE_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 26
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFRS_X1.CEL] ...
** (Delete Cell) ** (cell name = DFFRS_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 17 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SN,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFRS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_1
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 23
Elapsed =    0:00:01, CPU =    0:00:00
       Processing cell [DFFRS_X2.CEL] ...
** (Delete Cell) ** (cell name = DFFRS_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 17 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SN,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFRS_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 25
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFR_X1.CEL] ...
** (Delete Cell) ** (cell name = DFFR_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 14 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFR_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 19
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFR_X2.CEL] ...
** (Delete Cell) ** (cell name = DFFR_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 14 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFR_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 21
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFS_X1.CEL] ...
** (Delete Cell) ** (cell name = DFFS_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 14 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SN,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 19
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFS_X2.CEL] ...
** (Delete Cell) ** (cell name = DFFS_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 14 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SN,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFS_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 20
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFF_X1.CEL] ...
** (Delete Cell) ** (cell name = DFF_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFF_X2.CEL] ...
** (Delete Cell) ** (cell name = DFF_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 19
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [unitTile.CEL] ...
Skip cell (unitTile) due to cell Type unknown!
       Processing cell [AND2_X1.CEL] ...
** (Delete Cell) ** (cell name = AND2_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND2_X2.CEL] ...
** (Delete Cell) ** (cell name = AND2_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND2_X4.CEL] ...
** (Delete Cell) ** (cell name = AND2_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND2_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND3_X1.CEL] ...
** (Delete Cell) ** (cell name = AND3_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND3_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND3_X2.CEL] ...
** (Delete Cell) ** (cell name = AND3_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND3_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND3_X4.CEL] ...
** (Delete Cell) ** (cell name = AND3_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND3_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 11
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND4_X1.CEL] ...
** (Delete Cell) ** (cell name = AND4_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND4_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND4_X2.CEL] ...
** (Delete Cell) ** (cell name = AND4_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND4_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND4_X4.CEL] ...
** (Delete Cell) ** (cell name = AND4_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND4_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [ANTENNA_X1.CEL] ...
** (Delete Cell) ** (cell name = ANTENNA_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 3 text records
this cell has 3 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS, 
   ----- Total 3 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (ANTENNA_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 1/1
Total M2 tracks: 0
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI211_X1.CEL] ...
** (Delete Cell) ** (cell name = AOI211_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI211_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI211_X2.CEL] ...
** (Delete Cell) ** (cell name = AOI211_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI211_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI211_X4.CEL] ...
** (Delete Cell) ** (cell name = AOI211_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI211_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI21_X1.CEL] ...
** (Delete Cell) ** (cell name = AOI21_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI21_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI21_X2.CEL] ...
** (Delete Cell) ** (cell name = AOI21_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI21_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI21_X4.CEL] ...
** (Delete Cell) ** (cell name = AOI21_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI21_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI221_X1.CEL] ...
** (Delete Cell) ** (cell name = AOI221_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI221_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI221_X2.CEL] ...
** (Delete Cell) ** (cell name = AOI221_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI221_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI221_X4.CEL] ...
** (Delete Cell) ** (cell name = AOI221_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI221_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI222_X1.CEL] ...
** (Delete Cell) ** (cell name = AOI222_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 11 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI222_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 7
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI222_X2.CEL] ...
** (Delete Cell) ** (cell name = AOI222_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI222_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI222_X4.CEL] ...
** (Delete Cell) ** (cell name = AOI222_X4, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 13 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI222_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI22_X1.CEL] ...
** (Delete Cell) ** (cell name = AOI22_X1, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI22_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI22_X2.CEL] ...
** (Delete Cell) ** (cell name = AOI22_X2, view name = FRAM) does not exist.
Warning: To preserve all blockages, the LEF DESIGNRULEWIDTH and SPACING syntax will be skipped. (RT-089)
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI22_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
Cell [TINV_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TINV_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TLAT_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TLAT_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [XNOR2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell XNOR2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [XNOR2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell XNOR2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [XOR2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell XOR2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [XOR2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell XOR2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI22_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI22_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI22_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI22_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI22_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI22_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI33_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI33_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR2_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR2_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR3_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR3_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR3_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR3_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR3_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR3_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR4_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR4_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR4_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR4_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR4_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR4_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFRS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFRS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFRS_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFRS_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFR_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFR_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFR_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFR_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFS_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFS_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X16.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X16.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND3_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND3_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND3_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND3_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND4_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND4_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND4_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND4_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND4_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND4_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR2_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR2_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR3_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR3_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR3_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR3_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR3_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR3_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR4_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR4_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR4_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR4_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR4_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR4_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI211_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI211_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI211_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI211_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI211_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI211_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI21_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI21_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI21_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI21_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI21_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI21_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI221_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI221_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI221_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI221_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI221_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI221_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI222_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI222_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI222_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI222_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI222_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI222_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DLH_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DLH_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DLH_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DLH_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DLL_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DLL_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DLL_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DLL_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FA_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FA_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X16.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X16.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X32.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X32.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [HA_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell HA_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X16.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X16.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X32.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X32.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [LOGIC0_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell LOGIC0_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [LOGIC1_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell LOGIC1_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [MUX2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell MUX2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [MUX2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell MUX2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND2_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND2_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND3_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND3_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI22_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI22_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X16.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X16.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X32.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X32.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKBUF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKBUF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKBUF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKBUF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKBUF_X3.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKBUF_X3.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATETST_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATETST_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATETST_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATETST_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATETST_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATETST_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATETST_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATETST_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATE_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATE_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATE_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATE_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATE_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATE_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATE_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATE_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFRS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFRS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFRS_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFRS_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFR_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFR_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFR_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFR_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFS_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFS_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND2_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND2_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND3_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND3_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND3_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND3_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND3_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND3_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND4_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND4_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND4_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND4_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND4_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND4_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [ANTENNA_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell ANTENNA_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI211_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI211_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI211_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI211_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI211_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI211_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI21_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI21_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI21_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI21_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI21_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI21_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI221_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI221_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI221_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI221_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI221_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI221_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI222_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI222_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI222_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI222_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI222_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI222_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI22_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI22_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI22_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI22_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Marking EEQ ports in each cell.

Load Library settings...

Setting PR boundary ...

Tile Width: 0.190, Tile Height: 1.400.
Set PR Boundary successful.

Setting Multiple P/G property ...


Setting cell property for overlapping row...


Setting GND/POWER polarity ...
134 cells have GROUND on the bottom rail
0 cells have POWER on the bottom rail
Set Ground On Top to FALSE on this library

Defining Wire Track ...

Wire track defined successfully
;; configureWindow 0 "25x24+0+0"
;; configureWindow 0 "25x24+0+0"
;; configureWindow 0 "25x24+0+0"
;; cmDumpTech
command [Dump Technology File] can't nest with [Read LEF]
;; formCancel "Read LEF"
;; cmDumpTech
;; setFormField "Dump Technology File" "Technology File Name" "NG45_NEW.TF"
;; setFormField "Dump Technology File" "Library Name" "NG45"
;; formOK "Dump Technology File"
Technology data dumped to NG45_NEW.TF completely.
;; configureWindow 0 "25x24+0+0"
;; geOpenLib
;; setFormField "Open Library" "Library Name" "NG45"
;; setFormField "Open Library" "open ref library for write" "1"
;; setFormField "Open Library" "read only" "0"
;; formOK "Open Library"
Open library "/import/home/udupi/work/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/Milkyway/NG45" successfully.
;; auExtractBlockagePinVia
;; setFormField "Extract Blockage" "Library Name" "NG45"
;; setFormField "Extract Blockage" "Cell Name" "*"
;; formOK "Extract Blockage"
------ new BPV starts ... -----
Using [6 x 6] Fat Wire Table for metal2
Fat condition [0] is less than minWidth on metal2
Using [6 x 6] Fat Wire Table for metal3
Fat condition [0] is less than minWidth on metal3
Using [5 x 5] Fat Wire Table for metal4
Fat condition [0] is less than minWidth on metal4
Using [5 x 5] Fat Wire Table for metal5
Fat condition [0] is less than minWidth on metal5
Using [5 x 5] Fat Wire Table for metal6
Fat condition [0] is less than minWidth on metal6
Using [4 x 4] Fat Wire Table for metal7
Fat condition [0] is less than minWidth on metal7
Using [4 x 4] Fat Wire Table for metal8
Fat condition [0] is less than minWidth on metal8
Using [3 x 3] Fat Wire Table for metal9
Fat condition [0] is less than minWidth on metal9
Using [3 x 3] Fat Wire Table for metal10
Fat condition [0] is less than minWidth on metal10
cutLayer [via1]  --- master via ---> via1_4 
cutLayer [via2]  --- master via ---> via2_8 
cutLayer [via3]  --- master via ---> via3_2 
cutLayer [via4]  --- master via ---> via4_0 
cutLayer [via5]  --- master via ---> via5_0 
cutLayer [via6]  --- master via ---> via6_0 
cutLayer [via7]  --- master via ---> via7_0 
cutLayer [via8]  --- master via ---> via8_0 
cutLayer [via9]  --- master via ---> via9_0 
Total Hash [72] Single Master Vias
Total Hash [0] Array-Master Vias
merge tolerance:
mask 0: route layer 0,   cut layer -1
mask 1: route layer 0,   cut layer 0
mask 2: route layer 0,   cut layer 0
mask 3: route layer 0,   cut layer 500
mask 4: route layer 0,   cut layer 500
mask 5: route layer 0,   cut layer 920
mask 6: route layer 0,   cut layer 920
mask 7: route layer 0,   cut layer 920
mask 8: route layer 0,   cut layer 2560
mask 9: route layer 0,   cut layer 2560
mask 10: route layer 0,   cut layer 5120
mask 11: route layer 0,   cut layer 0
mask 12: route layer 0,   cut layer 0
mask 13: route layer 0,   cut layer 0
mask 14: route layer 0,   cut layer 0
mask 15: route layer 0,   cut layer 0
mask 16: route layer 0,   cut layer 0
mask 17: route layer 0,   cut layer 0
       Processing cell [TINV_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   EN,    I,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TINV_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TLAT_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 11 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    G,    OE,    Q,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TLAT_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [XNOR2_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (XNOR2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [XNOR2_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (XNOR2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 9
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [XOR2_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (XOR2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [XOR2_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (XOR2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [unitTile.CEL] ...
Warning: Skip generating FRAM view for cell (unitTile) because cell type option is not enable or mis-matched.
   (RT-116)
Skip cell (unitTile) due to cell Type unknown!
       Processing cell [OAI22_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI22_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI22_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI22_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI22_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI22_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI33_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    B1,    B2,  
   B3,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI33_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR2_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR2_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR2_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR2_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR3_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR3_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR3_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR3_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR3_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR3_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 11
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR4_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR4_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR4_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR4_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OR4_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OR4_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFRS_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 10 text records
this cell has 21 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SE,    SI,    SN,    VDD,    VSS,  

   ----- Total 10 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFRS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
WARNING :  skip the via-region of pin (Q):
==>       due to too close to the cell boundary
.................. Apply master via: via1_1
WARNING :  skip the via-region of pin (Q):
==>       due to too close to the cell boundary
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 8/8
Total M2 tracks: 28
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFRS_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 10 text records
this cell has 21 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SE,    SI,    SN,    VDD,    VSS,  

   ----- Total 10 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFRS_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 8/8
Total M2 tracks: 30
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFR_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 18 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SE,    SI,    VDD,    VSS, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFR_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 24
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFR_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 18 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SE,    SI,    VDD,    VSS, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFR_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 25
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFS_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 18 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SE,  
   SI,    SN,    VDD,    VSS, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 24
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFFS_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 18 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SE,  
   SI,    SN,    VDD,    VSS, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFFS_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 26
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFF_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 16 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SE,  
   SI,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 22
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [SDFF_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 16 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SE,  
   SI,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (SDFF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 23
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 7
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X16.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X16) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 25
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [TBUF_X8.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    EN,    VDD,    VSS,    Z,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (TBUF_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 17
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND3_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND3_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND3_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND3_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND4_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND4_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND4_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND4_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND4_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND4_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 17
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR2_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR2_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR2_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR2_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR3_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR3_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR3_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR3_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR3_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR3_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR4_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR4_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR4_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR4_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NOR4_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NOR4_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 17
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI211_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI211_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI211_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI211_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI211_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI211_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 17
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI21_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI21_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI21_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI21_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI21_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI21_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI221_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI221_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI221_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI221_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI221_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI221_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI222_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 11 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI222_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 7
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI222_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 11 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI222_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [OAI222_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 13 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (OAI222_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DLH_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    G,    Q,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DLH_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 9
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DLH_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    G,    Q,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DLH_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DLL_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    GN,    Q,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DLL_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 9
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DLL_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   D,    GN,    Q,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DLL_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FA_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 13 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    CI,    CO,    S,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FA_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 15
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X16.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X16) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X32.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X32) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 32
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [FILLCELL_X8.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 2 text records
this cell has 2 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS, 
   ----- Total 2 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (FILLCELL_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 0/0
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [HA_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    CO,    S,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (HA_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 9
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X16.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X16) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X32.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X32) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 32
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [INV_X8.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    ZN, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (INV_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 8
Elapsed =    0:00:01, CPU =    0:00:00
       Processing cell [LOGIC0_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 3 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS,    Z, 
   ----- Total 3 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (LOGIC0_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 1/1
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [LOGIC1_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 3 text records
this cell has 4 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   VDD,    VSS,    Z, 
   ----- Total 3 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (LOGIC1_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 1/1
Total M2 tracks: 1
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [MUX2_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    S,    VDD,    VSS,  
   Z, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (MUX2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [MUX2_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 9 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    S,    VDD,    VSS,  
   Z, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (MUX2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND2_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND2_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND2_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND2_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [NAND3_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (NAND3_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI22_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI22_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X16.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X16) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 24
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X32.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X32) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 48
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [BUF_X8.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (BUF_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKBUF_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKBUF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 2
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKBUF_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKBUF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKBUF_X3.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 4 text records
this cell has 5 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS,    Z, 
   ----- Total 4 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKBUF_X3) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 2/2
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATETST_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    SE,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATETST_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 14
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATETST_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    SE,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATETST_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 15
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATETST_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    SE,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATETST_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 19
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATETST_X8.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    SE,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATETST_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 28
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATE_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATE_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATE_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATE_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATE_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATE_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [CLKGATE_X8.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    E,    GCK,    VDD,    VSS,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (CLKGATE_X8) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 26
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFRS_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 17 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SN,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFRS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_1
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 23
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFRS_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 17 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SN,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFRS_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 25
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFR_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 14 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFR_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 19
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFR_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 14 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFR_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 21
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFS_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 14 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SN,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 19
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFFS_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 14 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    SN,  
   VDD,    VSS, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFS_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 20
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFF_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFF_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 16
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [DFF_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    VDD,  
   VSS, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFF_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 19
Elapsed =    0:00:01, CPU =    0:00:00
       Processing cell [AND2_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND2_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND2_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND2_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND2_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 5 text records
this cell has 6 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    VDD,    VSS,    ZN,  

   ----- Total 5 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND2_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 3/3
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND3_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND3_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND3_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND3_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND3_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND3_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 11
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND4_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND4_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND4_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND4_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AND4_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    A3,    A4,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AND4_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [ANTENNA_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 3 text records
this cell has 3 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    VDD,    VSS, 
   ----- Total 3 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (ANTENNA_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (A):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 1/1
Total M2 tracks: 0
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI211_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI211_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI211_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI211_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI211_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B,    C1,    C2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI211_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI21_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI21_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 3
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI21_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI21_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 6
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI21_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 6 text records
this cell has 7 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    VDD,    VSS,  
   ZN, 
   ----- Total 6 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI21_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 4/4
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI221_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI221_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 5
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI221_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 10 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI221_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 10
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI221_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A,    B1,    B2,    C1,    C2,  
   VDD,    VSS,    ZN, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI221_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 12
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI222_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 11 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI222_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 7
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI222_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 12 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI222_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI222_X4.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 9 text records
this cell has 13 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    C1,  
   C2,    VDD,    VSS,    ZN, 
   ----- Total 9 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI222_X4) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 7/7
Total M2 tracks: 13
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI22_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI22_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 4
Elapsed =    0:00:00, CPU =    0:00:00
       Processing cell [AOI22_X2.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 7 text records
this cell has 8 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   A1,    A2,    B1,    B2,    VDD,  
   VSS,    ZN, 
   ----- Total 7 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (AOI22_X2) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
.................. Apply master via: via1_0
.................. Apply master via: via1_1
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 5/5
Total M2 tracks: 8
Elapsed =    0:00:00, CPU =    0:00:00
Cell [TINV_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TINV_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TLAT_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TLAT_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [XNOR2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell XNOR2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [XNOR2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell XNOR2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [XOR2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell XOR2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [XOR2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell XOR2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI22_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI22_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI22_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI22_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI22_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI22_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI33_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI33_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR2_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR2_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR3_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR3_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR3_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR3_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR3_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR3_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR4_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR4_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR4_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR4_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OR4_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OR4_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFRS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFRS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFRS_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFRS_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFR_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFR_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFR_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFR_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFFS_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFFS_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [SDFF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell SDFF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X16.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X16.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [TBUF_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell TBUF_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND3_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND3_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND3_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND3_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND4_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND4_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND4_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND4_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND4_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND4_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR2_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR2_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR3_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR3_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR3_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR3_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR3_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR3_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR4_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR4_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR4_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR4_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NOR4_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NOR4_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI211_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI211_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI211_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI211_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI211_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI211_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI21_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI21_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI21_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI21_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI21_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI21_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI221_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI221_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI221_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI221_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI221_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI221_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI222_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI222_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI222_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI222_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [OAI222_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell OAI222_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DLH_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DLH_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DLH_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DLH_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DLL_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DLL_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DLL_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DLL_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FA_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FA_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X16.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X16.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X32.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X32.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [FILLCELL_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell FILLCELL_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [HA_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell HA_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X16.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X16.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X32.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X32.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [INV_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell INV_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [LOGIC0_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell LOGIC0_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [LOGIC1_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell LOGIC1_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [MUX2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell MUX2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [MUX2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell MUX2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND2_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND2_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [NAND3_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell NAND3_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI22_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI22_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X16.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X16.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X32.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X32.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [BUF_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell BUF_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKBUF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKBUF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKBUF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKBUF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKBUF_X3.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKBUF_X3.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATETST_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATETST_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATETST_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATETST_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATETST_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATETST_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATETST_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATETST_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATE_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATE_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATE_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATE_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATE_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATE_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [CLKGATE_X8.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell CLKGATE_X8.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFRS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFRS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFRS_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFRS_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFR_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFR_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFR_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFR_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFFS_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFS_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFF_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFF_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [DFF_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFF_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND2_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND2_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND2_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND2_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND2_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND2_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND3_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND3_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND3_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND3_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND3_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND3_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND4_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND4_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND4_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND4_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AND4_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AND4_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [ANTENNA_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell ANTENNA_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI211_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI211_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI211_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI211_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI211_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI211_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI21_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI21_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI21_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI21_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI21_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI21_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI221_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI221_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI221_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI221_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI221_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI221_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI222_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI222_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI222_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI222_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI222_X4.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI222_X4.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI22_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI22_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Cell [AOI22_X2.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell AOI22_X2.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Marking EEQ ports in each cell.

Load cell settings...
;; configureWindow 0 "25x24+0+0"
;; configureWindow 0 "25x24+0+0"
;; configureWindow 0 "25x24+0+0"
;; configureWindow 0 "25x24+0+0"
;; cmCheckLibrary
Information: The 'cmCheckLibrary' command will become obsolete in the '2011.09' release. Please use 'check_library' instead. (MWUI-997)
;; setFormField "Check Library" "Library Name" "NG45"
;; formOK "Check Library"
Technology data dumped to NG45.tf_checker completely.
Start to load technology file NG45.tf_checker.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 106) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 165) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 224) (TFCHK-012)
Warning: Layer 'metal4' is missing the attribute 'minArea'. (line 282) (TFCHK-012)
Warning: Layer 'metal5' is missing the attribute 'minArea'. (line 340) (TFCHK-012)
Warning: Layer 'metal6' is missing the attribute 'minArea'. (line 398) (TFCHK-012)
Warning: Layer 'metal7' is missing the attribute 'minArea'. (line 455) (TFCHK-012)
Warning: Layer 'metal8' is missing the attribute 'minArea'. (line 512) (TFCHK-012)
Warning: Layer 'metal9' is missing the attribute 'minArea'. (line 568) (TFCHK-012)
Warning: Layer 'metal10' is missing the attribute 'minArea'. (line 624) (TFCHK-012)
Warning: Cut layer 'via1' has a non-cross primary default ContactCode 'via1_4'. (line 642) (TFCHK-092)
Warning: Cut layer 'via2' has a non-cross primary default ContactCode 'via2_8'. (line 732) (TFCHK-092)
Warning: ContactCode 'via4_0' has undefined or zero enclosures. (line 858). (TFCHK-073)
Warning: ContactCode 'via5_0' has undefined or zero enclosures. (line 876). (TFCHK-073)
Warning: ContactCode 'via7_0' has undefined or zero enclosures. (line 912). (TFCHK-073)
Warning: ContactCode 'via9_0' has undefined or zero enclosures. (line 948). (TFCHK-073)
Warning: ContactCode 'Via4Array-0' has undefined or zero enclosures. (line 1366). (TFCHK-073)
Warning: ContactCode 'Via5Array-0' has undefined or zero enclosures. (line 1385). (TFCHK-073)
Warning: ContactCode 'Via7Array-0' has undefined or zero enclosures. (line 1423). (TFCHK-073)
Warning: ContactCode 'Via9Array-0' has undefined or zero enclosures. (line 1461). (TFCHK-073)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1470) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1479) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1488) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1497) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1506) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1515) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1524) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1533) (TFCHK-014)
Warning: Layer 'metal1' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal2' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal3' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal4' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal5' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal6' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal7' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal8' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal9' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal10' attribute 'minEnclosedArea' has a value of 0. (TFCHK-064)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.14 that does not match the doubled pitch 0.28 or tripled pitch 0.42. (TFCHK-050)
Warning: Layer 'metal4' has a pitch 0.28 that does not match the doubled pitch 0.38 or tripled pitch 0.57. (TFCHK-050)
Warning: Layer 'metal6' has a pitch 0.28 that does not match the doubled pitch 0.56 or tripled pitch 0.84. (TFCHK-050)
Warning: Layer 'metal7' has a pitch 0.8 that does not match the doubled pitch 0.56 or tripled pitch 0.84. (TFCHK-050)
Warning: Layer 'metal8' has a pitch 0.8 that does not match the doubled pitch 0.56 or tripled pitch 0.84. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file NG45.tf_checker has been loaded successfully.
The technology file has been dumped to the working directory as 'NG45.tf_checker'.

---------- Begin of Cell DRC ----------

Checking cell TINV_X1.FRAM...................[OK]
Checking cell TLAT_X1.FRAM...................[OK]
Checking cell XNOR2_X1.FRAM..................[OK]
Checking cell XNOR2_X2.FRAM..................[OK]
Checking cell XOR2_X1.FRAM...................[OK]
Checking cell XOR2_X2.FRAM...................[OK]
Checking cell OAI22_X1.FRAM..................[OK]
Checking cell OAI22_X2.FRAM..................[OK]
Checking cell OAI22_X4.FRAM..................[OK]
Checking cell OAI33_X1.FRAM..................[OK]
Checking cell OR2_X1.FRAM....................[OK]
Checking cell OR2_X2.FRAM....................[OK]
Checking cell OR2_X4.FRAM....................[OK]
Checking cell OR3_X1.FRAM....................[OK]
Checking cell OR3_X2.FRAM....................[OK]
Checking cell OR3_X4.FRAM....................[OK]
Checking cell OR4_X1.FRAM....................[OK]
Checking cell OR4_X2.FRAM....................[OK]
Checking cell OR4_X4.FRAM....................[OK]
Checking cell SDFFRS_X1.FRAM.................[OK]
Checking cell SDFFRS_X2.FRAM.................[OK]
Checking cell SDFFR_X1.FRAM..................[OK]
Checking cell SDFFR_X2.FRAM..................[OK]
Checking cell SDFFS_X1.FRAM..................[OK]
Checking cell SDFFS_X2.FRAM..................[OK]
Checking cell SDFF_X1.FRAM...................[OK]
Checking cell SDFF_X2.FRAM...................[OK]
Checking cell TBUF_X1.FRAM...................[OK]
Checking cell TBUF_X16.FRAM..................[OK]
Checking cell TBUF_X2.FRAM...................[OK]
Checking cell TBUF_X4.FRAM...................[OK]
Checking cell TBUF_X8.FRAM...................[OK]
Checking cell NAND3_X2.FRAM..................[OK]
Checking cell NAND3_X4.FRAM..................[OK]
Checking cell NAND4_X1.FRAM..................[OK]
Checking cell NAND4_X2.FRAM..................[OK]
Checking cell NAND4_X4.FRAM..................[OK]
Checking cell NOR2_X1.FRAM...................[OK]
Checking cell NOR2_X2.FRAM...................[OK]
Checking cell NOR2_X4.FRAM...................[OK]
Checking cell NOR3_X1.FRAM...................[OK]
Checking cell NOR3_X2.FRAM...................[OK]
Checking cell NOR3_X4.FRAM...................[OK]
Checking cell NOR4_X1.FRAM...................[OK]
Checking cell NOR4_X2.FRAM...................[OK]
Checking cell NOR4_X4.FRAM...................[OK]
Checking cell OAI211_X1.FRAM.................[OK]
Checking cell OAI211_X2.FRAM.................[OK]
Checking cell OAI211_X4.FRAM.................[OK]
Checking cell OAI21_X1.FRAM..................[OK]
Checking cell OAI21_X2.FRAM..................[OK]
Checking cell OAI21_X4.FRAM..................[OK]
Checking cell OAI221_X1.FRAM.................[OK]
Checking cell OAI221_X2.FRAM.................[OK]
Checking cell OAI221_X4.FRAM.................[OK]
Checking cell OAI222_X1.FRAM.................[OK]
Checking cell OAI222_X2.FRAM.................[OK]
Checking cell OAI222_X4.FRAM.................[OK]
Checking cell DLH_X1.FRAM....................[OK]
Checking cell DLH_X2.FRAM....................[OK]
Checking cell DLL_X1.FRAM....................[OK]
Checking cell DLL_X2.FRAM....................[OK]
Checking cell FA_X1.FRAM.....................[OK]
Checking cell FILLCELL_X1.FRAM...............[OK]
Checking cell FILLCELL_X16.FRAM..............[OK]
Checking cell FILLCELL_X2.FRAM...............[OK]
Checking cell FILLCELL_X32.FRAM..............[OK]
Checking cell FILLCELL_X4.FRAM...............[OK]
Checking cell FILLCELL_X8.FRAM...............[OK]
Checking cell HA_X1.FRAM.....................[OK]
Checking cell INV_X1.FRAM....................[OK]
Checking cell INV_X16.FRAM...................[OK]
Checking cell INV_X2.FRAM....................[OK]
Checking cell INV_X32.FRAM...................[OK]
Checking cell INV_X4.FRAM....................[OK]
Checking cell INV_X8.FRAM....................[OK]
Checking cell LOGIC0_X1.FRAM.................[OK]
Checking cell LOGIC1_X1.FRAM.................[OK]
Checking cell MUX2_X1.FRAM...................[OK]
Checking cell MUX2_X2.FRAM...................[OK]
Checking cell NAND2_X1.FRAM..................[OK]
Checking cell NAND2_X2.FRAM..................[OK]
Checking cell NAND2_X4.FRAM..................[OK]
Checking cell NAND3_X1.FRAM..................[OK]
Checking cell AOI22_X4.FRAM..................[OK]
Checking cell BUF_X1.FRAM....................[OK]
Checking cell BUF_X16.FRAM...................[OK]
Checking cell BUF_X2.FRAM....................[OK]
Checking cell BUF_X32.FRAM...................[OK]
Checking cell BUF_X4.FRAM....................[OK]
Checking cell BUF_X8.FRAM....................[OK]
Checking cell CLKBUF_X1.FRAM.................[OK]
Checking cell CLKBUF_X2.FRAM.................[OK]
Checking cell CLKBUF_X3.FRAM.................[OK]
Checking cell CLKGATETST_X1.FRAM.............[OK]
Checking cell CLKGATETST_X2.FRAM.............[OK]
Checking cell CLKGATETST_X4.FRAM.............[OK]
Checking cell CLKGATETST_X8.FRAM.............[OK]
Checking cell CLKGATE_X1.FRAM................[OK]
Checking cell CLKGATE_X2.FRAM................[OK]
Checking cell CLKGATE_X4.FRAM................[OK]
Checking cell CLKGATE_X8.FRAM................[OK]
Checking cell DFFRS_X1.FRAM..................[OK]
Checking cell DFFRS_X2.FRAM..................[OK]
Checking cell DFFR_X1.FRAM...................[OK]
Checking cell DFFR_X2.FRAM...................[OK]
Checking cell DFFS_X1.FRAM...................[OK]
Checking cell DFFS_X2.FRAM...................[OK]
Checking cell DFF_X1.FRAM....................[OK]
Checking cell DFF_X2.FRAM....................[OK]
Checking cell AND2_X1.FRAM...................[OK]
Checking cell AND2_X2.FRAM...................[OK]
Checking cell AND2_X4.FRAM...................[OK]
Checking cell AND3_X1.FRAM...................[OK]
Checking cell AND3_X2.FRAM...................[OK]
Checking cell AND3_X4.FRAM...................[OK]
Checking cell AND4_X1.FRAM...................[OK]
Checking cell AND4_X2.FRAM...................[OK]
Checking cell AND4_X4.FRAM...................[OK]
Checking cell ANTENNA_X1.FRAM................[OK]
Checking cell AOI211_X1.FRAM.................[OK]
Checking cell AOI211_X2.FRAM.................[OK]
Checking cell AOI211_X4.FRAM.................[OK]
Checking cell AOI21_X1.FRAM..................[OK]
Checking cell AOI21_X2.FRAM..................[OK]
Checking cell AOI21_X4.FRAM..................[OK]
Checking cell AOI221_X1.FRAM.................[OK]
Checking cell AOI221_X2.FRAM.................[OK]
Checking cell AOI221_X4.FRAM.................[OK]
Checking cell AOI222_X1.FRAM.................[OK]
Checking cell AOI222_X2.FRAM.................[OK]
Checking cell AOI222_X4.FRAM.................[OK]
Checking cell AOI22_X1.FRAM..................[OK]
Checking cell AOI22_X2.FRAM..................[OK]

Total of 134 cells scanned, including
                    0 Macro cells
                    0 Module cells
                    0 IOPad cells
                  134 Standard cells
                    0 Cover cells
                    0 DoubleHeightStd cells
                    0 CornerPad cells

Total of 0 scanned cells failed DRC.

Elapsed =    0:00:16, CPU =    0:00:00

---------- End of Cell DRC ----------

;; auExtractBlockagePinVia
;; formButton "Extract Blockage" "extractPin"
;; formCancel "Extract Blockage"
;; cmCheckLibrary
Information: The 'cmCheckLibrary' command will become obsolete in the '2011.09' release. Please use 'check_library' instead. (MWUI-997)
;; formOK "Check Library"
Technology data dumped to NG45.tf_checker completely.
Error: Technology section is missing the attribute 'lengthPrecision'. (line 9) (TFCHK-011)
The technology file has been dumped to the working directory as 'NG45.tf_checker'.

---------- Begin of Cell DRC ----------

Checking cell TINV_X1.FRAM...................[OK]
Checking cell TLAT_X1.FRAM...................[OK]
Checking cell XNOR2_X1.FRAM..................[OK]
Checking cell XNOR2_X2.FRAM..................[OK]
Checking cell XOR2_X1.FRAM...................[OK]
Checking cell XOR2_X2.FRAM...................[OK]
Checking cell OAI22_X1.FRAM..................[OK]
Checking cell OAI22_X2.FRAM..................[OK]
Checking cell OAI22_X4.FRAM..................[OK]
Checking cell OAI33_X1.FRAM..................[OK]
Checking cell OR2_X1.FRAM....................[OK]
Checking cell OR2_X2.FRAM....................[OK]
Checking cell OR2_X4.FRAM....................[OK]
Checking cell OR3_X1.FRAM....................[OK]
Checking cell OR3_X2.FRAM....................[OK]
Checking cell OR3_X4.FRAM....................[OK]
Checking cell OR4_X1.FRAM....................[OK]
Checking cell OR4_X2.FRAM....................[OK]
Checking cell OR4_X4.FRAM....................[OK]
Checking cell SDFFRS_X1.FRAM.................[OK]
Checking cell SDFFRS_X2.FRAM.................[OK]
Checking cell SDFFR_X1.FRAM..................[OK]
Checking cell SDFFR_X2.FRAM..................[OK]
Checking cell SDFFS_X1.FRAM..................[OK]
Checking cell SDFFS_X2.FRAM..................[OK]
Checking cell SDFF_X1.FRAM...................[OK]
Checking cell SDFF_X2.FRAM...................[OK]
Checking cell TBUF_X1.FRAM...................[OK]
Checking cell TBUF_X16.FRAM..................[OK]
Checking cell TBUF_X2.FRAM...................[OK]
Checking cell TBUF_X4.FRAM...................[OK]
Checking cell TBUF_X8.FRAM...................[OK]
Checking cell NAND3_X2.FRAM..................[OK]
Checking cell NAND3_X4.FRAM..................[OK]
Checking cell NAND4_X1.FRAM..................[OK]
Checking cell NAND4_X2.FRAM..................[OK]
Checking cell NAND4_X4.FRAM..................[OK]
Checking cell NOR2_X1.FRAM...................[OK]
Checking cell NOR2_X2.FRAM...................[OK]
Checking cell NOR2_X4.FRAM...................[OK]
Checking cell NOR3_X1.FRAM...................[OK]
Checking cell NOR3_X2.FRAM...................[OK]
Checking cell NOR3_X4.FRAM...................[OK]
Checking cell NOR4_X1.FRAM...................[OK]
Checking cell NOR4_X2.FRAM...................[OK]
Checking cell NOR4_X4.FRAM...................[OK]
Checking cell OAI211_X1.FRAM.................[OK]
Checking cell OAI211_X2.FRAM.................[OK]
Checking cell OAI211_X4.FRAM.................[OK]
Checking cell OAI21_X1.FRAM..................[OK]
Checking cell OAI21_X2.FRAM..................[OK]
Checking cell OAI21_X4.FRAM..................[OK]
Checking cell OAI221_X1.FRAM.................[OK]
Checking cell OAI221_X2.FRAM.................[OK]
Checking cell OAI221_X4.FRAM.................[OK]
Checking cell OAI222_X1.FRAM.................[OK]
Checking cell OAI222_X2.FRAM.................[OK]
Checking cell OAI222_X4.FRAM.................[OK]
Checking cell DLH_X1.FRAM....................[OK]
Checking cell DLH_X2.FRAM....................[OK]
Checking cell DLL_X1.FRAM....................[OK]
Checking cell DLL_X2.FRAM....................[OK]
Checking cell FA_X1.FRAM.....................[OK]
Checking cell FILLCELL_X1.FRAM...............[OK]
Checking cell FILLCELL_X16.FRAM..............[OK]
Checking cell FILLCELL_X2.FRAM...............[OK]
Checking cell FILLCELL_X32.FRAM..............[OK]
Checking cell FILLCELL_X4.FRAM...............[OK]
Checking cell FILLCELL_X8.FRAM...............[OK]
Checking cell HA_X1.FRAM.....................[OK]
Checking cell INV_X1.FRAM....................[OK]
Checking cell INV_X16.FRAM...................[OK]
Checking cell INV_X2.FRAM....................[OK]
Checking cell INV_X32.FRAM...................[OK]
Checking cell INV_X4.FRAM....................[OK]
Checking cell INV_X8.FRAM....................[OK]
Checking cell LOGIC0_X1.FRAM.................[OK]
Checking cell LOGIC1_X1.FRAM.................[OK]
Checking cell MUX2_X1.FRAM...................[OK]
Checking cell MUX2_X2.FRAM...................[OK]
Checking cell NAND2_X1.FRAM..................[OK]
Checking cell NAND2_X2.FRAM..................[OK]
Checking cell NAND2_X4.FRAM..................[OK]
Checking cell NAND3_X1.FRAM..................[OK]
Checking cell AOI22_X4.FRAM..................[OK]
Checking cell BUF_X1.FRAM....................[OK]
Checking cell BUF_X16.FRAM...................[OK]
Checking cell BUF_X2.FRAM....................[OK]
Checking cell BUF_X32.FRAM...................[OK]
Checking cell BUF_X4.FRAM....................[OK]
Checking cell BUF_X8.FRAM....................[OK]
Checking cell CLKBUF_X1.FRAM.................[OK]
Checking cell CLKBUF_X2.FRAM.................[OK]
Checking cell CLKBUF_X3.FRAM.................[OK]
Checking cell CLKGATETST_X1.FRAM.............[OK]
Checking cell CLKGATETST_X2.FRAM.............[OK]
Checking cell CLKGATETST_X4.FRAM.............[OK]
Checking cell CLKGATETST_X8.FRAM.............[OK]
Checking cell CLKGATE_X1.FRAM................[OK]
Checking cell CLKGATE_X2.FRAM................[OK]
Checking cell CLKGATE_X4.FRAM................[OK]
Checking cell CLKGATE_X8.FRAM................[OK]
Checking cell DFFRS_X1.FRAM..................[OK]
Checking cell DFFRS_X2.FRAM..................[OK]
Checking cell DFFR_X1.FRAM...................[OK]
Checking cell DFFR_X2.FRAM...................[OK]
Checking cell DFFS_X1.FRAM...................[OK]
Checking cell DFFS_X2.FRAM...................[OK]
Checking cell DFF_X1.FRAM....................[OK]
Checking cell DFF_X2.FRAM....................[OK]
Checking cell AND2_X1.FRAM...................[OK]
Checking cell AND2_X2.FRAM...................[OK]
Checking cell AND2_X4.FRAM...................[OK]
Checking cell AND3_X1.FRAM...................[OK]
Checking cell AND3_X2.FRAM...................[OK]
Checking cell AND3_X4.FRAM...................[OK]
Checking cell AND4_X1.FRAM...................[OK]
Checking cell AND4_X2.FRAM...................[OK]
Checking cell AND4_X4.FRAM...................[OK]
Checking cell ANTENNA_X1.FRAM................[OK]
Checking cell AOI211_X1.FRAM.................[OK]
Checking cell AOI211_X2.FRAM.................[OK]
Checking cell AOI211_X4.FRAM.................[OK]
Checking cell AOI21_X1.FRAM..................[OK]
Checking cell AOI21_X2.FRAM..................[OK]
Checking cell AOI21_X4.FRAM..................[OK]
Checking cell AOI221_X1.FRAM.................[OK]
Checking cell AOI221_X2.FRAM.................[OK]
Checking cell AOI221_X4.FRAM.................[OK]
Checking cell AOI222_X1.FRAM.................[OK]
Checking cell AOI222_X2.FRAM.................[OK]
Checking cell AOI222_X4.FRAM.................[OK]
Checking cell AOI22_X1.FRAM..................[OK]
Checking cell AOI22_X2.FRAM..................[OK]

Total of 134 cells scanned, including
                    0 Macro cells
                    0 Module cells
                    0 IOPad cells
                  134 Standard cells
                    0 Cover cells
                    0 DoubleHeightStd cells
                    0 CornerPad cells

Total of 0 scanned cells failed DRC.

Elapsed =    0:00:21, CPU =    0:00:00

---------- End of Cell DRC ----------

;; configureWindow 0 "25x24+0+0"
;; configureWindow 0 "25x24+0+0"
;; cmDumpTech
;; setFormField "Dump Technology File" "Technology File Name" "NG45_NEW.tf"
;; formOK "Dump Technology File"
Technology data dumped to NG45_NEW.tf completely.
;; configureWindow 0 "25x24+0+0"
;; cmDumpTech
;; formOK "Dump Technology File"
Technology data dumped to NG45_NEW.tf completely.
;; configureWindow 0 "25x24+0+0"
;; cmDumpTLUPlus
;; setFormField "Dump TLU+ File" "TLU+ File Name" "NG45_new.tlu"
;; formOK "Dump TLU+ File"
INFO: comboITF is not found in the lib
ERROR : TLU+ is not found in the lib
Fail to execute command
;; formCancel "Dump TLU+ File"
;; geOpenLib
Library already open.
;; read_lef
;; setFormField "Read LEF" "Overwrite Existing Technology" "1"
;; setFormField "Read LEF" "Cell Options" "Overwrite Existing Cell"
;; configureWindow 0 "25x24+0+0"
;; formOK "Read LEF"

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Tech LEF File "/import/home/udupi/work/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef" ... 
Backup existing technology info ...
Technology data dumped to NG45.tf_replaced completely.
Start to load technology file .NangateOpenCellLibrary.tech.lef.tf.
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file .NangateOpenCellLibrary.tech.lef.tf has been loaded successfully.

Starting to read LEF file ...
WARNING : Create Layer = poly, assigned layer number = 1
WARNING : Create Layer = active, assigned layer number = 2
Information: More than one layer is with MASTERSLICE type. (MWLEF-061)
WARNING : Create Layer = metal1, assigned layer number = 3
WARNING : Dummy layer active specified
WARNING : Dummy layer poly specified
WARNING : Create Layer = via1, assigned layer number = 4
WARNING : Create Layer = metal2, assigned layer number = 5
WARNING : Create Layer = via2, assigned layer number = 6
WARNING : Create Layer = metal3, assigned layer number = 7
WARNING : Create Layer = via3, assigned layer number = 8
WARNING : Create Layer = metal4, assigned layer number = 9
WARNING : Create Layer = via4, assigned layer number = 10
WARNING : Create Layer = metal5, assigned layer number = 11
WARNING : Create Layer = via5, assigned layer number = 12
WARNING : Create Layer = metal6, assigned layer number = 13
WARNING : Create Layer = via6, assigned layer number = 14
WARNING : Create Layer = metal7, assigned layer number = 15
WARNING : Create Layer = via7, assigned layer number = 16
WARNING : Create Layer = metal8, assigned layer number = 17
WARNING : Create Layer = via8, assigned layer number = 18
WARNING : Create Layer = metal9, assigned layer number = 19
WARNING : Create Layer = via9, assigned layer number = 20
WARNING : Create Layer = metal10, assigned layer number = 21
WARNING : Create Layer = OVERLAP, assigned layer number = 22
WARNING : Overlap layer OVERLAP specified as OverlapCheck
WARNING : GateSite FreePDK45_38x28_10R_NP_162NW_34O already exists in library, and will be overwritten!
Warning: Skip creating contactCode for some via. Check file "skipped_contactCode_vias.sum" for the complete skipped via list. (MWLEF-070)
Information: Choose site <FreePDK45_38x28_10R_NP_162NW_34O> as unit tile. (MWLIBP-113)

Calling LEF IN API exit handler ...
 Done


The library already has via info attach file!
If you want to regenerate the via info attach file,
Use [dbDeleteLibAttachedFile libId "VIA_INFO_ATTACH_FILE"]
to remove via info attach file first.

>>> Read Cell LEF File "/import/home/udupi/work/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef" ... 



Starting to read LEF file ...
WARNING : GateSite FreePDK45_38x28_10R_NP_162NW_34O already exists in library, and will be overwritten!
WARNING : Macro Cell AND2_X1 exists already, Deleting old version.
WARNING : Macro Cell AND2_X2 exists already, Deleting old version.
WARNING : Macro Cell AND2_X4 exists already, Deleting old version.
WARNING : Macro Cell AND3_X1 exists already, Deleting old version.
WARNING : Macro Cell AND3_X2 exists already, Deleting old version.
WARNING : Macro Cell AND3_X4 exists already, Deleting old version.
WARNING : Macro Cell AND4_X1 exists already, Deleting old version.
WARNING : Macro Cell AND4_X2 exists already, Deleting old version.
WARNING : Macro Cell AND4_X4 exists already, Deleting old version.
WARNING : Macro Cell ANTENNA_X1 exists already, Deleting old version.
WARNING : Macro Cell AOI211_X1 exists already, Deleting old version.
WARNING : Macro Cell AOI211_X2 exists already, Deleting old version.
WARNING : Macro Cell AOI211_X4 exists already, Deleting old version.
WARNING : Macro Cell AOI21_X1 exists already, Deleting old version.
WARNING : Macro Cell AOI21_X2 exists already, Deleting old version.
WARNING : Macro Cell AOI21_X4 exists already, Deleting old version.
WARNING : Macro Cell AOI221_X1 exists already, Deleting old version.
WARNING : Macro Cell AOI221_X2 exists already, Deleting old version.
WARNING : Macro Cell AOI221_X4 exists already, Deleting old version.
WARNING : Macro Cell AOI222_X1 exists already, Deleting old version.
WARNING : Macro Cell AOI222_X2 exists already, Deleting old version.
WARNING : Macro Cell AOI222_X4 exists already, Deleting old version.
WARNING : Macro Cell AOI22_X1 exists already, Deleting old version.
WARNING : Macro Cell AOI22_X2 exists already, Deleting old version.
WARNING : Macro Cell AOI22_X4 exists already, Deleting old version.
WARNING : Macro Cell BUF_X1 exists already, Deleting old version.
WARNING : Macro Cell BUF_X16 exists already, Deleting old version.
WARNING : Macro Cell BUF_X2 exists already, Deleting old version.
WARNING : Macro Cell BUF_X32 exists already, Deleting old version.
WARNING : Macro Cell BUF_X4 exists already, Deleting old version.
WARNING : Macro Cell BUF_X8 exists already, Deleting old version.
WARNING : Macro Cell CLKBUF_X1 exists already, Deleting old version.
WARNING : Macro Cell CLKBUF_X2 exists already, Deleting old version.
WARNING : Macro Cell CLKBUF_X3 exists already, Deleting old version.
WARNING : Macro Cell CLKGATETST_X1 exists already, Deleting old version.
WARNING : Macro Cell CLKGATETST_X2 exists already, Deleting old version.
WARNING : Macro Cell CLKGATETST_X4 exists already, Deleting old version.
WARNING : Macro Cell CLKGATETST_X8 exists already, Deleting old version.
WARNING : Macro Cell CLKGATE_X1 exists already, Deleting old version.
WARNING : Macro Cell CLKGATE_X2 exists already, Deleting old version.
WARNING : Macro Cell CLKGATE_X4 exists already, Deleting old version.
WARNING : Macro Cell CLKGATE_X8 exists already, Deleting old version.
WARNING : Macro Cell DFFRS_X1 exists already, Deleting old version.
WARNING : Macro Cell DFFRS_X2 exists already, Deleting old version.
WARNING : Macro Cell DFFR_X1 exists already, Deleting old version.
WARNING : Macro Cell DFFR_X2 exists already, Deleting old version.
WARNING : Macro Cell DFFS_X1 exists already, Deleting old version.
WARNING : Macro Cell DFFS_X2 exists already, Deleting old version.
WARNING : Macro Cell DFF_X1 exists already, Deleting old version.
WARNING : Macro Cell DFF_X2 exists already, Deleting old version.
WARNING : Macro Cell DLH_X1 exists already, Deleting old version.
WARNING : Macro Cell DLH_X2 exists already, Deleting old version.
WARNING : Macro Cell DLL_X1 exists already, Deleting old version.
WARNING : Macro Cell DLL_X2 exists already, Deleting old version.
WARNING : Macro Cell FA_X1 exists already, Deleting old version.
WARNING : Macro Cell FILLCELL_X1 exists already, Deleting old version.
WARNING : Macro Cell FILLCELL_X16 exists already, Deleting old version.
WARNING : Macro Cell FILLCELL_X2 exists already, Deleting old version.
WARNING : Macro Cell FILLCELL_X32 exists already, Deleting old version.
WARNING : Macro Cell FILLCELL_X4 exists already, Deleting old version.
WARNING : Macro Cell FILLCELL_X8 exists already, Deleting old version.
WARNING : Macro Cell HA_X1 exists already, Deleting old version.
WARNING : Macro Cell INV_X1 exists already, Deleting old version.
WARNING : Macro Cell INV_X16 exists already, Deleting old version.
WARNING : Macro Cell INV_X2 exists already, Deleting old version.
WARNING : Macro Cell INV_X32 exists already, Deleting old version.
WARNING : Macro Cell INV_X4 exists already, Deleting old version.
WARNING : Macro Cell INV_X8 exists already, Deleting old version.
WARNING : Macro Cell LOGIC0_X1 exists already, Deleting old version.
WARNING : Macro Cell LOGIC1_X1 exists already, Deleting old version.
WARNING : Macro Cell MUX2_X1 exists already, Deleting old version.
WARNING : Macro Cell MUX2_X2 exists already, Deleting old version.
WARNING : Macro Cell NAND2_X1 exists already, Deleting old version.
WARNING : Macro Cell NAND2_X2 exists already, Deleting old version.
WARNING : Macro Cell NAND2_X4 exists already, Deleting old version.
WARNING : Macro Cell NAND3_X1 exists already, Deleting old version.
WARNING : Macro Cell NAND3_X2 exists already, Deleting old version.
WARNING : Macro Cell NAND3_X4 exists already, Deleting old version.
WARNING : Macro Cell NAND4_X1 exists already, Deleting old version.
WARNING : Macro Cell NAND4_X2 exists already, Deleting old version.
WARNING : Macro Cell NAND4_X4 exists already, Deleting old version.
WARNING : Macro Cell NOR2_X1 exists already, Deleting old version.
WARNING : Macro Cell NOR2_X2 exists already, Deleting old version.
WARNING : Macro Cell NOR2_X4 exists already, Deleting old version.
WARNING : Macro Cell NOR3_X1 exists already, Deleting old version.
WARNING : Macro Cell NOR3_X2 exists already, Deleting old version.
WARNING : Macro Cell NOR3_X4 exists already, Deleting old version.
WARNING : Macro Cell NOR4_X1 exists already, Deleting old version.
WARNING : Macro Cell NOR4_X2 exists already, Deleting old version.
WARNING : Macro Cell NOR4_X4 exists already, Deleting old version.
WARNING : Macro Cell OAI211_X1 exists already, Deleting old version.
WARNING : Macro Cell OAI211_X2 exists already, Deleting old version.
WARNING : Macro Cell OAI211_X4 exists already, Deleting old version.
WARNING : Macro Cell OAI21_X1 exists already, Deleting old version.
WARNING : Macro Cell OAI21_X2 exists already, Deleting old version.
WARNING : Macro Cell OAI21_X4 exists already, Deleting old version.
WARNING : Macro Cell OAI221_X1 exists already, Deleting old version.
WARNING : Macro Cell OAI221_X2 exists already, Deleting old version.
WARNING : Macro Cell OAI221_X4 exists already, Deleting old version.
WARNING : Macro Cell OAI222_X1 exists already, Deleting old version.
WARNING : Macro Cell OAI222_X2 exists already, Deleting old version.
WARNING : Macro Cell OAI222_X4 exists already, Deleting old version.
WARNING : Macro Cell OAI22_X1 exists already, Deleting old version.
WARNING : Macro Cell OAI22_X2 exists already, Deleting old version.
WARNING : Macro Cell OAI22_X4 exists already, Deleting old version.
WARNING : Macro Cell OAI33_X1 exists already, Deleting old version.
WARNING : Macro Cell OR2_X1 exists already, Deleting old version.
WARNING : Macro Cell OR2_X2 exists already, Deleting old version.
WARNING : Macro Cell OR2_X4 exists already, Deleting old version.
WARNING : Macro Cell OR3_X1 exists already, Deleting old version.
WARNING : Macro Cell OR3_X2 exists already, Deleting old version.
WARNING : Macro Cell OR3_X4 exists already, Deleting old version.
WARNING : Macro Cell OR4_X1 exists already, Deleting old version.
WARNING : Macro Cell OR4_X2 exists already, Deleting old version.
WARNING : Macro Cell OR4_X4 exists already, Deleting old version.
WARNING : Macro Cell SDFFRS_X1 exists already, Deleting old version.
WARNING : Macro Cell SDFFRS_X2 exists already, Deleting old version.
WARNING : Macro Cell SDFFR_X1 exists already, Deleting old version.
WARNING : Macro Cell SDFFR_X2 exists already, Deleting old version.
WARNING : Macro Cell SDFFS_X1 exists already, Deleting old version.
WARNING : Macro Cell SDFFS_X2 exists already, Deleting old version.
WARNING : Macro Cell SDFF_X1 exists already, Deleting old version.
WARNING : Macro Cell SDFF_X2 exists already, Deleting old version.
WARNING : Macro Cell TBUF_X1 exists already, Deleting old version.
WARNING : Macro Cell TBUF_X16 exists already, Deleting old version.
WARNING : Macro Cell TBUF_X2 exists already, Deleting old version.
WARNING : Macro Cell TBUF_X4 exists already, Deleting old version.
WARNING : Macro Cell TBUF_X8 exists already, Deleting old version.
WARNING : Macro Cell TINV_X1 exists already, Deleting old version.
WARNING : Macro Cell TLAT_X1 exists already, Deleting old version.
WARNING : Macro Cell XNOR2_X1 exists already, Deleting old version.
WARNING : Macro Cell XNOR2_X2 exists already, Deleting old version.
WARNING : Macro Cell XOR2_X1 exists already, Deleting old version.
WARNING : Macro Cell XOR2_X2 exists already, Deleting old version.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.

;; configureWindow 0 "25x24+0+0"
;; configureWindow 0 "25x24+0+0"
;; cmDumpTech
;; formOK "Dump Technology File"
Technology data dumped to NG45_NEW.tf completely.
;; configureWindow 0 "25x24+0+0"
;; geOpenCell
;; formButton "Open Cell" "browse..."
;; setFormField "Open Cell" "Cell Name" "DFFRS_X1"
;; setFormField "Open Cell" "Cell Name" "DFFRS_X1"
;; formOK "Open Cell"
Open cell DFFRS_X1.CEL;1 OK
;; configureWindow 1 "816x704+250+100"
;; configureWindow 1 "816x732+250+100"
;; configureWindow 1 "1233x776+250+100"
;; configureWindow 1 "816x704+250+100"
Warning: The library '/import/home/udupi/work/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/Milkyway/NG45' contains cells with older data model versions and must be updated with the convert_mw_lib command. (MW-308)
;; configureWindow 0 "25x24+0+0"
;; configureWindow 1 "816x704+382+105"
;; configureWindow 0 "25x24+0+0"
;; configureWindow 0 "25x24+0+0"
;; geCloseWindow
;; formOK "Close Window"

Close the cell DFFRS_X1.CEL;1 .
;; auExtractBlockagePinVia
;; setToggleField "Extract Blockage" "Generate Boundary" "left" 1
;; setFormField "Extract Blockage" "Cell Name" "DFFRS_X1"
;; formOK "Extract Blockage"
------ new BPV starts ... -----
Using [6 x 6] Fat Wire Table for metal2
Fat condition [0] is less than minWidth on metal2
Using [6 x 6] Fat Wire Table for metal3
Fat condition [0] is less than minWidth on metal3
Using [5 x 5] Fat Wire Table for metal4
Fat condition [0] is less than minWidth on metal4
Using [5 x 5] Fat Wire Table for metal5
Fat condition [0] is less than minWidth on metal5
Using [5 x 5] Fat Wire Table for metal6
Fat condition [0] is less than minWidth on metal6
Using [4 x 4] Fat Wire Table for metal7
Fat condition [0] is less than minWidth on metal7
Using [4 x 4] Fat Wire Table for metal8
Fat condition [0] is less than minWidth on metal8
Using [3 x 3] Fat Wire Table for metal9
Fat condition [0] is less than minWidth on metal9
Using [3 x 3] Fat Wire Table for metal10
Fat condition [0] is less than minWidth on metal10
cutLayer [via1]  --- master via ---> via1_4 
cutLayer [via2]  --- master via ---> via2_8 
cutLayer [via3]  --- master via ---> via3_2 
cutLayer [via4]  --- master via ---> via4_0 
cutLayer [via5]  --- master via ---> via5_0 
cutLayer [via6]  --- master via ---> via6_0 
cutLayer [via7]  --- master via ---> via7_0 
cutLayer [via8]  --- master via ---> via8_0 
cutLayer [via9]  --- master via ---> via9_0 
Total Hash [72] Single Master Vias
Total Hash [0] Array-Master Vias
merge tolerance:
mask 0: route layer 0,   cut layer -1
mask 1: route layer 0,   cut layer 0
mask 2: route layer 0,   cut layer 0
mask 3: route layer 0,   cut layer 500
mask 4: route layer 0,   cut layer 500
mask 5: route layer 0,   cut layer 920
mask 6: route layer 0,   cut layer 920
mask 7: route layer 0,   cut layer 920
mask 8: route layer 0,   cut layer 2560
mask 9: route layer 0,   cut layer 2560
mask 10: route layer 0,   cut layer 5120
mask 11: route layer 0,   cut layer 0
mask 12: route layer 0,   cut layer 0
mask 13: route layer 0,   cut layer 0
mask 14: route layer 0,   cut layer 0
mask 15: route layer 0,   cut layer 0
mask 16: route layer 0,   cut layer 0
mask 17: route layer 0,   cut layer 0
       Processing cell [DFFRS_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 17 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SN,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFRS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_1
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 23
Elapsed =    0:00:00, CPU =    0:00:00
Cell [DFFRS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFRS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Marking EEQ ports in each cell.
;; configureWindow 0 "25x24+0+0"
;; geOpenCell
;; formButton "Open Cell" "browse..."
;; formOK "Open Cell"
Open cell DFFRS_X1.CEL;1 OK
;; configureWindow 2 "816x704+275+125"
;; configureWindow 0 "25x24+0+0"
;; geOpenCell
;; setFormField "Open Cell" "Cell Name" "DFFRS_X2"
;; formOK "Open Cell"
Open cell DFFRS_X2.CEL;1 OK
;; configureWindow 3 "816x704+300+150"
;; configureWindow 0 "25x24+0+0"
;; geCloseWindow
;; formOK "Close Window"

Close the cell DFFRS_X2.CEL;1 .
;; configureWindow 0 "25x24+0+0"
;; geCloseWindow
;; formOK "Close Window"

Close the cell DFFRS_X1.CEL;1 .
;; configureWindow 0 "25x24+0+0"
;; auExtractBlockagePinVia
;; formOK "Extract Blockage"
------ new BPV starts ... -----
Using [6 x 6] Fat Wire Table for metal2
Fat condition [0] is less than minWidth on metal2
Using [6 x 6] Fat Wire Table for metal3
Fat condition [0] is less than minWidth on metal3
Using [5 x 5] Fat Wire Table for metal4
Fat condition [0] is less than minWidth on metal4
Using [5 x 5] Fat Wire Table for metal5
Fat condition [0] is less than minWidth on metal5
Using [5 x 5] Fat Wire Table for metal6
Fat condition [0] is less than minWidth on metal6
Using [4 x 4] Fat Wire Table for metal7
Fat condition [0] is less than minWidth on metal7
Using [4 x 4] Fat Wire Table for metal8
Fat condition [0] is less than minWidth on metal8
Using [3 x 3] Fat Wire Table for metal9
Fat condition [0] is less than minWidth on metal9
Using [3 x 3] Fat Wire Table for metal10
Fat condition [0] is less than minWidth on metal10
cutLayer [via1]  --- master via ---> via1_4 
cutLayer [via2]  --- master via ---> via2_8 
cutLayer [via3]  --- master via ---> via3_2 
cutLayer [via4]  --- master via ---> via4_0 
cutLayer [via5]  --- master via ---> via5_0 
cutLayer [via6]  --- master via ---> via6_0 
cutLayer [via7]  --- master via ---> via7_0 
cutLayer [via8]  --- master via ---> via8_0 
cutLayer [via9]  --- master via ---> via9_0 
Total Hash [72] Single Master Vias
Total Hash [0] Array-Master Vias
merge tolerance:
mask 0: route layer 0,   cut layer -1
mask 1: route layer 0,   cut layer 0
mask 2: route layer 0,   cut layer 0
mask 3: route layer 0,   cut layer 500
mask 4: route layer 0,   cut layer 500
mask 5: route layer 0,   cut layer 920
mask 6: route layer 0,   cut layer 920
mask 7: route layer 0,   cut layer 920
mask 8: route layer 0,   cut layer 2560
mask 9: route layer 0,   cut layer 2560
mask 10: route layer 0,   cut layer 5120
mask 11: route layer 0,   cut layer 0
mask 12: route layer 0,   cut layer 0
mask 13: route layer 0,   cut layer 0
mask 14: route layer 0,   cut layer 0
mask 15: route layer 0,   cut layer 0
mask 16: route layer 0,   cut layer 0
mask 17: route layer 0,   cut layer 0
       Processing cell [DFFRS_X1.CEL] ...
this cell has 0 rectangle records
this cell has 0 extrectangle records
this cell has 0 path records
this cell has 8 text records
this cell has 17 polygon records
The total number of paths in this cell is 0. 

--- All pins have been split into connected components --
PinHashOnLayer [1]: 
   CK,    D,    Q,    QN,    RN,  
   SN,    VDD,    VSS, 
   ----- Total 8 pins hashed on Mask Layer 1. 
(bpvExtractViaRegion) Cell (DFFRS_X1) is processing!...
(bpvExtractViaRegion) [Begin] Cut layer(1) ...
(bpvExtractViaRegion) [End] Cut layer(1) ____
(bpvExtractViaRegion) [Begin] Cut layer(2) ...
.................. Apply master via: via1_4
................ Apply master via: via1_4 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_0
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_1
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_3
................ Apply master via: via1_3 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
.................. Apply master via: via1_5
................ Apply master via: via1_5 (rotate 90)
WARNING :  skip the via-region of pin (QN):
==>       due to too close to the cell boundary
(bpvExtractViaRegion) [End] Cut layer(2) ____
Number of ports: total/onGrid = 6/6
Total M2 tracks: 23
Elapsed =    0:00:00, CPU =    0:00:00
Cell [DFFRS_X1.FRAM] has 2 horizontal p/g rails on MET1.
         the 1 rail's net type is gnd
         the 2 rail's net type is power
Extracting P/G track for cell DFFRS_X1.FRAM
power/ground track (low, high): (-170, 170) (2630, 2970)
Marking EEQ ports in each cell.
;; configureWindow 0 "25x24+0+0"
;; menuQuit
;; formYes "Dialog Box"
Thank you for using Milkyway
