
RobotFreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f09c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b78  0800f270  0800f270  0001f270  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fde8  0800fde8  00020220  2**0
                  CONTENTS
  4 .ARM          00000008  0800fde8  0800fde8  0001fde8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fdf0  0800fdf0  00020220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fdf0  0800fdf0  0001fdf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fdf4  0800fdf4  0001fdf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  0800fdf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004404  20000220  08010018  00020220  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004624  08010018  00024624  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 12 .debug_info   000232ac  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b69  00000000  00000000  000434fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a8  00000000  00000000  00048068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013c0  00000000  00000000  00049610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f28  00000000  00000000  0004a9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bcbd  00000000  00000000  000718f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc6b1  00000000  00000000  0008d5b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00169c66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070d4  00000000  00000000  00169cbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f254 	.word	0x0800f254

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	0800f254 	.word	0x0800f254

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9a4 	b.w	8001048 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9d08      	ldr	r5, [sp, #32]
 8000d8a:	4604      	mov	r4, r0
 8000d8c:	468c      	mov	ip, r1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	f040 8083 	bne.w	8000e9a <__udivmoddi4+0x116>
 8000d94:	428a      	cmp	r2, r1
 8000d96:	4617      	mov	r7, r2
 8000d98:	d947      	bls.n	8000e2a <__udivmoddi4+0xa6>
 8000d9a:	fab2 f282 	clz	r2, r2
 8000d9e:	b142      	cbz	r2, 8000db2 <__udivmoddi4+0x2e>
 8000da0:	f1c2 0020 	rsb	r0, r2, #32
 8000da4:	fa24 f000 	lsr.w	r0, r4, r0
 8000da8:	4091      	lsls	r1, r2
 8000daa:	4097      	lsls	r7, r2
 8000dac:	ea40 0c01 	orr.w	ip, r0, r1
 8000db0:	4094      	lsls	r4, r2
 8000db2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000db6:	0c23      	lsrs	r3, r4, #16
 8000db8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dbc:	fa1f fe87 	uxth.w	lr, r7
 8000dc0:	fb08 c116 	mls	r1, r8, r6, ip
 8000dc4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dcc:	4299      	cmp	r1, r3
 8000dce:	d909      	bls.n	8000de4 <__udivmoddi4+0x60>
 8000dd0:	18fb      	adds	r3, r7, r3
 8000dd2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dd6:	f080 8119 	bcs.w	800100c <__udivmoddi4+0x288>
 8000dda:	4299      	cmp	r1, r3
 8000ddc:	f240 8116 	bls.w	800100c <__udivmoddi4+0x288>
 8000de0:	3e02      	subs	r6, #2
 8000de2:	443b      	add	r3, r7
 8000de4:	1a5b      	subs	r3, r3, r1
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dec:	fb08 3310 	mls	r3, r8, r0, r3
 8000df0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000df4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d909      	bls.n	8000e10 <__udivmoddi4+0x8c>
 8000dfc:	193c      	adds	r4, r7, r4
 8000dfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e02:	f080 8105 	bcs.w	8001010 <__udivmoddi4+0x28c>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f240 8102 	bls.w	8001010 <__udivmoddi4+0x28c>
 8000e0c:	3802      	subs	r0, #2
 8000e0e:	443c      	add	r4, r7
 8000e10:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e14:	eba4 040e 	sub.w	r4, r4, lr
 8000e18:	2600      	movs	r6, #0
 8000e1a:	b11d      	cbz	r5, 8000e24 <__udivmoddi4+0xa0>
 8000e1c:	40d4      	lsrs	r4, r2
 8000e1e:	2300      	movs	r3, #0
 8000e20:	e9c5 4300 	strd	r4, r3, [r5]
 8000e24:	4631      	mov	r1, r6
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	b902      	cbnz	r2, 8000e2e <__udivmoddi4+0xaa>
 8000e2c:	deff      	udf	#255	; 0xff
 8000e2e:	fab2 f282 	clz	r2, r2
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	d150      	bne.n	8000ed8 <__udivmoddi4+0x154>
 8000e36:	1bcb      	subs	r3, r1, r7
 8000e38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3c:	fa1f f887 	uxth.w	r8, r7
 8000e40:	2601      	movs	r6, #1
 8000e42:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e46:	0c21      	lsrs	r1, r4, #16
 8000e48:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e4c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e50:	fb08 f30c 	mul.w	r3, r8, ip
 8000e54:	428b      	cmp	r3, r1
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0xe4>
 8000e58:	1879      	adds	r1, r7, r1
 8000e5a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0xe2>
 8000e60:	428b      	cmp	r3, r1
 8000e62:	f200 80e9 	bhi.w	8001038 <__udivmoddi4+0x2b4>
 8000e66:	4684      	mov	ip, r0
 8000e68:	1ac9      	subs	r1, r1, r3
 8000e6a:	b2a3      	uxth	r3, r4
 8000e6c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e70:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e74:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e78:	fb08 f800 	mul.w	r8, r8, r0
 8000e7c:	45a0      	cmp	r8, r4
 8000e7e:	d907      	bls.n	8000e90 <__udivmoddi4+0x10c>
 8000e80:	193c      	adds	r4, r7, r4
 8000e82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x10a>
 8000e88:	45a0      	cmp	r8, r4
 8000e8a:	f200 80d9 	bhi.w	8001040 <__udivmoddi4+0x2bc>
 8000e8e:	4618      	mov	r0, r3
 8000e90:	eba4 0408 	sub.w	r4, r4, r8
 8000e94:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e98:	e7bf      	b.n	8000e1a <__udivmoddi4+0x96>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d909      	bls.n	8000eb2 <__udivmoddi4+0x12e>
 8000e9e:	2d00      	cmp	r5, #0
 8000ea0:	f000 80b1 	beq.w	8001006 <__udivmoddi4+0x282>
 8000ea4:	2600      	movs	r6, #0
 8000ea6:	e9c5 0100 	strd	r0, r1, [r5]
 8000eaa:	4630      	mov	r0, r6
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	fab3 f683 	clz	r6, r3
 8000eb6:	2e00      	cmp	r6, #0
 8000eb8:	d14a      	bne.n	8000f50 <__udivmoddi4+0x1cc>
 8000eba:	428b      	cmp	r3, r1
 8000ebc:	d302      	bcc.n	8000ec4 <__udivmoddi4+0x140>
 8000ebe:	4282      	cmp	r2, r0
 8000ec0:	f200 80b8 	bhi.w	8001034 <__udivmoddi4+0x2b0>
 8000ec4:	1a84      	subs	r4, r0, r2
 8000ec6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eca:	2001      	movs	r0, #1
 8000ecc:	468c      	mov	ip, r1
 8000ece:	2d00      	cmp	r5, #0
 8000ed0:	d0a8      	beq.n	8000e24 <__udivmoddi4+0xa0>
 8000ed2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ed6:	e7a5      	b.n	8000e24 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ee0:	4097      	lsls	r7, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eea:	40d9      	lsrs	r1, r3
 8000eec:	4330      	orrs	r0, r6
 8000eee:	0c03      	lsrs	r3, r0, #16
 8000ef0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ef4:	fa1f f887 	uxth.w	r8, r7
 8000ef8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000efc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f00:	fb06 f108 	mul.w	r1, r6, r8
 8000f04:	4299      	cmp	r1, r3
 8000f06:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0a:	d909      	bls.n	8000f20 <__udivmoddi4+0x19c>
 8000f0c:	18fb      	adds	r3, r7, r3
 8000f0e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f12:	f080 808d 	bcs.w	8001030 <__udivmoddi4+0x2ac>
 8000f16:	4299      	cmp	r1, r3
 8000f18:	f240 808a 	bls.w	8001030 <__udivmoddi4+0x2ac>
 8000f1c:	3e02      	subs	r6, #2
 8000f1e:	443b      	add	r3, r7
 8000f20:	1a5b      	subs	r3, r3, r1
 8000f22:	b281      	uxth	r1, r0
 8000f24:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f28:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f30:	fb00 f308 	mul.w	r3, r0, r8
 8000f34:	428b      	cmp	r3, r1
 8000f36:	d907      	bls.n	8000f48 <__udivmoddi4+0x1c4>
 8000f38:	1879      	adds	r1, r7, r1
 8000f3a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f3e:	d273      	bcs.n	8001028 <__udivmoddi4+0x2a4>
 8000f40:	428b      	cmp	r3, r1
 8000f42:	d971      	bls.n	8001028 <__udivmoddi4+0x2a4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	4439      	add	r1, r7
 8000f48:	1acb      	subs	r3, r1, r3
 8000f4a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f4e:	e778      	b.n	8000e42 <__udivmoddi4+0xbe>
 8000f50:	f1c6 0c20 	rsb	ip, r6, #32
 8000f54:	fa03 f406 	lsl.w	r4, r3, r6
 8000f58:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f5c:	431c      	orrs	r4, r3
 8000f5e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f62:	fa01 f306 	lsl.w	r3, r1, r6
 8000f66:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f6a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f6e:	431f      	orrs	r7, r3
 8000f70:	0c3b      	lsrs	r3, r7, #16
 8000f72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f76:	fa1f f884 	uxth.w	r8, r4
 8000f7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f82:	fb09 fa08 	mul.w	sl, r9, r8
 8000f86:	458a      	cmp	sl, r1
 8000f88:	fa02 f206 	lsl.w	r2, r2, r6
 8000f8c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x220>
 8000f92:	1861      	adds	r1, r4, r1
 8000f94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f98:	d248      	bcs.n	800102c <__udivmoddi4+0x2a8>
 8000f9a:	458a      	cmp	sl, r1
 8000f9c:	d946      	bls.n	800102c <__udivmoddi4+0x2a8>
 8000f9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000fa2:	4421      	add	r1, r4
 8000fa4:	eba1 010a 	sub.w	r1, r1, sl
 8000fa8:	b2bf      	uxth	r7, r7
 8000faa:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fae:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fb2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fb6:	fb00 f808 	mul.w	r8, r0, r8
 8000fba:	45b8      	cmp	r8, r7
 8000fbc:	d907      	bls.n	8000fce <__udivmoddi4+0x24a>
 8000fbe:	19e7      	adds	r7, r4, r7
 8000fc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fc4:	d22e      	bcs.n	8001024 <__udivmoddi4+0x2a0>
 8000fc6:	45b8      	cmp	r8, r7
 8000fc8:	d92c      	bls.n	8001024 <__udivmoddi4+0x2a0>
 8000fca:	3802      	subs	r0, #2
 8000fcc:	4427      	add	r7, r4
 8000fce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fd2:	eba7 0708 	sub.w	r7, r7, r8
 8000fd6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fda:	454f      	cmp	r7, r9
 8000fdc:	46c6      	mov	lr, r8
 8000fde:	4649      	mov	r1, r9
 8000fe0:	d31a      	bcc.n	8001018 <__udivmoddi4+0x294>
 8000fe2:	d017      	beq.n	8001014 <__udivmoddi4+0x290>
 8000fe4:	b15d      	cbz	r5, 8000ffe <__udivmoddi4+0x27a>
 8000fe6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fea:	eb67 0701 	sbc.w	r7, r7, r1
 8000fee:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ff2:	40f2      	lsrs	r2, r6
 8000ff4:	ea4c 0202 	orr.w	r2, ip, r2
 8000ff8:	40f7      	lsrs	r7, r6
 8000ffa:	e9c5 2700 	strd	r2, r7, [r5]
 8000ffe:	2600      	movs	r6, #0
 8001000:	4631      	mov	r1, r6
 8001002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e70b      	b.n	8000e24 <__udivmoddi4+0xa0>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e9      	b.n	8000de4 <__udivmoddi4+0x60>
 8001010:	4618      	mov	r0, r3
 8001012:	e6fd      	b.n	8000e10 <__udivmoddi4+0x8c>
 8001014:	4543      	cmp	r3, r8
 8001016:	d2e5      	bcs.n	8000fe4 <__udivmoddi4+0x260>
 8001018:	ebb8 0e02 	subs.w	lr, r8, r2
 800101c:	eb69 0104 	sbc.w	r1, r9, r4
 8001020:	3801      	subs	r0, #1
 8001022:	e7df      	b.n	8000fe4 <__udivmoddi4+0x260>
 8001024:	4608      	mov	r0, r1
 8001026:	e7d2      	b.n	8000fce <__udivmoddi4+0x24a>
 8001028:	4660      	mov	r0, ip
 800102a:	e78d      	b.n	8000f48 <__udivmoddi4+0x1c4>
 800102c:	4681      	mov	r9, r0
 800102e:	e7b9      	b.n	8000fa4 <__udivmoddi4+0x220>
 8001030:	4666      	mov	r6, ip
 8001032:	e775      	b.n	8000f20 <__udivmoddi4+0x19c>
 8001034:	4630      	mov	r0, r6
 8001036:	e74a      	b.n	8000ece <__udivmoddi4+0x14a>
 8001038:	f1ac 0c02 	sub.w	ip, ip, #2
 800103c:	4439      	add	r1, r7
 800103e:	e713      	b.n	8000e68 <__udivmoddi4+0xe4>
 8001040:	3802      	subs	r0, #2
 8001042:	443c      	add	r4, r7
 8001044:	e724      	b.n	8000e90 <__udivmoddi4+0x10c>
 8001046:	bf00      	nop

08001048 <__aeabi_idiv0>:
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <setTargetX>:

/**
 * setTargetX
 * @param x x coordinate
 */
void setTargetX(double x){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	ed87 0b00 	vstr	d0, [r7]
	targetX = x;
 8001056:	4907      	ldr	r1, [pc, #28]	; (8001074 <setTargetX+0x28>)
 8001058:	e9d7 2300 	ldrd	r2, r3, [r7]
 800105c:	e9c1 2300 	strd	r2, r3, [r1]
	printf("setTargetX done with %lf\r\n",targetX);
 8001060:	4b04      	ldr	r3, [pc, #16]	; (8001074 <setTargetX+0x28>)
 8001062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001066:	4804      	ldr	r0, [pc, #16]	; (8001078 <setTargetX+0x2c>)
 8001068:	f008 f9d6 	bl	8009418 <iprintf>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000240 	.word	0x20000240
 8001078:	0800f270 	.word	0x0800f270

0800107c <setTargetY>:

/**
 * setTargetY
 * @param y y coordinate
 */
void setTargetY(double y){
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	ed87 0b00 	vstr	d0, [r7]
	targetY = y;
 8001086:	4907      	ldr	r1, [pc, #28]	; (80010a4 <setTargetY+0x28>)
 8001088:	e9d7 2300 	ldrd	r2, r3, [r7]
 800108c:	e9c1 2300 	strd	r2, r3, [r1]
	printf("setTargetY done with %lf\r\n",targetY);
 8001090:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <setTargetY+0x28>)
 8001092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001096:	4804      	ldr	r0, [pc, #16]	; (80010a8 <setTargetY+0x2c>)
 8001098:	f008 f9be 	bl	8009418 <iprintf>
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000248 	.word	0x20000248
 80010a8:	0800f28c 	.word	0x0800f28c

080010ac <isArrived>:

/**
 * isArrived
 * @return 1 if BOTterfly arrived to its target
 */
uint8_t isArrived(){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	if(targetX == 0 && targetY == 0){
 80010b0:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <isArrived+0x40>)
 80010b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010b6:	f04f 0200 	mov.w	r2, #0
 80010ba:	f04f 0300 	mov.w	r3, #0
 80010be:	f7ff fd33 	bl	8000b28 <__aeabi_dcmpeq>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d00d      	beq.n	80010e4 <isArrived+0x38>
 80010c8:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <isArrived+0x44>)
 80010ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	f7ff fd27 	bl	8000b28 <__aeabi_dcmpeq>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <isArrived+0x38>
		return 1;
 80010e0:	2301      	movs	r3, #1
 80010e2:	e000      	b.n	80010e6 <isArrived+0x3a>
	} else{
		return 0;
 80010e4:	2300      	movs	r3, #0
	}
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000240 	.word	0x20000240
 80010f0:	20000248 	.word	0x20000248

080010f4 <toZeroOne>:
/**
 * toZeroOne
 * @param x Value needs to be scaled between 0 and 1
 * @return x Corrected value
 */
double toZeroOne(double x) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	ed87 0b00 	vstr	d0, [r7]
	if (x < 0) return 0;
 80010fe:	f04f 0200 	mov.w	r2, #0
 8001102:	f04f 0300 	mov.w	r3, #0
 8001106:	e9d7 0100 	ldrd	r0, r1, [r7]
 800110a:	f7ff fd17 	bl	8000b3c <__aeabi_dcmplt>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d004      	beq.n	800111e <toZeroOne+0x2a>
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	f04f 0300 	mov.w	r3, #0
 800111c:	e00f      	b.n	800113e <toZeroOne+0x4a>
	if (x > 1) return 1;
 800111e:	f04f 0200 	mov.w	r2, #0
 8001122:	4b0b      	ldr	r3, [pc, #44]	; (8001150 <toZeroOne+0x5c>)
 8001124:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001128:	f7ff fd26 	bl	8000b78 <__aeabi_dcmpgt>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <toZeroOne+0x46>
 8001132:	f04f 0200 	mov.w	r2, #0
 8001136:	4b06      	ldr	r3, [pc, #24]	; (8001150 <toZeroOne+0x5c>)
 8001138:	e001      	b.n	800113e <toZeroOne+0x4a>
	return x;
 800113a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800113e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001142:	eeb0 0a47 	vmov.f32	s0, s14
 8001146:	eef0 0a67 	vmov.f32	s1, s15
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	3ff00000 	.word	0x3ff00000
 8001154:	00000000 	.word	0x00000000

08001158 <toZeroTwoPi>:
/**
 * toZeroTwoPi
 * @param angle Angle needs to be scaled between 0 and 2*Pi
 * @return Corrected angle
 */
double toZeroTwoPi(double angle) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	ed87 0b00 	vstr	d0, [r7]
	return fmod(fmod(angle, M_TWOPI) + M_TWOPI, M_TWOPI);
 8001162:	ed9f 1b13 	vldr	d1, [pc, #76]	; 80011b0 <toZeroTwoPi+0x58>
 8001166:	ed97 0b00 	vldr	d0, [r7]
 800116a:	f00b ff2f 	bl	800cfcc <fmod>
 800116e:	ec51 0b10 	vmov	r0, r1, d0
 8001172:	a30f      	add	r3, pc, #60	; (adr r3, 80011b0 <toZeroTwoPi+0x58>)
 8001174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001178:	f7ff f8b8 	bl	80002ec <__adddf3>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	ec43 2b17 	vmov	d7, r2, r3
 8001184:	ed9f 1b0a 	vldr	d1, [pc, #40]	; 80011b0 <toZeroTwoPi+0x58>
 8001188:	eeb0 0a47 	vmov.f32	s0, s14
 800118c:	eef0 0a67 	vmov.f32	s1, s15
 8001190:	f00b ff1c 	bl	800cfcc <fmod>
 8001194:	eeb0 7a40 	vmov.f32	s14, s0
 8001198:	eef0 7a60 	vmov.f32	s15, s1
}
 800119c:	eeb0 0a47 	vmov.f32	s0, s14
 80011a0:	eef0 0a67 	vmov.f32	s1, s15
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	f3af 8000 	nop.w
 80011b0:	54442d18 	.word	0x54442d18
 80011b4:	401921fb 	.word	0x401921fb

080011b8 <speedCurve>:
 * speedCurve
 * @param x value scaled between 0 and 1
 * @param a curve coefficient, increase this value to up the acceleration
 * @return speed calculated
 */
double speedCurve(double x, double a){
 80011b8:	b5b0      	push	{r4, r5, r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	ed87 0b02 	vstr	d0, [r7, #8]
 80011c2:	ed87 1b00 	vstr	d1, [r7]
	double speed = atan(-x*(x-1)*a) / atan(0.25*a);
 80011c6:	68bc      	ldr	r4, [r7, #8]
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	4b22      	ldr	r3, [pc, #136]	; (800125c <speedCurve+0xa4>)
 80011d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011d8:	f7ff f886 	bl	80002e8 <__aeabi_dsub>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4620      	mov	r0, r4
 80011e2:	4629      	mov	r1, r5
 80011e4:	f7ff fa38 	bl	8000658 <__aeabi_dmul>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4610      	mov	r0, r2
 80011ee:	4619      	mov	r1, r3
 80011f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80011f4:	f7ff fa30 	bl	8000658 <__aeabi_dmul>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	ec43 2b17 	vmov	d7, r2, r3
 8001200:	eeb0 0a47 	vmov.f32	s0, s14
 8001204:	eef0 0a67 	vmov.f32	s1, s15
 8001208:	f00b fc8e 	bl	800cb28 <atan>
 800120c:	ec55 4b10 	vmov	r4, r5, d0
 8001210:	f04f 0200 	mov.w	r2, #0
 8001214:	4b12      	ldr	r3, [pc, #72]	; (8001260 <speedCurve+0xa8>)
 8001216:	e9d7 0100 	ldrd	r0, r1, [r7]
 800121a:	f7ff fa1d 	bl	8000658 <__aeabi_dmul>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	ec43 2b17 	vmov	d7, r2, r3
 8001226:	eeb0 0a47 	vmov.f32	s0, s14
 800122a:	eef0 0a67 	vmov.f32	s1, s15
 800122e:	f00b fc7b 	bl	800cb28 <atan>
 8001232:	ec53 2b10 	vmov	r2, r3, d0
 8001236:	4620      	mov	r0, r4
 8001238:	4629      	mov	r1, r5
 800123a:	f7ff fb37 	bl	80008ac <__aeabi_ddiv>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	e9c7 2304 	strd	r2, r3, [r7, #16]
	return speed;
 8001246:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800124a:	ec43 2b17 	vmov	d7, r2, r3
}
 800124e:	eeb0 0a47 	vmov.f32	s0, s14
 8001252:	eef0 0a67 	vmov.f32	s1, s15
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bdb0      	pop	{r4, r5, r7, pc}
 800125c:	3ff00000 	.word	0x3ff00000
 8001260:	3fd00000 	.word	0x3fd00000
 8001264:	00000000 	.word	0x00000000

08001268 <Pos_ControlLoop_2steps>:


/**
 * Pos_ControlLoop_2steps
 */
void Pos_ControlLoop_2steps(){
 8001268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800126c:	ed2d 8b02 	vpush	{d8}
 8001270:	b094      	sub	sp, #80	; 0x50
 8001272:	af00      	add	r7, sp, #0
	static double spin_previous = 0;

	/* ODOMETRY ------------------------*/
	int32_t ticksLeft = ENC_GetCnt(&CodeurGauche);
 8001274:	48b6      	ldr	r0, [pc, #728]	; (8001550 <Pos_ControlLoop_2steps+0x2e8>)
 8001276:	f000 fbfc 	bl	8001a72 <ENC_GetCnt>
 800127a:	4603      	mov	r3, r0
 800127c:	647b      	str	r3, [r7, #68]	; 0x44
	int32_t ticksRight = ENC_GetCnt(&CodeurDroite);
 800127e:	48b5      	ldr	r0, [pc, #724]	; (8001554 <Pos_ControlLoop_2steps+0x2ec>)
 8001280:	f000 fbf7 	bl	8001a72 <ENC_GetCnt>
 8001284:	4603      	mov	r3, r0
 8001286:	643b      	str	r3, [r7, #64]	; 0x40
	Odo_OdometryUpdate(ticksLeft, ticksRight);
 8001288:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800128a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800128c:	f000 fd88 	bl	8001da0 <Odo_OdometryUpdate>

	/* ROTATION ------------------------*/
	double angleToTarget = atan2(targetY - Odo_GetY(), targetX - Odo_GetX());
 8001290:	4bb1      	ldr	r3, [pc, #708]	; (8001558 <Pos_ControlLoop_2steps+0x2f0>)
 8001292:	e9d3 ab00 	ldrd	sl, fp, [r3]
 8001296:	f000 fd5f 	bl	8001d58 <Odo_GetY>
 800129a:	ec53 2b10 	vmov	r2, r3, d0
 800129e:	4650      	mov	r0, sl
 80012a0:	4659      	mov	r1, fp
 80012a2:	f7ff f821 	bl	80002e8 <__aeabi_dsub>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	ec43 2b18 	vmov	d8, r2, r3
 80012ae:	4bab      	ldr	r3, [pc, #684]	; (800155c <Pos_ControlLoop_2steps+0x2f4>)
 80012b0:	e9d3 ab00 	ldrd	sl, fp, [r3]
 80012b4:	f000 fd3e 	bl	8001d34 <Odo_GetX>
 80012b8:	ec53 2b10 	vmov	r2, r3, d0
 80012bc:	4650      	mov	r0, sl
 80012be:	4659      	mov	r1, fp
 80012c0:	f7ff f812 	bl	80002e8 <__aeabi_dsub>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	ec43 2b17 	vmov	d7, r2, r3
 80012cc:	eeb0 1a47 	vmov.f32	s2, s14
 80012d0:	eef0 1a67 	vmov.f32	s3, s15
 80012d4:	eeb0 0a48 	vmov.f32	s0, s16
 80012d8:	eef0 0a68 	vmov.f32	s1, s17
 80012dc:	f00b fe74 	bl	800cfc8 <atan2>
 80012e0:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
	// Rotation direction
	double angleRelative = toZeroTwoPi(angleToTarget) - toZeroTwoPi(Odo_GetO());
 80012e4:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 80012e8:	f7ff ff36 	bl	8001158 <toZeroTwoPi>
 80012ec:	ec5b ab10 	vmov	sl, fp, d0
 80012f0:	f000 fd44 	bl	8001d7c <Odo_GetO>
 80012f4:	eeb0 7a40 	vmov.f32	s14, s0
 80012f8:	eef0 7a60 	vmov.f32	s15, s1
 80012fc:	eeb0 0a47 	vmov.f32	s0, s14
 8001300:	eef0 0a67 	vmov.f32	s1, s15
 8001304:	f7ff ff28 	bl	8001158 <toZeroTwoPi>
 8001308:	ec53 2b10 	vmov	r2, r3, d0
 800130c:	4650      	mov	r0, sl
 800130e:	4659      	mov	r1, fp
 8001310:	f7fe ffea 	bl	80002e8 <__aeabi_dsub>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	if(angleRelative > M_PI) angleRelative = angleRelative - M_TWOPI;
 800131c:	a384      	add	r3, pc, #528	; (adr r3, 8001530 <Pos_ControlLoop_2steps+0x2c8>)
 800131e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001322:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001326:	f7ff fc27 	bl	8000b78 <__aeabi_dcmpgt>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d00b      	beq.n	8001348 <Pos_ControlLoop_2steps+0xe0>
 8001330:	a381      	add	r3, pc, #516	; (adr r3, 8001538 <Pos_ControlLoop_2steps+0x2d0>)
 8001332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001336:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800133a:	f7fe ffd5 	bl	80002e8 <__aeabi_dsub>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8001346:	e014      	b.n	8001372 <Pos_ControlLoop_2steps+0x10a>
	else if(angleRelative < (-M_PI)) angleRelative = angleRelative + M_TWOPI;
 8001348:	a37d      	add	r3, pc, #500	; (adr r3, 8001540 <Pos_ControlLoop_2steps+0x2d8>)
 800134a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001352:	f7ff fbf3 	bl	8000b3c <__aeabi_dcmplt>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d00a      	beq.n	8001372 <Pos_ControlLoop_2steps+0x10a>
 800135c:	a376      	add	r3, pc, #472	; (adr r3, 8001538 <Pos_ControlLoop_2steps+0x2d0>)
 800135e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001362:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001366:	f7fe ffc1 	bl	80002ec <__adddf3>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	if (angleRelativeInitial == 0) angleRelativeInitial = angleRelative;
 8001372:	4b7b      	ldr	r3, [pc, #492]	; (8001560 <Pos_ControlLoop_2steps+0x2f8>)
 8001374:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001378:	f04f 0200 	mov.w	r2, #0
 800137c:	f04f 0300 	mov.w	r3, #0
 8001380:	f7ff fbd2 	bl	8000b28 <__aeabi_dcmpeq>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d004      	beq.n	8001394 <Pos_ControlLoop_2steps+0x12c>
 800138a:	4975      	ldr	r1, [pc, #468]	; (8001560 <Pos_ControlLoop_2steps+0x2f8>)
 800138c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001390:	e9c1 2300 	strd	r2, r3, [r1]
	// Progression
	double rotationProgress = 1 - (fabs(angleRelative) / fabs(angleRelativeInitial));
 8001394:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001396:	603b      	str	r3, [r7, #0]
 8001398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800139a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	4b6f      	ldr	r3, [pc, #444]	; (8001560 <Pos_ControlLoop_2steps+0x2f8>)
 80013a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a6:	4690      	mov	r8, r2
 80013a8:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80013ac:	4642      	mov	r2, r8
 80013ae:	464b      	mov	r3, r9
 80013b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013b4:	f7ff fa7a 	bl	80008ac <__aeabi_ddiv>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	f04f 0000 	mov.w	r0, #0
 80013c0:	4968      	ldr	r1, [pc, #416]	; (8001564 <Pos_ControlLoop_2steps+0x2fc>)
 80013c2:	f7fe ff91 	bl	80002e8 <__aeabi_dsub>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	rotationProgress = toZeroOne(rotationProgress);
 80013ce:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 80013d2:	f7ff fe8f 	bl	80010f4 <toZeroOne>
 80013d6:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30

	/* MOVE ----------------------------*/
	double distanceToTarget = sqrt(pow(targetX - Odo_GetX(),2) + pow(targetY - Odo_GetY(),2));
 80013da:	4b60      	ldr	r3, [pc, #384]	; (800155c <Pos_ControlLoop_2steps+0x2f4>)
 80013dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80013e0:	f000 fca8 	bl	8001d34 <Odo_GetX>
 80013e4:	ec53 2b10 	vmov	r2, r3, d0
 80013e8:	4640      	mov	r0, r8
 80013ea:	4649      	mov	r1, r9
 80013ec:	f7fe ff7c 	bl	80002e8 <__aeabi_dsub>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	ec43 2b17 	vmov	d7, r2, r3
 80013f8:	ed9f 1b53 	vldr	d1, [pc, #332]	; 8001548 <Pos_ControlLoop_2steps+0x2e0>
 80013fc:	eeb0 0a47 	vmov.f32	s0, s14
 8001400:	eef0 0a67 	vmov.f32	s1, s15
 8001404:	f00b fe1e 	bl	800d044 <pow>
 8001408:	ec5b ab10 	vmov	sl, fp, d0
 800140c:	4b52      	ldr	r3, [pc, #328]	; (8001558 <Pos_ControlLoop_2steps+0x2f0>)
 800140e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001412:	f000 fca1 	bl	8001d58 <Odo_GetY>
 8001416:	ec53 2b10 	vmov	r2, r3, d0
 800141a:	4640      	mov	r0, r8
 800141c:	4649      	mov	r1, r9
 800141e:	f7fe ff63 	bl	80002e8 <__aeabi_dsub>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	ec43 2b17 	vmov	d7, r2, r3
 800142a:	ed9f 1b47 	vldr	d1, [pc, #284]	; 8001548 <Pos_ControlLoop_2steps+0x2e0>
 800142e:	eeb0 0a47 	vmov.f32	s0, s14
 8001432:	eef0 0a67 	vmov.f32	s1, s15
 8001436:	f00b fe05 	bl	800d044 <pow>
 800143a:	ec53 2b10 	vmov	r2, r3, d0
 800143e:	4650      	mov	r0, sl
 8001440:	4659      	mov	r1, fp
 8001442:	f7fe ff53 	bl	80002ec <__adddf3>
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	ec43 2b17 	vmov	d7, r2, r3
 800144e:	eeb0 0a47 	vmov.f32	s0, s14
 8001452:	eef0 0a67 	vmov.f32	s1, s15
 8001456:	f00b fea3 	bl	800d1a0 <sqrt>
 800145a:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	if (distanceToTargetInitial == 0) distanceToTargetInitial = distanceToTarget;
 800145e:	4b42      	ldr	r3, [pc, #264]	; (8001568 <Pos_ControlLoop_2steps+0x300>)
 8001460:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	f04f 0300 	mov.w	r3, #0
 800146c:	f7ff fb5c 	bl	8000b28 <__aeabi_dcmpeq>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d004      	beq.n	8001480 <Pos_ControlLoop_2steps+0x218>
 8001476:	493c      	ldr	r1, [pc, #240]	; (8001568 <Pos_ControlLoop_2steps+0x300>)
 8001478:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800147c:	e9c1 2300 	strd	r2, r3, [r1]
	// Progression
	double moveProgress = 1 - toZeroOne(distanceToTarget / distanceToTargetInitial);
 8001480:	4b39      	ldr	r3, [pc, #228]	; (8001568 <Pos_ControlLoop_2steps+0x300>)
 8001482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001486:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800148a:	f7ff fa0f 	bl	80008ac <__aeabi_ddiv>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	ec43 2b17 	vmov	d7, r2, r3
 8001496:	eeb0 0a47 	vmov.f32	s0, s14
 800149a:	eef0 0a67 	vmov.f32	s1, s15
 800149e:	f7ff fe29 	bl	80010f4 <toZeroOne>
 80014a2:	ec53 2b10 	vmov	r2, r3, d0
 80014a6:	f04f 0000 	mov.w	r0, #0
 80014aa:	492e      	ldr	r1, [pc, #184]	; (8001564 <Pos_ControlLoop_2steps+0x2fc>)
 80014ac:	f7fe ff1c 	bl	80002e8 <__aeabi_dsub>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	e9c7 2308 	strd	r2, r3, [r7, #32]

	// Tests
	tckG += ticksLeft;
 80014b8:	4b2c      	ldr	r3, [pc, #176]	; (800156c <Pos_ControlLoop_2steps+0x304>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80014be:	4413      	add	r3, r2
 80014c0:	4a2a      	ldr	r2, [pc, #168]	; (800156c <Pos_ControlLoop_2steps+0x304>)
 80014c2:	6013      	str	r3, [r2, #0]
	tckD += ticksRight;
 80014c4:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <Pos_ControlLoop_2steps+0x308>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014ca:	4413      	add	r3, r2
 80014cc:	4a28      	ldr	r2, [pc, #160]	; (8001570 <Pos_ControlLoop_2steps+0x308>)
 80014ce:	6013      	str	r3, [r2, #0]

	/* STATE MACHINE -------------------*/
	switch(state){
 80014d0:	4b28      	ldr	r3, [pc, #160]	; (8001574 <Pos_ControlLoop_2steps+0x30c>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	f000 80db 	beq.w	8001690 <Pos_ControlLoop_2steps+0x428>
 80014da:	2b02      	cmp	r3, #2
 80014dc:	f300 81a6 	bgt.w	800182c <Pos_ControlLoop_2steps+0x5c4>
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d002      	beq.n	80014ea <Pos_ControlLoop_2steps+0x282>
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d04d      	beq.n	8001584 <Pos_ControlLoop_2steps+0x31c>
 80014e8:	e1a0      	b.n	800182c <Pos_ControlLoop_2steps+0x5c4>

	case STAND_BY:
		MOT_SetDutyCycle(&MoteurGauche, 0);
 80014ea:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8001578 <Pos_ControlLoop_2steps+0x310>
 80014ee:	4823      	ldr	r0, [pc, #140]	; (800157c <Pos_ControlLoop_2steps+0x314>)
 80014f0:	f000 fb86 	bl	8001c00 <MOT_SetDutyCycle>
		MOT_SetDutyCycle(&MoteurDroite, 0);
 80014f4:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8001578 <Pos_ControlLoop_2steps+0x310>
 80014f8:	4821      	ldr	r0, [pc, #132]	; (8001580 <Pos_ControlLoop_2steps+0x318>)
 80014fa:	f000 fb81 	bl	8001c00 <MOT_SetDutyCycle>

		distanceToTargetInitial = 0;
 80014fe:	491a      	ldr	r1, [pc, #104]	; (8001568 <Pos_ControlLoop_2steps+0x300>)
 8001500:	f04f 0200 	mov.w	r2, #0
 8001504:	f04f 0300 	mov.w	r3, #0
 8001508:	e9c1 2300 	strd	r2, r3, [r1]
		angleRelativeInitial = 0;
 800150c:	4914      	ldr	r1, [pc, #80]	; (8001560 <Pos_ControlLoop_2steps+0x2f8>)
 800150e:	f04f 0200 	mov.w	r2, #0
 8001512:	f04f 0300 	mov.w	r3, #0
 8001516:	e9c1 2300 	strd	r2, r3, [r1]

		if (!isArrived()) {
 800151a:	f7ff fdc7 	bl	80010ac <isArrived>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	f040 8187 	bne.w	8001834 <Pos_ControlLoop_2steps+0x5cc>
			state = ROTATION;
 8001526:	4b13      	ldr	r3, [pc, #76]	; (8001574 <Pos_ControlLoop_2steps+0x30c>)
 8001528:	2201      	movs	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800152c:	e182      	b.n	8001834 <Pos_ControlLoop_2steps+0x5cc>
 800152e:	bf00      	nop
 8001530:	54442d18 	.word	0x54442d18
 8001534:	400921fb 	.word	0x400921fb
 8001538:	54442d18 	.word	0x54442d18
 800153c:	401921fb 	.word	0x401921fb
 8001540:	54442d18 	.word	0x54442d18
 8001544:	c00921fb 	.word	0xc00921fb
 8001548:	00000000 	.word	0x00000000
 800154c:	40000000 	.word	0x40000000
 8001550:	2000440c 	.word	0x2000440c
 8001554:	200043f8 	.word	0x200043f8
 8001558:	20000248 	.word	0x20000248
 800155c:	20000240 	.word	0x20000240
 8001560:	20000258 	.word	0x20000258
 8001564:	3ff00000 	.word	0x3ff00000
 8001568:	20000250 	.word	0x20000250
 800156c:	20000260 	.word	0x20000260
 8001570:	20000264 	.word	0x20000264
 8001574:	2000023c 	.word	0x2000023c
 8001578:	00000000 	.word	0x00000000
 800157c:	20004398 	.word	0x20004398
 8001580:	200043c8 	.word	0x200043c8

	case ROTATION:
		//printf("angleRelative = %lf\r\n", angleRelative);

		// Choix du sens de rotation
		if (angleRelative < M_PI && angleRelative > 0){
 8001584:	a3c9      	add	r3, pc, #804	; (adr r3, 80018ac <Pos_ControlLoop_2steps+0x644>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800158e:	f7ff fad5 	bl	8000b3c <__aeabi_dcmplt>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d013      	beq.n	80015c0 <Pos_ControlLoop_2steps+0x358>
 8001598:	f04f 0200 	mov.w	r2, #0
 800159c:	f04f 0300 	mov.w	r3, #0
 80015a0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80015a4:	f7ff fae8 	bl	8000b78 <__aeabi_dcmpgt>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d008      	beq.n	80015c0 <Pos_ControlLoop_2steps+0x358>
			MOT_SetDirection(&MoteurGauche, MOT_FUNCTIONS_REVERSE);
 80015ae:	2102      	movs	r1, #2
 80015b0:	48b1      	ldr	r0, [pc, #708]	; (8001878 <Pos_ControlLoop_2steps+0x610>)
 80015b2:	f000 facc 	bl	8001b4e <MOT_SetDirection>
			MOT_SetDirection(&MoteurDroite, MOT_FUNCTIONS_FORWARD);
 80015b6:	2101      	movs	r1, #1
 80015b8:	48b0      	ldr	r0, [pc, #704]	; (800187c <Pos_ControlLoop_2steps+0x614>)
 80015ba:	f000 fac8 	bl	8001b4e <MOT_SetDirection>
 80015be:	e007      	b.n	80015d0 <Pos_ControlLoop_2steps+0x368>
		} else {
			MOT_SetDirection(&MoteurGauche, MOT_FUNCTIONS_FORWARD);
 80015c0:	2101      	movs	r1, #1
 80015c2:	48ad      	ldr	r0, [pc, #692]	; (8001878 <Pos_ControlLoop_2steps+0x610>)
 80015c4:	f000 fac3 	bl	8001b4e <MOT_SetDirection>
			MOT_SetDirection(&MoteurDroite, MOT_FUNCTIONS_REVERSE);
 80015c8:	2102      	movs	r1, #2
 80015ca:	48ac      	ldr	r0, [pc, #688]	; (800187c <Pos_ControlLoop_2steps+0x614>)
 80015cc:	f000 fabf 	bl	8001b4e <MOT_SetDirection>
		}

		// Contrôle de la vitesse
		double spin = POS_ROT_SMAX * speedCurve(rotationProgress, 1);
 80015d0:	ed9f 1b9d 	vldr	d1, [pc, #628]	; 8001848 <Pos_ControlLoop_2steps+0x5e0>
 80015d4:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 80015d8:	f7ff fdee 	bl	80011b8 <speedCurve>
 80015dc:	ec51 0b10 	vmov	r0, r1, d0
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	4ba6      	ldr	r3, [pc, #664]	; (8001880 <Pos_ControlLoop_2steps+0x618>)
 80015e6:	f7ff f837 	bl	8000658 <__aeabi_dmul>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	e9c7 2302 	strd	r2, r3, [r7, #8]
		spin += POS_ROT_SMIN * (1 - rotationProgress);
 80015f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80015f6:	f04f 0000 	mov.w	r0, #0
 80015fa:	49a2      	ldr	r1, [pc, #648]	; (8001884 <Pos_ControlLoop_2steps+0x61c>)
 80015fc:	f7fe fe74 	bl	80002e8 <__aeabi_dsub>
 8001600:	4602      	mov	r2, r0
 8001602:	460b      	mov	r3, r1
 8001604:	4610      	mov	r0, r2
 8001606:	4619      	mov	r1, r3
 8001608:	f04f 0200 	mov.w	r2, #0
 800160c:	4b9e      	ldr	r3, [pc, #632]	; (8001888 <Pos_ControlLoop_2steps+0x620>)
 800160e:	f7ff f823 	bl	8000658 <__aeabi_dmul>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800161a:	f7fe fe67 	bl	80002ec <__adddf3>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	e9c7 2302 	strd	r2, r3, [r7, #8]
		vit_SpeedControl(&MoteurGauche, &CodeurGauche, ticksLeft, spin);
 8001626:	ed97 0b02 	vldr	d0, [r7, #8]
 800162a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800162c:	4997      	ldr	r1, [pc, #604]	; (800188c <Pos_ControlLoop_2steps+0x624>)
 800162e:	4892      	ldr	r0, [pc, #584]	; (8001878 <Pos_ControlLoop_2steps+0x610>)
 8001630:	f000 f940 	bl	80018b4 <vit_SpeedControl>
		vit_SpeedControl(&MoteurDroite, &CodeurDroite, ticksRight, spin);
 8001634:	ed97 0b02 	vldr	d0, [r7, #8]
 8001638:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800163a:	4995      	ldr	r1, [pc, #596]	; (8001890 <Pos_ControlLoop_2steps+0x628>)
 800163c:	488f      	ldr	r0, [pc, #572]	; (800187c <Pos_ControlLoop_2steps+0x614>)
 800163e:	f000 f939 	bl	80018b4 <vit_SpeedControl>

		// Stop conditions
		//printf("spin = %lf\r\n", spin);
		if(spin == spin_previous && (angleRelative <= 0.1 && angleRelative >= -0.1)){
 8001642:	4b94      	ldr	r3, [pc, #592]	; (8001894 <Pos_ControlLoop_2steps+0x62c>)
 8001644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001648:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800164c:	f7ff fa6c 	bl	8000b28 <__aeabi_dcmpeq>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d016      	beq.n	8001684 <Pos_ControlLoop_2steps+0x41c>
 8001656:	a37e      	add	r3, pc, #504	; (adr r3, 8001850 <Pos_ControlLoop_2steps+0x5e8>)
 8001658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001660:	f7ff fa76 	bl	8000b50 <__aeabi_dcmple>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d00c      	beq.n	8001684 <Pos_ControlLoop_2steps+0x41c>
 800166a:	a37b      	add	r3, pc, #492	; (adr r3, 8001858 <Pos_ControlLoop_2steps+0x5f0>)
 800166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001670:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001674:	f7ff fa76 	bl	8000b64 <__aeabi_dcmpge>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d002      	beq.n	8001684 <Pos_ControlLoop_2steps+0x41c>
			state = MOVE;
 800167e:	4b86      	ldr	r3, [pc, #536]	; (8001898 <Pos_ControlLoop_2steps+0x630>)
 8001680:	2202      	movs	r2, #2
 8001682:	701a      	strb	r2, [r3, #0]
		}

		spin_previous = spin;
 8001684:	4983      	ldr	r1, [pc, #524]	; (8001894 <Pos_ControlLoop_2steps+0x62c>)
 8001686:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800168a:	e9c1 2300 	strd	r2, r3, [r1]

		break;
 800168e:	e0d2      	b.n	8001836 <Pos_ControlLoop_2steps+0x5ce>
	case MOVE:
		//printf("moveProgress = %lf\r\n", moveProgress);
		//printf("angleRelative = %lf\r\n", angleRelative);

		// Choix du sens de rotation
		MOT_SetDirection(&MoteurGauche, MOT_FUNCTIONS_FORWARD);
 8001690:	2101      	movs	r1, #1
 8001692:	4879      	ldr	r0, [pc, #484]	; (8001878 <Pos_ControlLoop_2steps+0x610>)
 8001694:	f000 fa5b 	bl	8001b4e <MOT_SetDirection>
		MOT_SetDirection(&MoteurDroite, MOT_FUNCTIONS_FORWARD);
 8001698:	2101      	movs	r1, #1
 800169a:	4878      	ldr	r0, [pc, #480]	; (800187c <Pos_ControlLoop_2steps+0x614>)
 800169c:	f000 fa57 	bl	8001b4e <MOT_SetDirection>

		// Contrôle de la vitesse
		double speed = POS_LIN_SMAX * speedCurve(moveProgress, 1);
 80016a0:	ed9f 1b69 	vldr	d1, [pc, #420]	; 8001848 <Pos_ControlLoop_2steps+0x5e0>
 80016a4:	ed97 0b08 	vldr	d0, [r7, #32]
 80016a8:	f7ff fd86 	bl	80011b8 <speedCurve>
 80016ac:	ec51 0b10 	vmov	r0, r1, d0
 80016b0:	a36b      	add	r3, pc, #428	; (adr r3, 8001860 <Pos_ControlLoop_2steps+0x5f8>)
 80016b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b6:	f7fe ffcf 	bl	8000658 <__aeabi_dmul>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	e9c7 2306 	strd	r2, r3, [r7, #24]
		speed += POS_LIN_SMIN * (1 - moveProgress);
 80016c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016c6:	f04f 0000 	mov.w	r0, #0
 80016ca:	496e      	ldr	r1, [pc, #440]	; (8001884 <Pos_ControlLoop_2steps+0x61c>)
 80016cc:	f7fe fe0c 	bl	80002e8 <__aeabi_dsub>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f04f 0200 	mov.w	r2, #0
 80016dc:	4b6f      	ldr	r3, [pc, #444]	; (800189c <Pos_ControlLoop_2steps+0x634>)
 80016de:	f7fe ffbb 	bl	8000658 <__aeabi_dmul>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016ea:	f7fe fdff 	bl	80002ec <__adddf3>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double spCorrection = 1 - fabs(angleRelative);
 80016f6:	6cbc      	ldr	r4, [r7, #72]	; 0x48
 80016f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016fa:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80016fe:	4622      	mov	r2, r4
 8001700:	462b      	mov	r3, r5
 8001702:	f04f 0000 	mov.w	r0, #0
 8001706:	495f      	ldr	r1, [pc, #380]	; (8001884 <Pos_ControlLoop_2steps+0x61c>)
 8001708:	f7fe fdee 	bl	80002e8 <__aeabi_dsub>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	e9c7 2304 	strd	r2, r3, [r7, #16]

		if(distanceToTarget < 50){
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	4b60      	ldr	r3, [pc, #384]	; (800189c <Pos_ControlLoop_2steps+0x634>)
 800171a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800171e:	f7ff fa0d 	bl	8000b3c <__aeabi_dcmplt>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d00e      	beq.n	8001746 <Pos_ControlLoop_2steps+0x4de>
			vit_SpeedControl(&MoteurGauche, &CodeurGauche, ticksLeft, speed);
 8001728:	ed97 0b06 	vldr	d0, [r7, #24]
 800172c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800172e:	4957      	ldr	r1, [pc, #348]	; (800188c <Pos_ControlLoop_2steps+0x624>)
 8001730:	4851      	ldr	r0, [pc, #324]	; (8001878 <Pos_ControlLoop_2steps+0x610>)
 8001732:	f000 f8bf 	bl	80018b4 <vit_SpeedControl>
			vit_SpeedControl(&MoteurDroite, &CodeurDroite, ticksRight, speed);
 8001736:	ed97 0b06 	vldr	d0, [r7, #24]
 800173a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800173c:	4954      	ldr	r1, [pc, #336]	; (8001890 <Pos_ControlLoop_2steps+0x628>)
 800173e:	484f      	ldr	r0, [pc, #316]	; (800187c <Pos_ControlLoop_2steps+0x614>)
 8001740:	f000 f8b8 	bl	80018b4 <vit_SpeedControl>
 8001744:	e03f      	b.n	80017c6 <Pos_ControlLoop_2steps+0x55e>
		}
		else{
			if(angleRelative < 0){
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001752:	f7ff f9f3 	bl	8000b3c <__aeabi_dcmplt>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d01a      	beq.n	8001792 <Pos_ControlLoop_2steps+0x52a>
				vit_SpeedControl(&MoteurGauche, &CodeurGauche, ticksLeft, speed);
 800175c:	ed97 0b06 	vldr	d0, [r7, #24]
 8001760:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001762:	494a      	ldr	r1, [pc, #296]	; (800188c <Pos_ControlLoop_2steps+0x624>)
 8001764:	4844      	ldr	r0, [pc, #272]	; (8001878 <Pos_ControlLoop_2steps+0x610>)
 8001766:	f000 f8a5 	bl	80018b4 <vit_SpeedControl>
				vit_SpeedControl(&MoteurDroite, &CodeurDroite, ticksRight, speed * spCorrection);
 800176a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800176e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001772:	f7fe ff71 	bl	8000658 <__aeabi_dmul>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	ec43 2b17 	vmov	d7, r2, r3
 800177e:	eeb0 0a47 	vmov.f32	s0, s14
 8001782:	eef0 0a67 	vmov.f32	s1, s15
 8001786:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001788:	4941      	ldr	r1, [pc, #260]	; (8001890 <Pos_ControlLoop_2steps+0x628>)
 800178a:	483c      	ldr	r0, [pc, #240]	; (800187c <Pos_ControlLoop_2steps+0x614>)
 800178c:	f000 f892 	bl	80018b4 <vit_SpeedControl>
 8001790:	e019      	b.n	80017c6 <Pos_ControlLoop_2steps+0x55e>
			} else{
				vit_SpeedControl(&MoteurGauche, &CodeurGauche, ticksLeft, speed * spCorrection);
 8001792:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001796:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800179a:	f7fe ff5d 	bl	8000658 <__aeabi_dmul>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	ec43 2b17 	vmov	d7, r2, r3
 80017a6:	eeb0 0a47 	vmov.f32	s0, s14
 80017aa:	eef0 0a67 	vmov.f32	s1, s15
 80017ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80017b0:	4936      	ldr	r1, [pc, #216]	; (800188c <Pos_ControlLoop_2steps+0x624>)
 80017b2:	4831      	ldr	r0, [pc, #196]	; (8001878 <Pos_ControlLoop_2steps+0x610>)
 80017b4:	f000 f87e 	bl	80018b4 <vit_SpeedControl>
				vit_SpeedControl(&MoteurDroite, &CodeurDroite, ticksRight, speed);
 80017b8:	ed97 0b06 	vldr	d0, [r7, #24]
 80017bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80017be:	4934      	ldr	r1, [pc, #208]	; (8001890 <Pos_ControlLoop_2steps+0x628>)
 80017c0:	482e      	ldr	r0, [pc, #184]	; (800187c <Pos_ControlLoop_2steps+0x614>)
 80017c2:	f000 f877 	bl	80018b4 <vit_SpeedControl>
			}
		}

		// Stop conditions
		//printf("speed = %lf\r\n", speed);
		if(angleRelative < (M_PI/2) && angleRelative > (-M_PI/2) && distanceToTarget < 10){
 80017c6:	a328      	add	r3, pc, #160	; (adr r3, 8001868 <Pos_ControlLoop_2steps+0x600>)
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80017d0:	f7ff f9b4 	bl	8000b3c <__aeabi_dcmplt>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d100      	bne.n	80017dc <Pos_ControlLoop_2steps+0x574>
			state = STAND_BY;
			targetX = 0;
			targetY = 0;
		}
		break;
 80017da:	e02c      	b.n	8001836 <Pos_ControlLoop_2steps+0x5ce>
		if(angleRelative < (M_PI/2) && angleRelative > (-M_PI/2) && distanceToTarget < 10){
 80017dc:	a324      	add	r3, pc, #144	; (adr r3, 8001870 <Pos_ControlLoop_2steps+0x608>)
 80017de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80017e6:	f7ff f9c7 	bl	8000b78 <__aeabi_dcmpgt>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d100      	bne.n	80017f2 <Pos_ControlLoop_2steps+0x58a>
		break;
 80017f0:	e021      	b.n	8001836 <Pos_ControlLoop_2steps+0x5ce>
		if(angleRelative < (M_PI/2) && angleRelative > (-M_PI/2) && distanceToTarget < 10){
 80017f2:	f04f 0200 	mov.w	r2, #0
 80017f6:	4b2a      	ldr	r3, [pc, #168]	; (80018a0 <Pos_ControlLoop_2steps+0x638>)
 80017f8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80017fc:	f7ff f99e 	bl	8000b3c <__aeabi_dcmplt>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d100      	bne.n	8001808 <Pos_ControlLoop_2steps+0x5a0>
		break;
 8001806:	e016      	b.n	8001836 <Pos_ControlLoop_2steps+0x5ce>
			state = STAND_BY;
 8001808:	4b23      	ldr	r3, [pc, #140]	; (8001898 <Pos_ControlLoop_2steps+0x630>)
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]
			targetX = 0;
 800180e:	4925      	ldr	r1, [pc, #148]	; (80018a4 <Pos_ControlLoop_2steps+0x63c>)
 8001810:	f04f 0200 	mov.w	r2, #0
 8001814:	f04f 0300 	mov.w	r3, #0
 8001818:	e9c1 2300 	strd	r2, r3, [r1]
			targetY = 0;
 800181c:	4922      	ldr	r1, [pc, #136]	; (80018a8 <Pos_ControlLoop_2steps+0x640>)
 800181e:	f04f 0200 	mov.w	r2, #0
 8001822:	f04f 0300 	mov.w	r3, #0
 8001826:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 800182a:	e004      	b.n	8001836 <Pos_ControlLoop_2steps+0x5ce>

	default:
		state = STAND_BY;
 800182c:	4b1a      	ldr	r3, [pc, #104]	; (8001898 <Pos_ControlLoop_2steps+0x630>)
 800182e:	2200      	movs	r2, #0
 8001830:	701a      	strb	r2, [r3, #0]
		break;
 8001832:	e000      	b.n	8001836 <Pos_ControlLoop_2steps+0x5ce>
		break;
 8001834:	bf00      	nop
	}
}
 8001836:	bf00      	nop
 8001838:	3750      	adds	r7, #80	; 0x50
 800183a:	46bd      	mov	sp, r7
 800183c:	ecbd 8b02 	vpop	{d8}
 8001840:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001844:	f3af 8000 	nop.w
 8001848:	00000000 	.word	0x00000000
 800184c:	3ff00000 	.word	0x3ff00000
 8001850:	9999999a 	.word	0x9999999a
 8001854:	3fb99999 	.word	0x3fb99999
 8001858:	9999999a 	.word	0x9999999a
 800185c:	bfb99999 	.word	0xbfb99999
 8001860:	00000000 	.word	0x00000000
 8001864:	4062c000 	.word	0x4062c000
 8001868:	54442d18 	.word	0x54442d18
 800186c:	3ff921fb 	.word	0x3ff921fb
 8001870:	54442d18 	.word	0x54442d18
 8001874:	bff921fb 	.word	0xbff921fb
 8001878:	20004398 	.word	0x20004398
 800187c:	200043c8 	.word	0x200043c8
 8001880:	405e0000 	.word	0x405e0000
 8001884:	3ff00000 	.word	0x3ff00000
 8001888:	40540000 	.word	0x40540000
 800188c:	2000440c 	.word	0x2000440c
 8001890:	200043f8 	.word	0x200043f8
 8001894:	20000268 	.word	0x20000268
 8001898:	2000023c 	.word	0x2000023c
 800189c:	40490000 	.word	0x40490000
 80018a0:	40240000 	.word	0x40240000
 80018a4:	20000240 	.word	0x20000240
 80018a8:	20000248 	.word	0x20000248
 80018ac:	54442d18 	.word	0x54442d18
 80018b0:	400921fb 	.word	0x400921fb

080018b4 <vit_SpeedControl>:
 * @param Motor Motor HandleTypeDef
 * @param Encoder Encoder HandleTypeDef
 * @return TBD
 */
int32_t vit_SpeedControl(MOT_HandleTypeDef* Motor, ENC_HandleTypeDef* Encoder,
		int32_t ticks, double consigne){
 80018b4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018b8:	b08c      	sub	sp, #48	; 0x30
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6178      	str	r0, [r7, #20]
 80018be:	6139      	str	r1, [r7, #16]
 80018c0:	60fa      	str	r2, [r7, #12]
 80018c2:	ed87 0b00 	vstr	d0, [r7]

	// Récupération du nombre de ticks
	int32_t ticksMem = ticks;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	62bb      	str	r3, [r7, #40]	; 0x28
	if(ticks < 0) ticks = ticks * (-1);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	da02      	bge.n	80018d6 <vit_SpeedControl+0x22>
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	425b      	negs	r3, r3
 80018d4:	60fb      	str	r3, [r7, #12]

	// Calcul de la vitesse du moteur
	int freq_codeuse = SPEED_CONTROL_FREQUENCY * ticks;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2232      	movs	r2, #50	; 0x32
 80018da:	fb02 f303 	mul.w	r3, r2, r3
 80018de:	627b      	str	r3, [r7, #36]	; 0x24
	//float speed = ((float)freq_codeuse * ((float)WHEEL_PERIMETER/Encoder->TicksPerRev));
	float speed = ((float)freq_codeuse * Encoder->TicksCoeff);
 80018e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e2:	ee07 3a90 	vmov	s15, r3
 80018e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	edd3 7a04 	vldr	s15, [r3, #16]
 80018f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f4:	edc7 7a08 	vstr	s15, [r7, #32]
	// Vitesse calculée en mm/sec

	float erreur = consigne - speed;
 80018f8:	6a38      	ldr	r0, [r7, #32]
 80018fa:	f7fe fe55 	bl	80005a8 <__aeabi_f2d>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001906:	f7fe fcef 	bl	80002e8 <__aeabi_dsub>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	4610      	mov	r0, r2
 8001910:	4619      	mov	r1, r3
 8001912:	f7ff f999 	bl	8000c48 <__aeabi_d2f>
 8001916:	4603      	mov	r3, r0
 8001918:	61fb      	str	r3, [r7, #28]
	float s = 60; // Command offset
 800191a:	4b36      	ldr	r3, [pc, #216]	; (80019f4 <vit_SpeedControl+0x140>)
 800191c:	62fb      	str	r3, [r7, #44]	; 0x2c
	s = s + Motor->Kp * erreur;
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	ed93 7a06 	vldr	s14, [r3, #24]
 8001924:	edd7 7a07 	vldr	s15, [r7, #28]
 8001928:	ee67 7a27 	vmul.f32	s15, s14, s15
 800192c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001930:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001934:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s = s + Motor->Ki * (erreur + Motor->err_previous);
 8001938:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800193a:	f7fe fe35 	bl	80005a8 <__aeabi_f2d>
 800193e:	4604      	mov	r4, r0
 8001940:	460d      	mov	r5, r1
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fe2e 	bl	80005a8 <__aeabi_f2d>
 800194c:	4680      	mov	r8, r0
 800194e:	4689      	mov	r9, r1
 8001950:	69f8      	ldr	r0, [r7, #28]
 8001952:	f7fe fe29 	bl	80005a8 <__aeabi_f2d>
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800195c:	f7fe fcc6 	bl	80002ec <__adddf3>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4640      	mov	r0, r8
 8001966:	4649      	mov	r1, r9
 8001968:	f7fe fe76 	bl	8000658 <__aeabi_dmul>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	4620      	mov	r0, r4
 8001972:	4629      	mov	r1, r5
 8001974:	f7fe fcba 	bl	80002ec <__adddf3>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4610      	mov	r0, r2
 800197e:	4619      	mov	r1, r3
 8001980:	f7ff f962 	bl	8000c48 <__aeabi_d2f>
 8001984:	4603      	mov	r3, r0
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
	//s = s + Motor->s_previous + Motor->Ki * (erreur + Motor->err_previous) * (SPEED_CONTROL_PERIOD/2);


	if(s >= 80) 	s = 80;
 8001988:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800198c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80019f8 <vit_SpeedControl+0x144>
 8001990:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001998:	db02      	blt.n	80019a0 <vit_SpeedControl+0xec>
 800199a:	4b18      	ldr	r3, [pc, #96]	; (80019fc <vit_SpeedControl+0x148>)
 800199c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800199e:	e009      	b.n	80019b4 <vit_SpeedControl+0x100>
	else if(s < 0) 	s = 0;
 80019a0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80019a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ac:	d502      	bpl.n	80019b4 <vit_SpeedControl+0x100>
 80019ae:	f04f 0300 	mov.w	r3, #0
 80019b2:	62fb      	str	r3, [r7, #44]	; 0x2c

	Motor->s_previous = s;
 80019b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80019b6:	f7fe fdf7 	bl	80005a8 <__aeabi_f2d>
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	6979      	ldr	r1, [r7, #20]
 80019c0:	e9c1 2308 	strd	r2, r3, [r1, #32]
	Motor->err_previous = erreur;
 80019c4:	69f8      	ldr	r0, [r7, #28]
 80019c6:	f7fe fdef 	bl	80005a8 <__aeabi_f2d>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	6979      	ldr	r1, [r7, #20]
 80019d0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	MOT_SetDutyCycle(Motor,s);
 80019d4:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 80019d8:	6978      	ldr	r0, [r7, #20]
 80019da:	f000 f911 	bl	8001c00 <MOT_SetDutyCycle>

	return speed;
 80019de:	edd7 7a08 	vldr	s15, [r7, #32]
 80019e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e6:	ee17 3a90 	vmov	r3, s15
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3730      	adds	r7, #48	; 0x30
 80019ee:	46bd      	mov	sp, r7
 80019f0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80019f4:	42700000 	.word	0x42700000
 80019f8:	42a00000 	.word	0x42a00000
 80019fc:	42a00000 	.word	0x42a00000

08001a00 <ENC_InitTimer>:
 *	@param 	htim is a TIM handle
 *  @param  Channel_A is the TIM Channels
 *  @param  Channel_B is the TIM Channels
 *	@retval HAL_Status
 */
uint8_t ENC_InitTimer(ENC_HandleTypeDef* Encoder, TIM_HandleTypeDef *htim, uint32_t Channel_A, uint32_t Channel_B){
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	60b9      	str	r1, [r7, #8]
 8001a0a:	607a      	str	r2, [r7, #4]
 8001a0c:	603b      	str	r3, [r7, #0]
	Encoder->Timer = htim;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	68ba      	ldr	r2, [r7, #8]
 8001a12:	601a      	str	r2, [r3, #0]
	Encoder->Timer_Channel_A = Channel_A;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	605a      	str	r2, [r3, #4]
	Encoder->Timer_Channel_B = Channel_B;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	683a      	ldr	r2, [r7, #0]
 8001a1e:	609a      	str	r2, [r3, #8]

	if(HAL_OK != HAL_TIM_Encoder_Start(Encoder->Timer, Encoder->Timer_Channel_A & Encoder->Timer_Channel_B))
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6818      	ldr	r0, [r3, #0]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f003 f84c 	bl	8004acc <HAL_TIM_Encoder_Start>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <ENC_InitTimer+0x3e>
		return 1;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e000      	b.n	8001a40 <ENC_InitTimer+0x40>

	return 0;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <ENC_SetTicksPerRev>:

/*	@brief	Set the TicksPerRev value of the encoder
 *	@param	Encoder is a ENC_HandleTypeDef
 *	@param 	ticksPerRev value
 */
void ENC_SetTicksPerRev(ENC_HandleTypeDef* Encoder, float ticksPerRev){
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	ed87 0a00 	vstr	s0, [r7]
	Encoder->TicksPerRev = ticksPerRev;
 8001a54:	edd7 7a00 	vldr	s15, [r7]
 8001a58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a5c:	ee17 3a90 	vmov	r3, s15
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	819a      	strh	r2, [r3, #12]
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <ENC_GetCnt>:

/*	@brief	Get the counter value of the timer
 *	@param	Encoder is a Enc_Struct structure
 *	@retval CNT value of the timer
 */
int16_t ENC_GetCnt(ENC_HandleTypeDef* Encoder){
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b084      	sub	sp, #16
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
	//uint16_t ticks = __HAL_TIM_GET_COUNTER(Encoder->Timer);
	int16_t ticks = Encoder->Timer->Instance->CNT;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a82:	81fb      	strh	r3, [r7, #14]
	ENC_ResetCnt(Encoder);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f806 	bl	8001a96 <ENC_ResetCnt>

	return ticks;
 8001a8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <ENC_ResetCnt>:

/*	@brief	Reset the counter value of the timer
 *	@param	Encoder is a Enc_Struct structure
 *	@retval 0
 */
uint8_t ENC_ResetCnt(ENC_HandleTypeDef* Encoder){
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
	Encoder->Timer->Instance->CNT = 0;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	625a      	str	r2, [r3, #36]	; 0x24

	return 0;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <MOT_InitTimer>:
 *	@param	Motor is a MOT_HandleTypeDef
 *	@param 	htim is a TIM handle
 *  @param  Channel is the TIM Channel used
 *	@retval HAL status
 */
uint8_t MOT_InitTimer(MOT_HandleTypeDef* Motor, TIM_HandleTypeDef *htim, uint32_t Channel){
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b084      	sub	sp, #16
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	60f8      	str	r0, [r7, #12]
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
	Motor->Timer_Handle = htim;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	68ba      	ldr	r2, [r7, #8]
 8001ac6:	601a      	str	r2, [r3, #0]
	Motor->Timer_Channel = Channel;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	605a      	str	r2, [r3, #4]

	if(HAL_OK != HAL_TIM_PWM_Start(Motor->Timer_Handle, Motor->Timer_Channel))
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4610      	mov	r0, r2
 8001ada:	f002 fe89 	bl	80047f0 <HAL_TIM_PWM_Start>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MOT_InitTimer+0x32>
		return 1;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e000      	b.n	8001aea <MOT_InitTimer+0x34>

	return 0;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <MOT_InitGPIOs>:
 *  @param  IN1_GPIO_Pin specifies the port bit
 *	@param 	IN2_GPIOx is a GPIOx where x can be (A..K) to select the GPIO peripheral
 *  @param  IN2_GPIO_Pin specifies the port bit
 */
void MOT_InitGPIOs(MOT_HandleTypeDef* Motor, GPIO_TypeDef* IN1_GPIOx, uint16_t IN1_GPIO_Pin,
		GPIO_TypeDef* IN2_GPIOx, uint16_t IN2_GPIO_Pin){
 8001af2:	b480      	push	{r7}
 8001af4:	b085      	sub	sp, #20
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	60b9      	str	r1, [r7, #8]
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	4613      	mov	r3, r2
 8001b00:	80fb      	strh	r3, [r7, #6]
	Motor->IN1_GPIOx = IN1_GPIOx;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	68ba      	ldr	r2, [r7, #8]
 8001b06:	609a      	str	r2, [r3, #8]
	Motor->IN1_GPIO_Pin = IN1_GPIO_Pin;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	88fa      	ldrh	r2, [r7, #6]
 8001b0c:	819a      	strh	r2, [r3, #12]
	Motor->IN2_GPIOx = IN2_GPIOx;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	611a      	str	r2, [r3, #16]
	Motor->IN2_GPIO_Pin = IN2_GPIO_Pin;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	8b3a      	ldrh	r2, [r7, #24]
 8001b18:	829a      	strh	r2, [r3, #20]
}
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <MOT_SetCoeff>:
/**	@brief	Set coefficient for the error correction of the motor
 *	@param	Motor is a MOT_HandleTypeDef
 *	@param 	Kp coefficient
 *	@param 	Ki coefficient
 */
void MOT_SetCoeff(MOT_HandleTypeDef* Motor, float Kp, float Ki){
 8001b26:	b480      	push	{r7}
 8001b28:	b085      	sub	sp, #20
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	60f8      	str	r0, [r7, #12]
 8001b2e:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b32:	edc7 0a01 	vstr	s1, [r7, #4]
	Motor->Kp = Kp;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	68ba      	ldr	r2, [r7, #8]
 8001b3a:	619a      	str	r2, [r3, #24]
	Motor->Ki = Ki;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	61da      	str	r2, [r3, #28]
}
 8001b42:	bf00      	nop
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <MOT_SetDirection>:
 *		@arg	MOT_FUNCTIONS_STOP
 *		@arg 	MOT_FUNCTIONS_FORWARD
 *		@arg 	MOT_FUNCTIONS_REVERSE
 */

void MOT_SetDirection(MOT_HandleTypeDef* Motor, uint8_t direction){
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b082      	sub	sp, #8
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	460b      	mov	r3, r1
 8001b58:	70fb      	strb	r3, [r7, #3]
	switch(direction){
 8001b5a:	78fb      	ldrb	r3, [r7, #3]
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d028      	beq.n	8001bb2 <MOT_SetDirection+0x64>
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	dc37      	bgt.n	8001bd4 <MOT_SetDirection+0x86>
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d002      	beq.n	8001b6e <MOT_SetDirection+0x20>
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d011      	beq.n	8001b90 <MOT_SetDirection+0x42>
 8001b6c:	e032      	b.n	8001bd4 <MOT_SetDirection+0x86>

	case MOT_FUNCTIONS_STOP:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_RESET);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6898      	ldr	r0, [r3, #8]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	899b      	ldrh	r3, [r3, #12]
 8001b76:	2200      	movs	r2, #0
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f001 ff51 	bl	8003a20 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_RESET);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6918      	ldr	r0, [r3, #16]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	8a9b      	ldrh	r3, [r3, #20]
 8001b86:	2200      	movs	r2, #0
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f001 ff49 	bl	8003a20 <HAL_GPIO_WritePin>
		break;
 8001b8e:	e032      	b.n	8001bf6 <MOT_SetDirection+0xa8>

	case MOT_FUNCTIONS_FORWARD:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_RESET);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6898      	ldr	r0, [r3, #8]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	899b      	ldrh	r3, [r3, #12]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f001 ff40 	bl	8003a20 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_SET);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6918      	ldr	r0, [r3, #16]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	8a9b      	ldrh	r3, [r3, #20]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	4619      	mov	r1, r3
 8001bac:	f001 ff38 	bl	8003a20 <HAL_GPIO_WritePin>
		break;
 8001bb0:	e021      	b.n	8001bf6 <MOT_SetDirection+0xa8>

	case MOT_FUNCTIONS_REVERSE:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_SET);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6898      	ldr	r0, [r3, #8]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	899b      	ldrh	r3, [r3, #12]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f001 ff2f 	bl	8003a20 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_RESET);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6918      	ldr	r0, [r3, #16]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	8a9b      	ldrh	r3, [r3, #20]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f001 ff27 	bl	8003a20 <HAL_GPIO_WritePin>
		break;
 8001bd2:	e010      	b.n	8001bf6 <MOT_SetDirection+0xa8>

	default:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_RESET);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6898      	ldr	r0, [r3, #8]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	899b      	ldrh	r3, [r3, #12]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	4619      	mov	r1, r3
 8001be0:	f001 ff1e 	bl	8003a20 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_RESET);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6918      	ldr	r0, [r3, #16]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	8a9b      	ldrh	r3, [r3, #20]
 8001bec:	2200      	movs	r2, #0
 8001bee:	4619      	mov	r1, r3
 8001bf0:	f001 ff16 	bl	8003a20 <HAL_GPIO_WritePin>
	}
}
 8001bf4:	bf00      	nop
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
	...

08001c00 <MOT_SetDutyCycle>:

/*	@brief	Set the duty cycle of the PWM signal
 *	@param	Motor is a MOT_HandleTypeDef
 *	@param	duty_cycle is value between 0 and 100
 */
void MOT_SetDutyCycle(MOT_HandleTypeDef* Motor, float duty_cycle){
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	ed87 0a00 	vstr	s0, [r7]
	if(duty_cycle > 80) duty_cycle = 80;
 8001c0c:	edd7 7a00 	vldr	s15, [r7]
 8001c10:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001ccc <MOT_SetDutyCycle+0xcc>
 8001c14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c1c:	dd02      	ble.n	8001c24 <MOT_SetDutyCycle+0x24>
 8001c1e:	4b2c      	ldr	r3, [pc, #176]	; (8001cd0 <MOT_SetDutyCycle+0xd0>)
 8001c20:	603b      	str	r3, [r7, #0]
 8001c22:	e009      	b.n	8001c38 <MOT_SetDutyCycle+0x38>
	else if(duty_cycle < 0) duty_cycle = 0;
 8001c24:	edd7 7a00 	vldr	s15, [r7]
 8001c28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c30:	d502      	bpl.n	8001c38 <MOT_SetDutyCycle+0x38>
 8001c32:	f04f 0300 	mov.w	r3, #0
 8001c36:	603b      	str	r3, [r7, #0]

	float pulse = (duty_cycle / 100) * (float)MOT_TIM_PERIOD;
 8001c38:	ed97 7a00 	vldr	s14, [r7]
 8001c3c:	eddf 6a25 	vldr	s13, [pc, #148]	; 8001cd4 <MOT_SetDutyCycle+0xd4>
 8001c40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c44:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001cd8 <MOT_SetDutyCycle+0xd8>
 8001c48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c4c:	edc7 7a03 	vstr	s15, [r7, #12]

	__HAL_TIM_SET_COMPARE(Motor->Timer_Handle, Motor->Timer_Channel, (uint32_t)pulse);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d10a      	bne.n	8001c6e <MOT_SetDutyCycle+0x6e>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c66:	ee17 2a90 	vmov	r2, s15
 8001c6a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001c6c:	e027      	b.n	8001cbe <MOT_SetDutyCycle+0xbe>
	__HAL_TIM_SET_COMPARE(Motor->Timer_Handle, Motor->Timer_Channel, (uint32_t)pulse);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	d10a      	bne.n	8001c8c <MOT_SetDutyCycle+0x8c>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c84:	ee17 3a90 	vmov	r3, s15
 8001c88:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001c8a:	e018      	b.n	8001cbe <MOT_SetDutyCycle+0xbe>
	__HAL_TIM_SET_COMPARE(Motor->Timer_Handle, Motor->Timer_Channel, (uint32_t)pulse);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	2b08      	cmp	r3, #8
 8001c92:	d10a      	bne.n	8001caa <MOT_SetDutyCycle+0xaa>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ca2:	ee17 3a90 	vmov	r3, s15
 8001ca6:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001ca8:	e009      	b.n	8001cbe <MOT_SetDutyCycle+0xbe>
	__HAL_TIM_SET_COMPARE(Motor->Timer_Handle, Motor->Timer_Channel, (uint32_t)pulse);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cb8:	ee17 3a90 	vmov	r3, s15
 8001cbc:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001cbe:	bf00      	nop
 8001cc0:	3714      	adds	r7, #20
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	42a00000 	.word	0x42a00000
 8001cd0:	42a00000 	.word	0x42a00000
 8001cd4:	42c80000 	.word	0x42c80000
 8001cd8:	45520000 	.word	0x45520000

08001cdc <Odo_Init>:

/**
 * Initialization of odometry module
 * @return 0
 */
uint8_t Odo_Init(){
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
	Odometry.leftTicks = 0;
 8001ce0:	4b10      	ldr	r3, [pc, #64]	; (8001d24 <Odo_Init+0x48>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
	Odometry.rightTicks = 0;
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <Odo_Init+0x48>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	605a      	str	r2, [r3, #4]

	x = 0;
 8001cec:	490e      	ldr	r1, [pc, #56]	; (8001d28 <Odo_Init+0x4c>)
 8001cee:	f04f 0200 	mov.w	r2, #0
 8001cf2:	f04f 0300 	mov.w	r3, #0
 8001cf6:	e9c1 2300 	strd	r2, r3, [r1]
	y = 0;
 8001cfa:	490c      	ldr	r1, [pc, #48]	; (8001d2c <Odo_Init+0x50>)
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	e9c1 2300 	strd	r2, r3, [r1]
	o = 0;
 8001d08:	4909      	ldr	r1, [pc, #36]	; (8001d30 <Odo_Init+0x54>)
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	f04f 0300 	mov.w	r3, #0
 8001d12:	e9c1 2300 	strd	r2, r3, [r1]
	return 0;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	20004420 	.word	0x20004420
 8001d28:	20000270 	.word	0x20000270
 8001d2c:	20000278 	.word	0x20000278
 8001d30:	20000280 	.word	0x20000280

08001d34 <Odo_GetX>:

double Odo_GetX(){
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
	return x;
 8001d38:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <Odo_GetX+0x20>)
 8001d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d42:	eeb0 0a47 	vmov.f32	s0, s14
 8001d46:	eef0 0a67 	vmov.f32	s1, s15
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	20000270 	.word	0x20000270

08001d58 <Odo_GetY>:

double Odo_GetY(){
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
	return y;
 8001d5c:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <Odo_GetY+0x20>)
 8001d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d62:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d66:	eeb0 0a47 	vmov.f32	s0, s14
 8001d6a:	eef0 0a67 	vmov.f32	s1, s15
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20000278 	.word	0x20000278

08001d7c <Odo_GetO>:

double Odo_GetO(){
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
	return o;
 8001d80:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <Odo_GetO+0x20>)
 8001d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d86:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d8a:	eeb0 0a47 	vmov.f32	s0, s14
 8001d8e:	eef0 0a67 	vmov.f32	s1, s15
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	20000280 	.word	0x20000280

08001da0 <Odo_OdometryUpdate>:
/**
 *
 * @param Odo
 * @return
 */
uint8_t Odo_OdometryUpdate(int32_t leftTicks, int32_t rightTicks){
 8001da0:	b5b0      	push	{r4, r5, r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]

	leftTicks = leftTicks * (-1);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	425b      	negs	r3, r3
 8001dae:	607b      	str	r3, [r7, #4]

	float dDistance = ((float)leftTicks * CodeurGauche.TicksCoeff
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	ee07 3a90 	vmov	s15, r3
 8001db6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dba:	4b63      	ldr	r3, [pc, #396]	; (8001f48 <Odo_OdometryUpdate+0x1a8>)
 8001dbc:	edd3 7a04 	vldr	s15, [r3, #16]
 8001dc0:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ (float)rightTicks * CodeurDroite.TicksCoeff) / 2;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	ee07 3a90 	vmov	s15, r3
 8001dca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001dce:	4b5f      	ldr	r3, [pc, #380]	; (8001f4c <Odo_OdometryUpdate+0x1ac>)
 8001dd0:	edd3 7a04 	vldr	s15, [r3, #16]
 8001dd4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dd8:	ee37 7a27 	vadd.f32	s14, s14, s15
	float dDistance = ((float)leftTicks * CodeurGauche.TicksCoeff
 8001ddc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001de0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001de4:	edc7 7a03 	vstr	s15, [r7, #12]
	float dAngle = ((float)rightTicks * CodeurDroite.TicksCoeff
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	ee07 3a90 	vmov	s15, r3
 8001dee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001df2:	4b56      	ldr	r3, [pc, #344]	; (8001f4c <Odo_OdometryUpdate+0x1ac>)
 8001df4:	edd3 7a04 	vldr	s15, [r3, #16]
 8001df8:	ee27 7a27 	vmul.f32	s14, s14, s15
			- (float)leftTicks * CodeurGauche.TicksCoeff)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	ee07 3a90 	vmov	s15, r3
 8001e02:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e06:	4b50      	ldr	r3, [pc, #320]	; (8001f48 <Odo_OdometryUpdate+0x1a8>)
 8001e08:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e10:	ee37 7a67 	vsub.f32	s14, s14, s15
	float dAngle = ((float)rightTicks * CodeurDroite.TicksCoeff
 8001e14:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8001f50 <Odo_OdometryUpdate+0x1b0>
 8001e18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e1c:	edc7 7a02 	vstr	s15, [r7, #8]
			/ (float)ENTRAXE;

	x += dDistance * cos(o);
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f7fe fbc1 	bl	80005a8 <__aeabi_f2d>
 8001e26:	4604      	mov	r4, r0
 8001e28:	460d      	mov	r5, r1
 8001e2a:	4b4a      	ldr	r3, [pc, #296]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001e2c:	ed93 7b00 	vldr	d7, [r3]
 8001e30:	eeb0 0a47 	vmov.f32	s0, s14
 8001e34:	eef0 0a67 	vmov.f32	s1, s15
 8001e38:	f00b f816 	bl	800ce68 <cos>
 8001e3c:	ec53 2b10 	vmov	r2, r3, d0
 8001e40:	4620      	mov	r0, r4
 8001e42:	4629      	mov	r1, r5
 8001e44:	f7fe fc08 	bl	8000658 <__aeabi_dmul>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4610      	mov	r0, r2
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4b41      	ldr	r3, [pc, #260]	; (8001f58 <Odo_OdometryUpdate+0x1b8>)
 8001e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e56:	f7fe fa49 	bl	80002ec <__adddf3>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	493e      	ldr	r1, [pc, #248]	; (8001f58 <Odo_OdometryUpdate+0x1b8>)
 8001e60:	e9c1 2300 	strd	r2, r3, [r1]
	y += dDistance * sin(o);
 8001e64:	68f8      	ldr	r0, [r7, #12]
 8001e66:	f7fe fb9f 	bl	80005a8 <__aeabi_f2d>
 8001e6a:	4604      	mov	r4, r0
 8001e6c:	460d      	mov	r5, r1
 8001e6e:	4b39      	ldr	r3, [pc, #228]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001e70:	ed93 7b00 	vldr	d7, [r3]
 8001e74:	eeb0 0a47 	vmov.f32	s0, s14
 8001e78:	eef0 0a67 	vmov.f32	s1, s15
 8001e7c:	f00b f850 	bl	800cf20 <sin>
 8001e80:	ec53 2b10 	vmov	r2, r3, d0
 8001e84:	4620      	mov	r0, r4
 8001e86:	4629      	mov	r1, r5
 8001e88:	f7fe fbe6 	bl	8000658 <__aeabi_dmul>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	4610      	mov	r0, r2
 8001e92:	4619      	mov	r1, r3
 8001e94:	4b31      	ldr	r3, [pc, #196]	; (8001f5c <Odo_OdometryUpdate+0x1bc>)
 8001e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e9a:	f7fe fa27 	bl	80002ec <__adddf3>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	492e      	ldr	r1, [pc, #184]	; (8001f5c <Odo_OdometryUpdate+0x1bc>)
 8001ea4:	e9c1 2300 	strd	r2, r3, [r1]
	o += dAngle;
 8001ea8:	68b8      	ldr	r0, [r7, #8]
 8001eaa:	f7fe fb7d 	bl	80005a8 <__aeabi_f2d>
 8001eae:	4b29      	ldr	r3, [pc, #164]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb4:	f7fe fa1a 	bl	80002ec <__adddf3>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4925      	ldr	r1, [pc, #148]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001ebe:	e9c1 2300 	strd	r2, r3, [r1]

	if(o > M_PI)
 8001ec2:	4b24      	ldr	r3, [pc, #144]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001ec4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ec8:	a319      	add	r3, pc, #100	; (adr r3, 8001f30 <Odo_OdometryUpdate+0x190>)
 8001eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ece:	f7fe fe53 	bl	8000b78 <__aeabi_dcmpgt>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00c      	beq.n	8001ef2 <Odo_OdometryUpdate+0x152>
		o -= M_PI * 2.0f;
 8001ed8:	4b1e      	ldr	r3, [pc, #120]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001eda:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ede:	a316      	add	r3, pc, #88	; (adr r3, 8001f38 <Odo_OdometryUpdate+0x198>)
 8001ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee4:	f7fe fa00 	bl	80002e8 <__aeabi_dsub>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	460b      	mov	r3, r1
 8001eec:	4919      	ldr	r1, [pc, #100]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001eee:	e9c1 2300 	strd	r2, r3, [r1]

	if(o < (-1) * M_PI)
 8001ef2:	4b18      	ldr	r3, [pc, #96]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001ef4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ef8:	a311      	add	r3, pc, #68	; (adr r3, 8001f40 <Odo_OdometryUpdate+0x1a0>)
 8001efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efe:	f7fe fe1d 	bl	8000b3c <__aeabi_dcmplt>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00c      	beq.n	8001f22 <Odo_OdometryUpdate+0x182>
		o += M_PI * 2.0f;
 8001f08:	4b12      	ldr	r3, [pc, #72]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001f0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f0e:	a30a      	add	r3, pc, #40	; (adr r3, 8001f38 <Odo_OdometryUpdate+0x198>)
 8001f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f14:	f7fe f9ea 	bl	80002ec <__adddf3>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	490d      	ldr	r1, [pc, #52]	; (8001f54 <Odo_OdometryUpdate+0x1b4>)
 8001f1e:	e9c1 2300 	strd	r2, r3, [r1]
	//printf("left:%d\t\tright:%d\r\n", Odo->leftTicks, Odo->rightTicks);

	//ENC_ResetCnt(Odo->LeftEncoder);
	//ENC_ResetCnt(Odo->RightEncoder);

	return 0;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bdb0      	pop	{r4, r5, r7, pc}
 8001f2c:	f3af 8000 	nop.w
 8001f30:	54442d18 	.word	0x54442d18
 8001f34:	400921fb 	.word	0x400921fb
 8001f38:	54442d18 	.word	0x54442d18
 8001f3c:	401921fb 	.word	0x401921fb
 8001f40:	54442d18 	.word	0x54442d18
 8001f44:	c00921fb 	.word	0xc00921fb
 8001f48:	2000440c 	.word	0x2000440c
 8001f4c:	200043f8 	.word	0x200043f8
 8001f50:	43390000 	.word	0x43390000
 8001f54:	20000280 	.word	0x20000280
 8001f58:	20000270 	.word	0x20000270
 8001f5c:	20000278 	.word	0x20000278

08001f60 <__io_putchar>:
/**
 * __io_putchar : Indispensable pour printf() sur la liaison uart
 * @param ch Caractère à écrire sur la liaison uart
 * @return 0 si HAL_OK
 */
uint8_t __io_putchar(int ch) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
	if(HAL_OK != HAL_UART_Transmit(shell_huart, (uint8_t *)&ch, 1, HAL_MAX_DELAY)){
 8001f68:	4b08      	ldr	r3, [pc, #32]	; (8001f8c <__io_putchar+0x2c>)
 8001f6a:	6818      	ldr	r0, [r3, #0]
 8001f6c:	1d39      	adds	r1, r7, #4
 8001f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f72:	2201      	movs	r2, #1
 8001f74:	f003 fd31 	bl	80059da <HAL_UART_Transmit>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <__io_putchar+0x22>
		return 1;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e000      	b.n	8001f84 <__io_putchar+0x24>
	}
	return 0;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000288 	.word	0x20000288

08001f90 <uart_write>:
 * uart_write : Ecrire sur la liaison uart
 * @param s Chaîne de caractères à écrire sur la liaison uart
 * @param size Longueur de la chaîne de caractère
 * @return 0 si HAL_OK
 */
uint8_t uart_write(char *s, uint16_t size) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	807b      	strh	r3, [r7, #2]
	if(HAL_OK != HAL_UART_Transmit(shell_huart, (uint8_t*)s, size, 0xFFFF)){
 8001f9c:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <uart_write+0x30>)
 8001f9e:	6818      	ldr	r0, [r3, #0]
 8001fa0:	887a      	ldrh	r2, [r7, #2]
 8001fa2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fa6:	6879      	ldr	r1, [r7, #4]
 8001fa8:	f003 fd17 	bl	80059da <HAL_UART_Transmit>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <uart_write+0x26>
		return 1;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e000      	b.n	8001fb8 <uart_write+0x28>
	}
	return 0;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20000288 	.word	0x20000288

08001fc4 <sh_help>:
 * sh_help : Menu d'aide du Shell
 * @param argc Nombre d'éléments de la ligne de commande
 * @param argv Eléments sous la forme d'un tableau de chaînes de caractères
 * @return 0
 */
uint8_t sh_help(int argc, char ** argv) {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	e017      	b.n	8002004 <sh_help+0x40>
		printf("%s : %s\r\n", shell_func_list[i].cmd, shell_func_list[i].description);
 8001fd4:	4910      	ldr	r1, [pc, #64]	; (8002018 <sh_help+0x54>)
 8001fd6:	68fa      	ldr	r2, [r7, #12]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	6819      	ldr	r1, [r3, #0]
 8001fe4:	480c      	ldr	r0, [pc, #48]	; (8002018 <sh_help+0x54>)
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4413      	add	r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4403      	add	r3, r0
 8001ff2:	3308      	adds	r3, #8
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	4808      	ldr	r0, [pc, #32]	; (800201c <sh_help+0x58>)
 8001ffa:	f007 fa0d 	bl	8009418 <iprintf>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	3301      	adds	r3, #1
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	4b06      	ldr	r3, [pc, #24]	; (8002020 <sh_help+0x5c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	429a      	cmp	r2, r3
 800200c:	dbe2      	blt.n	8001fd4 <sh_help+0x10>
	}
	return 0;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	200002bc 	.word	0x200002bc
 800201c:	0800f2a8 	.word	0x0800f2a8
 8002020:	200002b8 	.word	0x200002b8

08002024 <sh_example>:
 * sh_example : Fonction d'exemple pour le Shell
 * @param argc Nombre d'éléments de la ligne de commande
 * @param argv Eléments sous la forme d'un tableau de chaînes de caractères
 * @return 0
 */
uint8_t sh_example(int argc, char ** argv) {
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
	printf("argc = %d\r\n", argc);
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	480d      	ldr	r0, [pc, #52]	; (8002068 <sh_example+0x44>)
 8002032:	f007 f9f1 	bl	8009418 <iprintf>
	for (int i = 0 ; i < argc ; i++) {
 8002036:	2300      	movs	r3, #0
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	e00c      	b.n	8002056 <sh_example+0x32>
		printf("arg numero %d = %s\r\n", i, argv[i]);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	4413      	add	r3, r2
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	461a      	mov	r2, r3
 8002048:	68f9      	ldr	r1, [r7, #12]
 800204a:	4808      	ldr	r0, [pc, #32]	; (800206c <sh_example+0x48>)
 800204c:	f007 f9e4 	bl	8009418 <iprintf>
	for (int i = 0 ; i < argc ; i++) {
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	3301      	adds	r3, #1
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	429a      	cmp	r2, r3
 800205c:	dbee      	blt.n	800203c <sh_example+0x18>
	}
	return 0;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	0800f2b4 	.word	0x0800f2b4
 800206c:	0800f2c0 	.word	0x0800f2c0

08002070 <shell_init>:
/**
 *shell_init : Initialisation du Shell
 * @param huart UART Handle à utiliser
 * @return 0 si HAL_OK
 */
uint8_t shell_init(UART_HandleTypeDef* huart) {
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
	shell_huart = huart;
 8002078:	4a16      	ldr	r2, [pc, #88]	; (80020d4 <shell_init+0x64>)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6013      	str	r3, [r2, #0]

	uart_write(starting,sizeof(starting));
 800207e:	2118      	movs	r1, #24
 8002080:	4815      	ldr	r0, [pc, #84]	; (80020d8 <shell_init+0x68>)
 8002082:	f7ff ff85 	bl	8001f90 <uart_write>
	uart_write(prompt,sizeof(prompt));
 8002086:	2111      	movs	r1, #17
 8002088:	4814      	ldr	r0, [pc, #80]	; (80020dc <shell_init+0x6c>)
 800208a:	f7ff ff81 	bl	8001f90 <uart_write>

	shell_add("help", sh_help, "Menu d'aide");
 800208e:	4a14      	ldr	r2, [pc, #80]	; (80020e0 <shell_init+0x70>)
 8002090:	4914      	ldr	r1, [pc, #80]	; (80020e4 <shell_init+0x74>)
 8002092:	4815      	ldr	r0, [pc, #84]	; (80020e8 <shell_init+0x78>)
 8002094:	f000 f834 	bl	8002100 <shell_add>
	shell_add("f", sh_example, "Exemple de commande");
 8002098:	4a14      	ldr	r2, [pc, #80]	; (80020ec <shell_init+0x7c>)
 800209a:	4915      	ldr	r1, [pc, #84]	; (80020f0 <shell_init+0x80>)
 800209c:	4815      	ldr	r0, [pc, #84]	; (80020f4 <shell_init+0x84>)
 800209e:	f000 f82f 	bl	8002100 <shell_add>

	qShell = xQueueCreate(1,sizeof(char));
 80020a2:	2200      	movs	r2, #0
 80020a4:	2101      	movs	r1, #1
 80020a6:	2001      	movs	r0, #1
 80020a8:	f004 fdae 	bl	8006c08 <xQueueGenericCreate>
 80020ac:	4603      	mov	r3, r0
 80020ae:	4a12      	ldr	r2, [pc, #72]	; (80020f8 <shell_init+0x88>)
 80020b0:	6013      	str	r3, [r2, #0]

	if(HAL_OK != HAL_UART_Receive_IT(shell_huart, (uint8_t*)&c, 1)){
 80020b2:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <shell_init+0x64>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2201      	movs	r2, #1
 80020b8:	4910      	ldr	r1, [pc, #64]	; (80020fc <shell_init+0x8c>)
 80020ba:	4618      	mov	r0, r3
 80020bc:	f003 fd1f 	bl	8005afe <HAL_UART_Receive_IT>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <shell_init+0x5a>
		return 1;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e000      	b.n	80020cc <shell_init+0x5c>
	}
	return 0;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20000288 	.word	0x20000288
 80020d8:	20000000 	.word	0x20000000
 80020dc:	20000018 	.word	0x20000018
 80020e0:	0800f2d8 	.word	0x0800f2d8
 80020e4:	08001fc5 	.word	0x08001fc5
 80020e8:	0800f2e4 	.word	0x0800f2e4
 80020ec:	0800f2ec 	.word	0x0800f2ec
 80020f0:	08002025 	.word	0x08002025
 80020f4:	0800f300 	.word	0x0800f300
 80020f8:	20004428 	.word	0x20004428
 80020fc:	2000028c 	.word	0x2000028c

08002100 <shell_add>:
 * @param cmd Commande à rentrer
 * @param pfunc Référence vers la fonction à appeler
 * @param description Description de la fonction pour le menu d'aide
 * @return 0 si le nombre de commande est valide
 */
uint8_t shell_add(char * cmd, int (* pfunc)(int argc, char ** argv), char * description) {
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800210c:	4b18      	ldr	r3, [pc, #96]	; (8002170 <shell_add+0x70>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2b0f      	cmp	r3, #15
 8002112:	dc26      	bgt.n	8002162 <shell_add+0x62>
		shell_func_list[shell_func_list_size].cmd = cmd;
 8002114:	4b16      	ldr	r3, [pc, #88]	; (8002170 <shell_add+0x70>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4916      	ldr	r1, [pc, #88]	; (8002174 <shell_add+0x74>)
 800211a:	4613      	mov	r3, r2
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	68fa      	ldr	r2, [r7, #12]
 8002126:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 8002128:	4b11      	ldr	r3, [pc, #68]	; (8002170 <shell_add+0x70>)
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	4911      	ldr	r1, [pc, #68]	; (8002174 <shell_add+0x74>)
 800212e:	4613      	mov	r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	4413      	add	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	440b      	add	r3, r1
 8002138:	3304      	adds	r3, #4
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 800213e:	4b0c      	ldr	r3, [pc, #48]	; (8002170 <shell_add+0x70>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	490c      	ldr	r1, [pc, #48]	; (8002174 <shell_add+0x74>)
 8002144:	4613      	mov	r3, r2
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	4413      	add	r3, r2
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	440b      	add	r3, r1
 800214e:	3308      	adds	r3, #8
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 8002154:	4b06      	ldr	r3, [pc, #24]	; (8002170 <shell_add+0x70>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	3301      	adds	r3, #1
 800215a:	4a05      	ldr	r2, [pc, #20]	; (8002170 <shell_add+0x70>)
 800215c:	6013      	str	r3, [r2, #0]
		return 0;
 800215e:	2300      	movs	r3, #0
 8002160:	e000      	b.n	8002164 <shell_add+0x64>
	}

	return -1;
 8002162:	23ff      	movs	r3, #255	; 0xff
}
 8002164:	4618      	mov	r0, r3
 8002166:	3714      	adds	r7, #20
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	200002b8 	.word	0x200002b8
 8002174:	200002bc 	.word	0x200002bc

08002178 <shell_char_received>:

/**
 * shell_char_received : Traitement du dernier caractère reçu
 * @return 0
 */
uint8_t shell_char_received() {
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
	xQueueReceive(qShell, &c, portMAX_DELAY);
 800217c:	4b26      	ldr	r3, [pc, #152]	; (8002218 <shell_char_received+0xa0>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f04f 32ff 	mov.w	r2, #4294967295
 8002184:	4925      	ldr	r1, [pc, #148]	; (800221c <shell_char_received+0xa4>)
 8002186:	4618      	mov	r0, r3
 8002188:	f004 fe32 	bl	8006df0 <xQueueReceive>

	switch (c) {
 800218c:	4b23      	ldr	r3, [pc, #140]	; (800221c <shell_char_received+0xa4>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b08      	cmp	r3, #8
 8002192:	d019      	beq.n	80021c8 <shell_char_received+0x50>
 8002194:	2b0d      	cmp	r3, #13
 8002196:	d126      	bne.n	80021e6 <shell_char_received+0x6e>
	case '\r':
		// Appui sur la touche ENTER
		printf("\r\n");
 8002198:	4821      	ldr	r0, [pc, #132]	; (8002220 <shell_char_received+0xa8>)
 800219a:	f007 f9c3 	bl	8009524 <puts>
		buf[pos++] = 0;
 800219e:	4b21      	ldr	r3, [pc, #132]	; (8002224 <shell_char_received+0xac>)
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	1c5a      	adds	r2, r3, #1
 80021a4:	b2d1      	uxtb	r1, r2
 80021a6:	4a1f      	ldr	r2, [pc, #124]	; (8002224 <shell_char_received+0xac>)
 80021a8:	7011      	strb	r1, [r2, #0]
 80021aa:	461a      	mov	r2, r3
 80021ac:	4b1e      	ldr	r3, [pc, #120]	; (8002228 <shell_char_received+0xb0>)
 80021ae:	2100      	movs	r1, #0
 80021b0:	5499      	strb	r1, [r3, r2]
		pos = 0;
 80021b2:	4b1c      	ldr	r3, [pc, #112]	; (8002224 <shell_char_received+0xac>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
		shell_exec(buf);
 80021b8:	481b      	ldr	r0, [pc, #108]	; (8002228 <shell_char_received+0xb0>)
 80021ba:	f000 f83b 	bl	8002234 <shell_exec>
		uart_write(prompt,sizeof(prompt));
 80021be:	2111      	movs	r1, #17
 80021c0:	481a      	ldr	r0, [pc, #104]	; (800222c <shell_char_received+0xb4>)
 80021c2:	f7ff fee5 	bl	8001f90 <uart_write>
		break;
 80021c6:	e023      	b.n	8002210 <shell_char_received+0x98>

	case '\b':
		// Appui sur la touche DELETE
		if (pos > 0) {
 80021c8:	4b16      	ldr	r3, [pc, #88]	; (8002224 <shell_char_received+0xac>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d01e      	beq.n	800220e <shell_char_received+0x96>
			pos--;
 80021d0:	4b14      	ldr	r3, [pc, #80]	; (8002224 <shell_char_received+0xac>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	3b01      	subs	r3, #1
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	4b12      	ldr	r3, [pc, #72]	; (8002224 <shell_char_received+0xac>)
 80021da:	701a      	strb	r2, [r3, #0]
			uart_write(backspace, 3);
 80021dc:	2103      	movs	r1, #3
 80021de:	4814      	ldr	r0, [pc, #80]	; (8002230 <shell_char_received+0xb8>)
 80021e0:	f7ff fed6 	bl	8001f90 <uart_write>
		}
		break;
 80021e4:	e013      	b.n	800220e <shell_char_received+0x96>

	default:
		if (pos < SHELL_BUFFER_SIZE) {
 80021e6:	4b0f      	ldr	r3, [pc, #60]	; (8002224 <shell_char_received+0xac>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b27      	cmp	r3, #39	; 0x27
 80021ec:	d810      	bhi.n	8002210 <shell_char_received+0x98>
			uart_write(&c, 1);
 80021ee:	2101      	movs	r1, #1
 80021f0:	480a      	ldr	r0, [pc, #40]	; (800221c <shell_char_received+0xa4>)
 80021f2:	f7ff fecd 	bl	8001f90 <uart_write>
			buf[pos++] = c;
 80021f6:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <shell_char_received+0xac>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	1c5a      	adds	r2, r3, #1
 80021fc:	b2d1      	uxtb	r1, r2
 80021fe:	4a09      	ldr	r2, [pc, #36]	; (8002224 <shell_char_received+0xac>)
 8002200:	7011      	strb	r1, [r2, #0]
 8002202:	461a      	mov	r2, r3
 8002204:	4b05      	ldr	r3, [pc, #20]	; (800221c <shell_char_received+0xa4>)
 8002206:	7819      	ldrb	r1, [r3, #0]
 8002208:	4b07      	ldr	r3, [pc, #28]	; (8002228 <shell_char_received+0xb0>)
 800220a:	5499      	strb	r1, [r3, r2]
 800220c:	e000      	b.n	8002210 <shell_char_received+0x98>
		break;
 800220e:	bf00      	nop
		}
	}

	return 0;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20004428 	.word	0x20004428
 800221c:	2000028c 	.word	0x2000028c
 8002220:	0800f304 	.word	0x0800f304
 8002224:	2000028d 	.word	0x2000028d
 8002228:	20000290 	.word	0x20000290
 800222c:	20000018 	.word	0x20000018
 8002230:	2000002c 	.word	0x2000002c

08002234 <shell_exec>:
/**
 * shell_exec : Recherche et execution de la commande
 * @param cmd Commande à traiter
 * @return Référence vers la fonction à exécuter
 */
uint8_t shell_exec(char * cmd) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b092      	sub	sp, #72	; 0x48
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
	int argc;
	char * argv[SHELL_ARGC_MAX];
	char *p;

	// Séparation du header et des paramètres
	char header[SHELL_CMD_MAX_SIZE] = "";
 800223c:	2300      	movs	r3, #0
 800223e:	60bb      	str	r3, [r7, #8]
 8002240:	f107 030c 	add.w	r3, r7, #12
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
	int h = 0;
 800224c:	2300      	movs	r3, #0
 800224e:	63fb      	str	r3, [r7, #60]	; 0x3c

	while(cmd[h] != ' ' && h < SHELL_CMD_MAX_SIZE){
 8002250:	e00c      	b.n	800226c <shell_exec+0x38>
		header[h] = cmd[h];
 8002252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	4413      	add	r3, r2
 8002258:	7819      	ldrb	r1, [r3, #0]
 800225a:	f107 0208 	add.w	r2, r7, #8
 800225e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002260:	4413      	add	r3, r2
 8002262:	460a      	mov	r2, r1
 8002264:	701a      	strb	r2, [r3, #0]
		h++;
 8002266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002268:	3301      	adds	r3, #1
 800226a:	63fb      	str	r3, [r7, #60]	; 0x3c
	while(cmd[h] != ' ' && h < SHELL_CMD_MAX_SIZE){
 800226c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b20      	cmp	r3, #32
 8002276:	d002      	beq.n	800227e <shell_exec+0x4a>
 8002278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800227a:	2b0f      	cmp	r3, #15
 800227c:	dde9      	ble.n	8002252 <shell_exec+0x1e>
	}
	header[h] = '\0';
 800227e:	f107 0208 	add.w	r2, r7, #8
 8002282:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002284:	4413      	add	r3, r2
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]

	// Recherche de la commande et paramètres
	for(int i = 0 ; i < shell_func_list_size ; i++) {
 800228a:	2300      	movs	r3, #0
 800228c:	63bb      	str	r3, [r7, #56]	; 0x38
 800228e:	e047      	b.n	8002320 <shell_exec+0xec>
		if (!strcmp(shell_func_list[i].cmd, header)) {
 8002290:	492a      	ldr	r1, [pc, #168]	; (800233c <shell_exec+0x108>)
 8002292:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002294:	4613      	mov	r3, r2
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	4413      	add	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	440b      	add	r3, r1
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f107 0208 	add.w	r2, r7, #8
 80022a4:	4611      	mov	r1, r2
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fd ffb2 	bl	8000210 <strcmp>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d133      	bne.n	800231a <shell_exec+0xe6>
			argc = 1;
 80022b2:	2301      	movs	r3, #1
 80022b4:	647b      	str	r3, [r7, #68]	; 0x44
			argv[0] = cmd;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	61bb      	str	r3, [r7, #24]

			for(p = cmd ; *p != '\0' && argc < SHELL_ARGC_MAX ; p++){
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	643b      	str	r3, [r7, #64]	; 0x40
 80022be:	e014      	b.n	80022ea <shell_exec+0xb6>
				if(*p == ' ') {
 80022c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	2b20      	cmp	r3, #32
 80022c6:	d10d      	bne.n	80022e4 <shell_exec+0xb0>
					*p = '\0';
 80022c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022ca:	2200      	movs	r2, #0
 80022cc:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80022ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022d0:	1c5a      	adds	r2, r3, #1
 80022d2:	647a      	str	r2, [r7, #68]	; 0x44
 80022d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80022d6:	3201      	adds	r2, #1
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80022de:	440b      	add	r3, r1
 80022e0:	f843 2c30 	str.w	r2, [r3, #-48]
			for(p = cmd ; *p != '\0' && argc < SHELL_ARGC_MAX ; p++){
 80022e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022e6:	3301      	adds	r3, #1
 80022e8:	643b      	str	r3, [r7, #64]	; 0x40
 80022ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <shell_exec+0xc4>
 80022f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022f4:	2b07      	cmp	r3, #7
 80022f6:	dde3      	ble.n	80022c0 <shell_exec+0x8c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 80022f8:	4910      	ldr	r1, [pc, #64]	; (800233c <shell_exec+0x108>)
 80022fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022fc:	4613      	mov	r3, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	4413      	add	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	440b      	add	r3, r1
 8002306:	3304      	adds	r3, #4
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f107 0218 	add.w	r2, r7, #24
 800230e:	4611      	mov	r1, r2
 8002310:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002312:	4798      	blx	r3
 8002314:	4603      	mov	r3, r0
 8002316:	b2db      	uxtb	r3, r3
 8002318:	e00c      	b.n	8002334 <shell_exec+0x100>
	for(int i = 0 ; i < shell_func_list_size ; i++) {
 800231a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800231c:	3301      	adds	r3, #1
 800231e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002320:	4b07      	ldr	r3, [pc, #28]	; (8002340 <shell_exec+0x10c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002326:	429a      	cmp	r2, r3
 8002328:	dbb2      	blt.n	8002290 <shell_exec+0x5c>
		}
	}
	printf("%s: command not found\r\n", cmd);
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	4805      	ldr	r0, [pc, #20]	; (8002344 <shell_exec+0x110>)
 800232e:	f007 f873 	bl	8009418 <iprintf>
	return -1;
 8002332:	23ff      	movs	r3, #255	; 0xff
}
 8002334:	4618      	mov	r0, r3
 8002336:	3748      	adds	r7, #72	; 0x48
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	200002bc 	.word	0x200002bc
 8002340:	200002b8 	.word	0x200002b8
 8002344:	0800f308 	.word	0x0800f308

08002348 <strategyInit>:
uint8_t indexStrategy = 1;

/* End of variables ----------------------------------------------------------*/

/* Functions -----------------------------------------------------------------*/
void strategyInit(){
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
	strategy[0].x = 0;
 800234c:	492b      	ldr	r1, [pc, #172]	; (80023fc <strategyInit+0xb4>)
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	e9c1 2300 	strd	r2, r3, [r1]
	strategy[0].y = 1;
 800235a:	4928      	ldr	r1, [pc, #160]	; (80023fc <strategyInit+0xb4>)
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	4b27      	ldr	r3, [pc, #156]	; (8002400 <strategyInit+0xb8>)
 8002362:	e9c1 2302 	strd	r2, r3, [r1, #8]
	strategy[0].dir = 1;
 8002366:	4b25      	ldr	r3, [pc, #148]	; (80023fc <strategyInit+0xb4>)
 8002368:	2201      	movs	r2, #1
 800236a:	741a      	strb	r2, [r3, #16]

	strategy[1].x = 100;
 800236c:	4923      	ldr	r1, [pc, #140]	; (80023fc <strategyInit+0xb4>)
 800236e:	f04f 0200 	mov.w	r2, #0
 8002372:	4b24      	ldr	r3, [pc, #144]	; (8002404 <strategyInit+0xbc>)
 8002374:	e9c1 2306 	strd	r2, r3, [r1, #24]
	strategy[1].y = 100;
 8002378:	4920      	ldr	r1, [pc, #128]	; (80023fc <strategyInit+0xb4>)
 800237a:	f04f 0200 	mov.w	r2, #0
 800237e:	4b21      	ldr	r3, [pc, #132]	; (8002404 <strategyInit+0xbc>)
 8002380:	e9c1 2308 	strd	r2, r3, [r1, #32]
	strategy[1].dir = 1;
 8002384:	4b1d      	ldr	r3, [pc, #116]	; (80023fc <strategyInit+0xb4>)
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	strategy[2].x = 200;
 800238c:	491b      	ldr	r1, [pc, #108]	; (80023fc <strategyInit+0xb4>)
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	4b1d      	ldr	r3, [pc, #116]	; (8002408 <strategyInit+0xc0>)
 8002394:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	strategy[2].y = 0;
 8002398:	4918      	ldr	r1, [pc, #96]	; (80023fc <strategyInit+0xb4>)
 800239a:	f04f 0200 	mov.w	r2, #0
 800239e:	f04f 0300 	mov.w	r3, #0
 80023a2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	strategy[2].dir = 1;
 80023a6:	4b15      	ldr	r3, [pc, #84]	; (80023fc <strategyInit+0xb4>)
 80023a8:	2201      	movs	r2, #1
 80023aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	strategy[3].x = 0;
 80023ae:	4913      	ldr	r1, [pc, #76]	; (80023fc <strategyInit+0xb4>)
 80023b0:	f04f 0200 	mov.w	r2, #0
 80023b4:	f04f 0300 	mov.w	r3, #0
 80023b8:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	strategy[3].y = 200;
 80023bc:	490f      	ldr	r1, [pc, #60]	; (80023fc <strategyInit+0xb4>)
 80023be:	f04f 0200 	mov.w	r2, #0
 80023c2:	4b11      	ldr	r3, [pc, #68]	; (8002408 <strategyInit+0xc0>)
 80023c4:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	strategy[3].dir = 1;
 80023c8:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <strategyInit+0xb4>)
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

	strategy[4].x = 0;
 80023d0:	490a      	ldr	r1, [pc, #40]	; (80023fc <strategyInit+0xb4>)
 80023d2:	f04f 0200 	mov.w	r2, #0
 80023d6:	f04f 0300 	mov.w	r3, #0
 80023da:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	strategy[4].y = 1;
 80023de:	4907      	ldr	r1, [pc, #28]	; (80023fc <strategyInit+0xb4>)
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	4b06      	ldr	r3, [pc, #24]	; (8002400 <strategyInit+0xb8>)
 80023e6:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	strategy[4].dir = 1;
 80023ea:	4b04      	ldr	r3, [pc, #16]	; (80023fc <strategyInit+0xb4>)
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
}
 80023f2:	bf00      	nop
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	20004430 	.word	0x20004430
 8002400:	3ff00000 	.word	0x3ff00000
 8002404:	40590000 	.word	0x40590000
 8002408:	40690000 	.word	0x40690000

0800240c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	4a07      	ldr	r2, [pc, #28]	; (8002438 <vApplicationGetIdleTaskMemory+0x2c>)
 800241c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	4a06      	ldr	r2, [pc, #24]	; (800243c <vApplicationGetIdleTaskMemory+0x30>)
 8002422:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2280      	movs	r2, #128	; 0x80
 8002428:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800242a:	bf00      	nop
 800242c:	3714      	adds	r7, #20
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	2000037c 	.word	0x2000037c
 800243c:	20000430 	.word	0x20000430

08002440 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002440:	b5b0      	push	{r4, r5, r7, lr}
 8002442:	b088      	sub	sp, #32
 8002444:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002446:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <MX_FREERTOS_Init+0x30>)
 8002448:	1d3c      	adds	r4, r7, #4
 800244a:	461d      	mov	r5, r3
 800244c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800244e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002450:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002454:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002458:	1d3b      	adds	r3, r7, #4
 800245a:	2100      	movs	r1, #0
 800245c:	4618      	mov	r0, r3
 800245e:	f004 fa56 	bl	800690e <osThreadCreate>
 8002462:	4603      	mov	r3, r0
 8002464:	4a03      	ldr	r2, [pc, #12]	; (8002474 <MX_FREERTOS_Init+0x34>)
 8002466:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002468:	bf00      	nop
 800246a:	3720      	adds	r7, #32
 800246c:	46bd      	mov	sp, r7
 800246e:	bdb0      	pop	{r4, r5, r7, pc}
 8002470:	0800f32c 	.word	0x0800f32c
 8002474:	200044a8 	.word	0x200044a8

08002478 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002480:	2001      	movs	r0, #1
 8002482:	f004 fa90 	bl	80069a6 <osDelay>
 8002486:	e7fb      	b.n	8002480 <StartDefaultTask+0x8>

08002488 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b08a      	sub	sp, #40	; 0x28
 800248c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248e:	f107 0314 	add.w	r3, r7, #20
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	60da      	str	r2, [r3, #12]
 800249c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	613b      	str	r3, [r7, #16]
 80024a2:	4b3c      	ldr	r3, [pc, #240]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	4a3b      	ldr	r2, [pc, #236]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024a8:	f043 0304 	orr.w	r3, r3, #4
 80024ac:	6313      	str	r3, [r2, #48]	; 0x30
 80024ae:	4b39      	ldr	r3, [pc, #228]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b2:	f003 0304 	and.w	r3, r3, #4
 80024b6:	613b      	str	r3, [r7, #16]
 80024b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	4b35      	ldr	r3, [pc, #212]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	4a34      	ldr	r2, [pc, #208]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024c8:	6313      	str	r3, [r2, #48]	; 0x30
 80024ca:	4b32      	ldr	r3, [pc, #200]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	4b2e      	ldr	r3, [pc, #184]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	4a2d      	ldr	r2, [pc, #180]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	6313      	str	r3, [r2, #48]	; 0x30
 80024e6:	4b2b      	ldr	r3, [pc, #172]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	60bb      	str	r3, [r7, #8]
 80024f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	607b      	str	r3, [r7, #4]
 80024f6:	4b27      	ldr	r3, [pc, #156]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	4a26      	ldr	r2, [pc, #152]	; (8002594 <MX_GPIO_Init+0x10c>)
 80024fc:	f043 0302 	orr.w	r3, r3, #2
 8002500:	6313      	str	r3, [r2, #48]	; 0x30
 8002502:	4b24      	ldr	r3, [pc, #144]	; (8002594 <MX_GPIO_Init+0x10c>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	607b      	str	r3, [r7, #4]
 800250c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTG_IN2_Pin|MOTG_IN1_Pin, GPIO_PIN_RESET);
 800250e:	2200      	movs	r2, #0
 8002510:	2103      	movs	r1, #3
 8002512:	4821      	ldr	r0, [pc, #132]	; (8002598 <MX_GPIO_Init+0x110>)
 8002514:	f001 fa84 	bl	8003a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTD_IN3_Pin|MOTD_IN4_Pin, GPIO_PIN_RESET);
 8002518:	2200      	movs	r2, #0
 800251a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800251e:	481f      	ldr	r0, [pc, #124]	; (800259c <MX_GPIO_Init+0x114>)
 8002520:	f001 fa7e 	bl	8003a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BLUE_BTN_Pin;
 8002524:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800252a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800252e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	2300      	movs	r3, #0
 8002532:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_BTN_GPIO_Port, &GPIO_InitStruct);
 8002534:	f107 0314 	add.w	r3, r7, #20
 8002538:	4619      	mov	r1, r3
 800253a:	4817      	ldr	r0, [pc, #92]	; (8002598 <MX_GPIO_Init+0x110>)
 800253c:	f001 f8dc 	bl	80036f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MOTG_IN2_Pin|MOTG_IN1_Pin;
 8002540:	2303      	movs	r3, #3
 8002542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002544:	2301      	movs	r3, #1
 8002546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254c:	2300      	movs	r3, #0
 800254e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	4619      	mov	r1, r3
 8002556:	4810      	ldr	r0, [pc, #64]	; (8002598 <MX_GPIO_Init+0x110>)
 8002558:	f001 f8ce 	bl	80036f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MOTD_IN3_Pin|MOTD_IN4_Pin;
 800255c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002562:	2301      	movs	r3, #1
 8002564:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256a:	2300      	movs	r3, #0
 800256c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800256e:	f107 0314 	add.w	r3, r7, #20
 8002572:	4619      	mov	r1, r3
 8002574:	4809      	ldr	r0, [pc, #36]	; (800259c <MX_GPIO_Init+0x114>)
 8002576:	f001 f8bf 	bl	80036f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800257a:	2200      	movs	r2, #0
 800257c:	2105      	movs	r1, #5
 800257e:	2028      	movs	r0, #40	; 0x28
 8002580:	f000 fffe 	bl	8003580 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002584:	2028      	movs	r0, #40	; 0x28
 8002586:	f001 f817 	bl	80035b8 <HAL_NVIC_EnableIRQ>

}
 800258a:	bf00      	nop
 800258c:	3728      	adds	r7, #40	; 0x28
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40023800 	.word	0x40023800
 8002598:	40020800 	.word	0x40020800
 800259c:	40020400 	.word	0x40020400

080025a0 <start>:
	printf(" +-------------------------------------+ \r\n");

	return 0;
}

void start(int argc, char ** argv){
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
	printf("Demarrage\r\n");
 80025aa:	4805      	ldr	r0, [pc, #20]	; (80025c0 <start+0x20>)
 80025ac:	f006 ffba 	bl	8009524 <puts>
	bPower = 1;
 80025b0:	4b04      	ldr	r3, [pc, #16]	; (80025c4 <start+0x24>)
 80025b2:	2201      	movs	r2, #1
 80025b4:	701a      	strb	r2, [r3, #0]
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	0800f584 	.word	0x0800f584
 80025c4:	20000630 	.word	0x20000630

080025c8 <stop>:

void stop(int argc, char ** argv){
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
	printf("Arret\r\n");
 80025d2:	4805      	ldr	r0, [pc, #20]	; (80025e8 <stop+0x20>)
 80025d4:	f006 ffa6 	bl	8009524 <puts>
	bPower = 0;
 80025d8:	4b04      	ldr	r3, [pc, #16]	; (80025ec <stop+0x24>)
 80025da:	2200      	movs	r2, #0
 80025dc:	701a      	strb	r2, [r3, #0]
}
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	0800f590 	.word	0x0800f590
 80025ec:	20000630 	.word	0x20000630

080025f0 <speed>:

void speed(int argc, char ** argv){
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
	if(argc == 2){
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d10c      	bne.n	800261a <speed+0x2a>
		speedValue = atoi(argv[1]);
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	3304      	adds	r3, #4
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4618      	mov	r0, r3
 8002608:	f006 f903 	bl	8008812 <atoi>
 800260c:	ee07 0a90 	vmov	s15, r0
 8002610:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002614:	4b03      	ldr	r3, [pc, #12]	; (8002624 <speed+0x34>)
 8002616:	edc3 7a00 	vstr	s15, [r3]
	}
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000034 	.word	0x20000034

08002628 <target>:

void target(int argc, char ** argv){
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
	if(argc == 3){
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2b03      	cmp	r3, #3
 8002636:	d12d      	bne.n	8002694 <target+0x6c>
		float x = atof(argv[1]);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	3304      	adds	r3, #4
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f006 f8e4 	bl	800880c <atof>
 8002644:	ec53 2b10 	vmov	r2, r3, d0
 8002648:	4610      	mov	r0, r2
 800264a:	4619      	mov	r1, r3
 800264c:	f7fe fafc 	bl	8000c48 <__aeabi_d2f>
 8002650:	4603      	mov	r3, r0
 8002652:	60fb      	str	r3, [r7, #12]
		float y = atof(argv[2]);
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	3308      	adds	r3, #8
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f006 f8d6 	bl	800880c <atof>
 8002660:	ec53 2b10 	vmov	r2, r3, d0
 8002664:	4610      	mov	r0, r2
 8002666:	4619      	mov	r1, r3
 8002668:	f7fe faee 	bl	8000c48 <__aeabi_d2f>
 800266c:	4603      	mov	r3, r0
 800266e:	60bb      	str	r3, [r7, #8]
		setTargetX((double)x);
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f7fd ff99 	bl	80005a8 <__aeabi_f2d>
 8002676:	4602      	mov	r2, r0
 8002678:	460b      	mov	r3, r1
 800267a:	ec43 2b10 	vmov	d0, r2, r3
 800267e:	f7fe fce5 	bl	800104c <setTargetX>
		setTargetY((double)y);
 8002682:	68b8      	ldr	r0, [r7, #8]
 8002684:	f7fd ff90 	bl	80005a8 <__aeabi_f2d>
 8002688:	4602      	mov	r2, r0
 800268a:	460b      	mov	r3, r1
 800268c:	ec43 2b10 	vmov	d0, r2, r3
 8002690:	f7fe fcf4 	bl	800107c <setTargetY>
	}
}
 8002694:	bf00      	nop
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <vTaskShell>:

void vTaskShell(void * p) {
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
	shell_init(&(UART_DEVICE));
 80026a4:	480c      	ldr	r0, [pc, #48]	; (80026d8 <vTaskShell+0x3c>)
 80026a6:	f7ff fce3 	bl	8002070 <shell_init>
	shell_add("start", start, "Demarrage");
 80026aa:	4a0c      	ldr	r2, [pc, #48]	; (80026dc <vTaskShell+0x40>)
 80026ac:	490c      	ldr	r1, [pc, #48]	; (80026e0 <vTaskShell+0x44>)
 80026ae:	480d      	ldr	r0, [pc, #52]	; (80026e4 <vTaskShell+0x48>)
 80026b0:	f7ff fd26 	bl	8002100 <shell_add>
	shell_add("stop", stop, "Arret");
 80026b4:	4a0c      	ldr	r2, [pc, #48]	; (80026e8 <vTaskShell+0x4c>)
 80026b6:	490d      	ldr	r1, [pc, #52]	; (80026ec <vTaskShell+0x50>)
 80026b8:	480d      	ldr	r0, [pc, #52]	; (80026f0 <vTaskShell+0x54>)
 80026ba:	f7ff fd21 	bl	8002100 <shell_add>
	shell_add("speed", speed, "Vitesse");
 80026be:	4a0d      	ldr	r2, [pc, #52]	; (80026f4 <vTaskShell+0x58>)
 80026c0:	490d      	ldr	r1, [pc, #52]	; (80026f8 <vTaskShell+0x5c>)
 80026c2:	480e      	ldr	r0, [pc, #56]	; (80026fc <vTaskShell+0x60>)
 80026c4:	f7ff fd1c 	bl	8002100 <shell_add>
	shell_add("target", target, "Mise a jour de la consigne");
 80026c8:	4a0d      	ldr	r2, [pc, #52]	; (8002700 <vTaskShell+0x64>)
 80026ca:	490e      	ldr	r1, [pc, #56]	; (8002704 <vTaskShell+0x68>)
 80026cc:	480e      	ldr	r0, [pc, #56]	; (8002708 <vTaskShell+0x6c>)
 80026ce:	f7ff fd17 	bl	8002100 <shell_add>

	while(1){
		shell_char_received();
 80026d2:	f7ff fd51 	bl	8002178 <shell_char_received>
 80026d6:	e7fc      	b.n	80026d2 <vTaskShell+0x36>
 80026d8:	200045cc 	.word	0x200045cc
 80026dc:	0800f598 	.word	0x0800f598
 80026e0:	080025a1 	.word	0x080025a1
 80026e4:	0800f5a4 	.word	0x0800f5a4
 80026e8:	0800f5ac 	.word	0x0800f5ac
 80026ec:	080025c9 	.word	0x080025c9
 80026f0:	0800f5b4 	.word	0x0800f5b4
 80026f4:	0800f5bc 	.word	0x0800f5bc
 80026f8:	080025f1 	.word	0x080025f1
 80026fc:	0800f5c4 	.word	0x0800f5c4
 8002700:	0800f5cc 	.word	0x0800f5cc
 8002704:	08002629 	.word	0x08002629
 8002708:	0800f5e8 	.word	0x0800f5e8

0800270c <vTaskAsserv>:
	}
}

void vTaskAsserv(void * p){
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af02      	add	r7, sp, #8
 8002712:	6078      	str	r0, [r7, #4]
	/* Initialisation Moteur Gauche ---------------------*/
	MOT_InitTimer(&MoteurGauche, &htim1, TIM_CHANNEL_1);
 8002714:	2200      	movs	r2, #0
 8002716:	4951      	ldr	r1, [pc, #324]	; (800285c <vTaskAsserv+0x150>)
 8002718:	4851      	ldr	r0, [pc, #324]	; (8002860 <vTaskAsserv+0x154>)
 800271a:	f7ff f9cc 	bl	8001ab6 <MOT_InitTimer>
	MOT_InitGPIOs(&MoteurGauche,
 800271e:	2301      	movs	r3, #1
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	4b50      	ldr	r3, [pc, #320]	; (8002864 <vTaskAsserv+0x158>)
 8002724:	2202      	movs	r2, #2
 8002726:	494f      	ldr	r1, [pc, #316]	; (8002864 <vTaskAsserv+0x158>)
 8002728:	484d      	ldr	r0, [pc, #308]	; (8002860 <vTaskAsserv+0x154>)
 800272a:	f7ff f9e2 	bl	8001af2 <MOT_InitGPIOs>
			MOTG_IN1_GPIO_Port, MOTG_IN1_Pin,
			MOTG_IN2_GPIO_Port, MOTG_IN2_Pin);
	MOT_SetCoeff(&MoteurGauche, 1.2, 0.1);
 800272e:	eddf 0a4e 	vldr	s1, [pc, #312]	; 8002868 <vTaskAsserv+0x15c>
 8002732:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 800286c <vTaskAsserv+0x160>
 8002736:	484a      	ldr	r0, [pc, #296]	; (8002860 <vTaskAsserv+0x154>)
 8002738:	f7ff f9f5 	bl	8001b26 <MOT_SetCoeff>
	MOT_SetDirection(&MoteurGauche, MOT_FUNCTIONS_FORWARD);
 800273c:	2101      	movs	r1, #1
 800273e:	4848      	ldr	r0, [pc, #288]	; (8002860 <vTaskAsserv+0x154>)
 8002740:	f7ff fa05 	bl	8001b4e <MOT_SetDirection>
	MOT_SetDutyCycle(&MoteurGauche, 0);
 8002744:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8002870 <vTaskAsserv+0x164>
 8002748:	4845      	ldr	r0, [pc, #276]	; (8002860 <vTaskAsserv+0x154>)
 800274a:	f7ff fa59 	bl	8001c00 <MOT_SetDutyCycle>

	/* Initialisation Moteur Droite ---------------------*/
	MOT_InitTimer(&MoteurDroite, &htim1, TIM_CHANNEL_2);
 800274e:	2204      	movs	r2, #4
 8002750:	4942      	ldr	r1, [pc, #264]	; (800285c <vTaskAsserv+0x150>)
 8002752:	4848      	ldr	r0, [pc, #288]	; (8002874 <vTaskAsserv+0x168>)
 8002754:	f7ff f9af 	bl	8001ab6 <MOT_InitTimer>
	MOT_InitGPIOs(&MoteurDroite,
 8002758:	f44f 7300 	mov.w	r3, #512	; 0x200
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	4b46      	ldr	r3, [pc, #280]	; (8002878 <vTaskAsserv+0x16c>)
 8002760:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002764:	4944      	ldr	r1, [pc, #272]	; (8002878 <vTaskAsserv+0x16c>)
 8002766:	4843      	ldr	r0, [pc, #268]	; (8002874 <vTaskAsserv+0x168>)
 8002768:	f7ff f9c3 	bl	8001af2 <MOT_InitGPIOs>
			MOTD_IN3_GPIO_Port, MOTD_IN3_Pin,
			MOTD_IN4_GPIO_Port, MOTD_IN4_Pin);
	MOT_SetCoeff(&MoteurDroite, 1.2, 0.1);
 800276c:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8002868 <vTaskAsserv+0x15c>
 8002770:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 800286c <vTaskAsserv+0x160>
 8002774:	483f      	ldr	r0, [pc, #252]	; (8002874 <vTaskAsserv+0x168>)
 8002776:	f7ff f9d6 	bl	8001b26 <MOT_SetCoeff>
	MOT_SetDirection(&MoteurDroite, MOT_FUNCTIONS_FORWARD);
 800277a:	2101      	movs	r1, #1
 800277c:	483d      	ldr	r0, [pc, #244]	; (8002874 <vTaskAsserv+0x168>)
 800277e:	f7ff f9e6 	bl	8001b4e <MOT_SetDirection>
	MOT_SetDutyCycle(&MoteurDroite, 0);
 8002782:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 8002870 <vTaskAsserv+0x164>
 8002786:	483b      	ldr	r0, [pc, #236]	; (8002874 <vTaskAsserv+0x168>)
 8002788:	f7ff fa3a 	bl	8001c00 <MOT_SetDutyCycle>

	/* Initialisation Encodeur Gauche -------------------*/
	ENC_InitTimer(&CodeurGauche, &htim2, TIM_CHANNEL_1, TIM_CHANNEL_2);
 800278c:	2304      	movs	r3, #4
 800278e:	2200      	movs	r2, #0
 8002790:	493a      	ldr	r1, [pc, #232]	; (800287c <vTaskAsserv+0x170>)
 8002792:	483b      	ldr	r0, [pc, #236]	; (8002880 <vTaskAsserv+0x174>)
 8002794:	f7ff f934 	bl	8001a00 <ENC_InitTimer>
	ENC_SetTicksPerRev(&CodeurGauche, 1364.8);
 8002798:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 8002884 <vTaskAsserv+0x178>
 800279c:	4838      	ldr	r0, [pc, #224]	; (8002880 <vTaskAsserv+0x174>)
 800279e:	f7ff f953 	bl	8001a48 <ENC_SetTicksPerRev>
	CodeurGauche.TicksCoeff = 0.0821596; // 0.0821596
 80027a2:	4b37      	ldr	r3, [pc, #220]	; (8002880 <vTaskAsserv+0x174>)
 80027a4:	4a38      	ldr	r2, [pc, #224]	; (8002888 <vTaskAsserv+0x17c>)
 80027a6:	611a      	str	r2, [r3, #16]

	/* Initialisation Encodeur Droite -------------------*/
	ENC_InitTimer(&CodeurDroite, &htim3, TIM_CHANNEL_1, TIM_CHANNEL_2);
 80027a8:	2304      	movs	r3, #4
 80027aa:	2200      	movs	r2, #0
 80027ac:	4937      	ldr	r1, [pc, #220]	; (800288c <vTaskAsserv+0x180>)
 80027ae:	4838      	ldr	r0, [pc, #224]	; (8002890 <vTaskAsserv+0x184>)
 80027b0:	f7ff f926 	bl	8001a00 <ENC_InitTimer>
	ENC_SetTicksPerRev(&CodeurDroite, 1364.8);
 80027b4:	ed9f 0a33 	vldr	s0, [pc, #204]	; 8002884 <vTaskAsserv+0x178>
 80027b8:	4835      	ldr	r0, [pc, #212]	; (8002890 <vTaskAsserv+0x184>)
 80027ba:	f7ff f945 	bl	8001a48 <ENC_SetTicksPerRev>
	CodeurDroite.TicksCoeff = 0.0822777; // 0.0822777
 80027be:	4b34      	ldr	r3, [pc, #208]	; (8002890 <vTaskAsserv+0x184>)
 80027c0:	4a34      	ldr	r2, [pc, #208]	; (8002894 <vTaskAsserv+0x188>)
 80027c2:	611a      	str	r2, [r3, #16]

	/* Initialisation Odometrie -------------------------*/
	Odo_Init();
 80027c4:	f7ff fa8a 	bl	8001cdc <Odo_Init>
	strategyInit();
 80027c8:	f7ff fdbe 	bl	8002348 <strategyInit>

	while(1){
		if(isArrived()){
 80027cc:	f7fe fc6e 	bl	80010ac <isArrived>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d02c      	beq.n	8002830 <vTaskAsserv+0x124>
			if(indexStrategy >= (int)5){
 80027d6:	4b30      	ldr	r3, [pc, #192]	; (8002898 <vTaskAsserv+0x18c>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2b04      	cmp	r3, #4
 80027dc:	d828      	bhi.n	8002830 <vTaskAsserv+0x124>
				//bTypeAsserv = 1;
				//setTargetX(200);
				//setTargetY(100);
			} else {
				setTargetX(strategy[indexStrategy].x);
 80027de:	4b2e      	ldr	r3, [pc, #184]	; (8002898 <vTaskAsserv+0x18c>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	4619      	mov	r1, r3
 80027e4:	4a2d      	ldr	r2, [pc, #180]	; (800289c <vTaskAsserv+0x190>)
 80027e6:	460b      	mov	r3, r1
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	440b      	add	r3, r1
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	4413      	add	r3, r2
 80027f0:	ed93 7b00 	vldr	d7, [r3]
 80027f4:	eeb0 0a47 	vmov.f32	s0, s14
 80027f8:	eef0 0a67 	vmov.f32	s1, s15
 80027fc:	f7fe fc26 	bl	800104c <setTargetX>
				setTargetY(strategy[indexStrategy].y);
 8002800:	4b25      	ldr	r3, [pc, #148]	; (8002898 <vTaskAsserv+0x18c>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4619      	mov	r1, r3
 8002806:	4a25      	ldr	r2, [pc, #148]	; (800289c <vTaskAsserv+0x190>)
 8002808:	460b      	mov	r3, r1
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	440b      	add	r3, r1
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	4413      	add	r3, r2
 8002812:	3308      	adds	r3, #8
 8002814:	ed93 7b00 	vldr	d7, [r3]
 8002818:	eeb0 0a47 	vmov.f32	s0, s14
 800281c:	eef0 0a67 	vmov.f32	s1, s15
 8002820:	f7fe fc2c 	bl	800107c <setTargetY>
				indexStrategy++;
 8002824:	4b1c      	ldr	r3, [pc, #112]	; (8002898 <vTaskAsserv+0x18c>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	3301      	adds	r3, #1
 800282a:	b2da      	uxtb	r2, r3
 800282c:	4b1a      	ldr	r3, [pc, #104]	; (8002898 <vTaskAsserv+0x18c>)
 800282e:	701a      	strb	r2, [r3, #0]
			}
		}

		if(bPower){
 8002830:	4b1b      	ldr	r3, [pc, #108]	; (80028a0 <vTaskAsserv+0x194>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d002      	beq.n	800283e <vTaskAsserv+0x132>
			Pos_ControlLoop_2steps();
 8002838:	f7fe fd16 	bl	8001268 <Pos_ControlLoop_2steps>
 800283c:	e009      	b.n	8002852 <vTaskAsserv+0x146>

			// Debug
			printf("%f;%f\r\n", vitG, vitD);
			 */
		} else {
			MOT_SetDutyCycle(&MoteurGauche, 0);
 800283e:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8002870 <vTaskAsserv+0x164>
 8002842:	4807      	ldr	r0, [pc, #28]	; (8002860 <vTaskAsserv+0x154>)
 8002844:	f7ff f9dc 	bl	8001c00 <MOT_SetDutyCycle>
			MOT_SetDutyCycle(&MoteurDroite, 0);
 8002848:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8002870 <vTaskAsserv+0x164>
 800284c:	4809      	ldr	r0, [pc, #36]	; (8002874 <vTaskAsserv+0x168>)
 800284e:	f7ff f9d7 	bl	8001c00 <MOT_SetDutyCycle>
		}

		vTaskDelay(20);
 8002852:	2014      	movs	r0, #20
 8002854:	f004 fe4e 	bl	80074f4 <vTaskDelay>
		if(isArrived()){
 8002858:	e7b8      	b.n	80027cc <vTaskAsserv+0xc0>
 800285a:	bf00      	nop
 800285c:	2000453c 	.word	0x2000453c
 8002860:	20004398 	.word	0x20004398
 8002864:	40020800 	.word	0x40020800
 8002868:	3dcccccd 	.word	0x3dcccccd
 800286c:	3f99999a 	.word	0x3f99999a
 8002870:	00000000 	.word	0x00000000
 8002874:	200043c8 	.word	0x200043c8
 8002878:	40020400 	.word	0x40020400
 800287c:	20004584 	.word	0x20004584
 8002880:	2000440c 	.word	0x2000440c
 8002884:	44aa999a 	.word	0x44aa999a
 8002888:	3da8434b 	.word	0x3da8434b
 800288c:	200044f4 	.word	0x200044f4
 8002890:	200043f8 	.word	0x200043f8
 8002894:	3da88136 	.word	0x3da88136
 8002898:	20000030 	.word	0x20000030
 800289c:	20004430 	.word	0x20004430
 80028a0:	20000630 	.word	0x20000630

080028a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	BaseType_t xReturned;
	TaskHandle_t xHandle = NULL;
 80028aa:	2300      	movs	r3, #0
 80028ac:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028ae:	f000 fd6d 	bl	800338c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028b2:	f000 f841 	bl	8002938 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028b6:	f7ff fde7 	bl	8002488 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80028ba:	f000 fcc3 	bl	8003244 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80028be:	f000 fa97 	bl	8002df0 <MX_TIM1_Init>
  MX_TIM2_Init();
 80028c2:	f000 fb41 	bl	8002f48 <MX_TIM2_Init>
  MX_TIM3_Init();
 80028c6:	f000 fb93 	bl	8002ff0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	/* Initialisation de la tâche pour le Shell ---------*/
	xReturned = xTaskCreate(
 80028ca:	463b      	mov	r3, r7
 80028cc:	9301      	str	r3, [sp, #4]
 80028ce:	2301      	movs	r3, #1
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	2300      	movs	r3, #0
 80028d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028d8:	4911      	ldr	r1, [pc, #68]	; (8002920 <main+0x7c>)
 80028da:	4812      	ldr	r0, [pc, #72]	; (8002924 <main+0x80>)
 80028dc:	f004 fcbd 	bl	800725a <xTaskCreate>
 80028e0:	6078      	str	r0, [r7, #4]
			"Shell",         	/* Text name for the task. */
			STACK_SIZE,      	/* Stack size in words, not bytes. */
			(void *) NULL,    	/* Parameter passed into the task. */
			1,					/* Priority at which the task is created. */
			&xHandle);      	/* Used to pass out the created task's handle. */
	if( xReturned == errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY ) {
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e8:	d102      	bne.n	80028f0 <main+0x4c>
		printf("Task Shell creation error: Could not allocate required memory\r\n");
 80028ea:	480f      	ldr	r0, [pc, #60]	; (8002928 <main+0x84>)
 80028ec:	f006 fe1a 	bl	8009524 <puts>
	}

	/* Initialisation de la tâche pour l'asserv ---------*/
	xReturned = xTaskCreate(
 80028f0:	463b      	mov	r3, r7
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	2302      	movs	r3, #2
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	2300      	movs	r3, #0
 80028fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028fe:	490b      	ldr	r1, [pc, #44]	; (800292c <main+0x88>)
 8002900:	480b      	ldr	r0, [pc, #44]	; (8002930 <main+0x8c>)
 8002902:	f004 fcaa 	bl	800725a <xTaskCreate>
 8002906:	6078      	str	r0, [r7, #4]
			"Asserv",         	/* Text name for the task. */
			STACK_SIZE,      	/* Stack size in words, not bytes. */
			(void *) NULL,    	/* Parameter passed into the task. */
			2,					/* Priority at which the task is created. */
			&xHandle);      	/* Used to pass out the created task's handle. */
	if( xReturned == errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY ) {
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800290e:	d102      	bne.n	8002916 <main+0x72>
		printf("Task Asserv creation error: Could not allocate required memory\r\n");
 8002910:	4808      	ldr	r0, [pc, #32]	; (8002934 <main+0x90>)
 8002912:	f006 fe07 	bl	8009524 <puts>
	}

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002916:	f7ff fd93 	bl	8002440 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800291a:	f003 fff1 	bl	8006900 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800291e:	e7fe      	b.n	800291e <main+0x7a>
 8002920:	0800f5f0 	.word	0x0800f5f0
 8002924:	0800269d 	.word	0x0800269d
 8002928:	0800f5f8 	.word	0x0800f5f8
 800292c:	0800f638 	.word	0x0800f638
 8002930:	0800270d 	.word	0x0800270d
 8002934:	0800f640 	.word	0x0800f640

08002938 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b094      	sub	sp, #80	; 0x50
 800293c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800293e:	f107 031c 	add.w	r3, r7, #28
 8002942:	2234      	movs	r2, #52	; 0x34
 8002944:	2100      	movs	r1, #0
 8002946:	4618      	mov	r0, r3
 8002948:	f006 f899 	bl	8008a7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800294c:	f107 0308 	add.w	r3, r7, #8
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	609a      	str	r2, [r3, #8]
 8002958:	60da      	str	r2, [r3, #12]
 800295a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800295c:	2300      	movs	r3, #0
 800295e:	607b      	str	r3, [r7, #4]
 8002960:	4b2a      	ldr	r3, [pc, #168]	; (8002a0c <SystemClock_Config+0xd4>)
 8002962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002964:	4a29      	ldr	r2, [pc, #164]	; (8002a0c <SystemClock_Config+0xd4>)
 8002966:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800296a:	6413      	str	r3, [r2, #64]	; 0x40
 800296c:	4b27      	ldr	r3, [pc, #156]	; (8002a0c <SystemClock_Config+0xd4>)
 800296e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002974:	607b      	str	r3, [r7, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002978:	2300      	movs	r3, #0
 800297a:	603b      	str	r3, [r7, #0]
 800297c:	4b24      	ldr	r3, [pc, #144]	; (8002a10 <SystemClock_Config+0xd8>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002984:	4a22      	ldr	r2, [pc, #136]	; (8002a10 <SystemClock_Config+0xd8>)
 8002986:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800298a:	6013      	str	r3, [r2, #0]
 800298c:	4b20      	ldr	r3, [pc, #128]	; (8002a10 <SystemClock_Config+0xd8>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002994:	603b      	str	r3, [r7, #0]
 8002996:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002998:	2302      	movs	r3, #2
 800299a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800299c:	2301      	movs	r3, #1
 800299e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029a0:	2310      	movs	r3, #16
 80029a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029a4:	2302      	movs	r3, #2
 80029a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029a8:	2300      	movs	r3, #0
 80029aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80029ac:	2310      	movs	r3, #16
 80029ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80029b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80029b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80029b6:	2304      	movs	r3, #4
 80029b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80029ba:	2302      	movs	r3, #2
 80029bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80029be:	2302      	movs	r3, #2
 80029c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029c2:	f107 031c 	add.w	r3, r7, #28
 80029c6:	4618      	mov	r0, r3
 80029c8:	f001 fb5a 	bl	8004080 <HAL_RCC_OscConfig>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80029d2:	f000 f877 	bl	8002ac4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029d6:	230f      	movs	r3, #15
 80029d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029da:	2302      	movs	r3, #2
 80029dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029e8:	2300      	movs	r3, #0
 80029ea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80029ec:	f107 0308 	add.w	r3, r7, #8
 80029f0:	2102      	movs	r1, #2
 80029f2:	4618      	mov	r0, r3
 80029f4:	f001 f846 	bl	8003a84 <HAL_RCC_ClockConfig>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80029fe:	f000 f861 	bl	8002ac4 <Error_Handler>
  }
}
 8002a02:	bf00      	nop
 8002a04:	3750      	adds	r7, #80	; 0x50
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	40007000 	.word	0x40007000

08002a14 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13){
 8002a1e:	88fb      	ldrh	r3, [r7, #6]
 8002a20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a24:	d110      	bne.n	8002a48 <HAL_GPIO_EXTI_Callback+0x34>
		if(bPower == 0) {
 8002a26:	4b0a      	ldr	r3, [pc, #40]	; (8002a50 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d106      	bne.n	8002a3c <HAL_GPIO_EXTI_Callback+0x28>
			bPower = 1;
 8002a2e:	4b08      	ldr	r3, [pc, #32]	; (8002a50 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002a30:	2201      	movs	r2, #1
 8002a32:	701a      	strb	r2, [r3, #0]
			printf("Demarrage\r\n");
 8002a34:	4807      	ldr	r0, [pc, #28]	; (8002a54 <HAL_GPIO_EXTI_Callback+0x40>)
 8002a36:	f006 fd75 	bl	8009524 <puts>
		else {
			bPower = 0;
			printf("Arret\r\n");
		}
	}
}
 8002a3a:	e005      	b.n	8002a48 <HAL_GPIO_EXTI_Callback+0x34>
			bPower = 0;
 8002a3c:	4b04      	ldr	r3, [pc, #16]	; (8002a50 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]
			printf("Arret\r\n");
 8002a42:	4805      	ldr	r0, [pc, #20]	; (8002a58 <HAL_GPIO_EXTI_Callback+0x44>)
 8002a44:	f006 fd6e 	bl	8009524 <puts>
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	20000630 	.word	0x20000630
 8002a54:	0800f584 	.word	0x0800f584
 8002a58:	0800f590 	.word	0x0800f590

08002a5c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart){
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a09      	ldr	r2, [pc, #36]	; (8002a90 <HAL_UART_RxCpltCallback+0x34>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d10b      	bne.n	8002a86 <HAL_UART_RxCpltCallback+0x2a>
		xQueueSendFromISR(qShell, &c, NULL);
 8002a6e:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <HAL_UART_RxCpltCallback+0x38>)
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	2300      	movs	r3, #0
 8002a74:	2200      	movs	r2, #0
 8002a76:	4908      	ldr	r1, [pc, #32]	; (8002a98 <HAL_UART_RxCpltCallback+0x3c>)
 8002a78:	f004 f91f 	bl	8006cba <xQueueGenericSendFromISR>
		HAL_UART_Receive_IT(&huart2, (uint8_t*)&c, 1);
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	4906      	ldr	r1, [pc, #24]	; (8002a98 <HAL_UART_RxCpltCallback+0x3c>)
 8002a80:	4806      	ldr	r0, [pc, #24]	; (8002a9c <HAL_UART_RxCpltCallback+0x40>)
 8002a82:	f003 f83c 	bl	8005afe <HAL_UART_Receive_IT>
	}
}
 8002a86:	bf00      	nop
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40004400 	.word	0x40004400
 8002a94:	20004428 	.word	0x20004428
 8002a98:	2000028c 	.word	0x2000028c
 8002a9c:	200045cc 	.word	0x200045cc

08002aa0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a04      	ldr	r2, [pc, #16]	; (8002ac0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d101      	bne.n	8002ab6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002ab2:	f000 fc8d 	bl	80033d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40001000 	.word	0x40001000

08002ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac8:	b672      	cpsid	i
}
 8002aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002acc:	e7fe      	b.n	8002acc <Error_Handler+0x8>
	...

08002ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	607b      	str	r3, [r7, #4]
 8002ada:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <HAL_MspInit+0x54>)
 8002adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ade:	4a11      	ldr	r2, [pc, #68]	; (8002b24 <HAL_MspInit+0x54>)
 8002ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ae6:	4b0f      	ldr	r3, [pc, #60]	; (8002b24 <HAL_MspInit+0x54>)
 8002ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aee:	607b      	str	r3, [r7, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002af2:	2300      	movs	r3, #0
 8002af4:	603b      	str	r3, [r7, #0]
 8002af6:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <HAL_MspInit+0x54>)
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	4a0a      	ldr	r2, [pc, #40]	; (8002b24 <HAL_MspInit+0x54>)
 8002afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b00:	6413      	str	r3, [r2, #64]	; 0x40
 8002b02:	4b08      	ldr	r3, [pc, #32]	; (8002b24 <HAL_MspInit+0x54>)
 8002b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b0e:	2200      	movs	r2, #0
 8002b10:	210f      	movs	r1, #15
 8002b12:	f06f 0001 	mvn.w	r0, #1
 8002b16:	f000 fd33 	bl	8003580 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40023800 	.word	0x40023800

08002b28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08c      	sub	sp, #48	; 0x30
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002b30:	2300      	movs	r3, #0
 8002b32:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002b34:	2300      	movs	r3, #0
 8002b36:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	2036      	movs	r0, #54	; 0x36
 8002b3e:	f000 fd1f 	bl	8003580 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002b42:	2036      	movs	r0, #54	; 0x36
 8002b44:	f000 fd38 	bl	80035b8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002b48:	2300      	movs	r3, #0
 8002b4a:	60fb      	str	r3, [r7, #12]
 8002b4c:	4b1f      	ldr	r3, [pc, #124]	; (8002bcc <HAL_InitTick+0xa4>)
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b50:	4a1e      	ldr	r2, [pc, #120]	; (8002bcc <HAL_InitTick+0xa4>)
 8002b52:	f043 0310 	orr.w	r3, r3, #16
 8002b56:	6413      	str	r3, [r2, #64]	; 0x40
 8002b58:	4b1c      	ldr	r3, [pc, #112]	; (8002bcc <HAL_InitTick+0xa4>)
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b64:	f107 0210 	add.w	r2, r7, #16
 8002b68:	f107 0314 	add.w	r3, r7, #20
 8002b6c:	4611      	mov	r1, r2
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f001 f8a2 	bl	8003cb8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002b74:	f001 f878 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b80:	4a13      	ldr	r2, [pc, #76]	; (8002bd0 <HAL_InitTick+0xa8>)
 8002b82:	fba2 2303 	umull	r2, r3, r2, r3
 8002b86:	0c9b      	lsrs	r3, r3, #18
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002b8c:	4b11      	ldr	r3, [pc, #68]	; (8002bd4 <HAL_InitTick+0xac>)
 8002b8e:	4a12      	ldr	r2, [pc, #72]	; (8002bd8 <HAL_InitTick+0xb0>)
 8002b90:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002b92:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <HAL_InitTick+0xac>)
 8002b94:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b98:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002b9a:	4a0e      	ldr	r2, [pc, #56]	; (8002bd4 <HAL_InitTick+0xac>)
 8002b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b9e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002ba0:	4b0c      	ldr	r3, [pc, #48]	; (8002bd4 <HAL_InitTick+0xac>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ba6:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <HAL_InitTick+0xac>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002bac:	4809      	ldr	r0, [pc, #36]	; (8002bd4 <HAL_InitTick+0xac>)
 8002bae:	f001 fd05 	bl	80045bc <HAL_TIM_Base_Init>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d104      	bne.n	8002bc2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002bb8:	4806      	ldr	r0, [pc, #24]	; (8002bd4 <HAL_InitTick+0xac>)
 8002bba:	f001 fd4f 	bl	800465c <HAL_TIM_Base_Start_IT>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	e000      	b.n	8002bc4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3730      	adds	r7, #48	; 0x30
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	431bde83 	.word	0x431bde83
 8002bd4:	200044ac 	.word	0x200044ac
 8002bd8:	40001000 	.word	0x40001000

08002bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002be0:	e7fe      	b.n	8002be0 <NMI_Handler+0x4>

08002be2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002be2:	b480      	push	{r7}
 8002be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002be6:	e7fe      	b.n	8002be6 <HardFault_Handler+0x4>

08002be8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bec:	e7fe      	b.n	8002bec <MemManage_Handler+0x4>

08002bee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bf2:	e7fe      	b.n	8002bf2 <BusFault_Handler+0x4>

08002bf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bf8:	e7fe      	b.n	8002bf8 <UsageFault_Handler+0x4>

08002bfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c0c:	4802      	ldr	r0, [pc, #8]	; (8002c18 <USART2_IRQHandler+0x10>)
 8002c0e:	f002 ffa7 	bl	8005b60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200045cc 	.word	0x200045cc

08002c1c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002c20:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c24:	f000 ff16 	bl	8003a54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002c28:	bf00      	nop
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002c30:	4802      	ldr	r0, [pc, #8]	; (8002c3c <TIM6_DAC_IRQHandler+0x10>)
 8002c32:	f001 ffd9 	bl	8004be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	200044ac 	.word	0x200044ac

08002c40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
	return 1;
 8002c44:	2301      	movs	r3, #1
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <_kill>:

int _kill(int pid, int sig)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c5a:	f005 fddf 	bl	800881c <__errno>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2216      	movs	r2, #22
 8002c62:	601a      	str	r2, [r3, #0]
	return -1;
 8002c64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <_exit>:

void _exit (int status)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c78:	f04f 31ff 	mov.w	r1, #4294967295
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7ff ffe7 	bl	8002c50 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c82:	e7fe      	b.n	8002c82 <_exit+0x12>

08002c84 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]
 8002c94:	e00a      	b.n	8002cac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002c96:	f3af 8000 	nop.w
 8002c9a:	4601      	mov	r1, r0
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	1c5a      	adds	r2, r3, #1
 8002ca0:	60ba      	str	r2, [r7, #8]
 8002ca2:	b2ca      	uxtb	r2, r1
 8002ca4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	617b      	str	r3, [r7, #20]
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	dbf0      	blt.n	8002c96 <_read+0x12>
	}

return len;
 8002cb4:	687b      	ldr	r3, [r7, #4]
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b086      	sub	sp, #24
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	60f8      	str	r0, [r7, #12]
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cca:	2300      	movs	r3, #0
 8002ccc:	617b      	str	r3, [r7, #20]
 8002cce:	e009      	b.n	8002ce4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	1c5a      	adds	r2, r3, #1
 8002cd4:	60ba      	str	r2, [r7, #8]
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff f941 	bl	8001f60 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	617b      	str	r3, [r7, #20]
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	dbf1      	blt.n	8002cd0 <_write+0x12>
	}
	return len;
 8002cec:	687b      	ldr	r3, [r7, #4]
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3718      	adds	r7, #24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <_close>:

int _close(int file)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
	return -1;
 8002cfe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b083      	sub	sp, #12
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
 8002d16:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d1e:	605a      	str	r2, [r3, #4]
	return 0;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <_isatty>:

int _isatty(int file)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b083      	sub	sp, #12
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
	return 1;
 8002d36:	2301      	movs	r3, #1
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
	return 0;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3714      	adds	r7, #20
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
	...

08002d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d68:	4a14      	ldr	r2, [pc, #80]	; (8002dbc <_sbrk+0x5c>)
 8002d6a:	4b15      	ldr	r3, [pc, #84]	; (8002dc0 <_sbrk+0x60>)
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d74:	4b13      	ldr	r3, [pc, #76]	; (8002dc4 <_sbrk+0x64>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d102      	bne.n	8002d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d7c:	4b11      	ldr	r3, [pc, #68]	; (8002dc4 <_sbrk+0x64>)
 8002d7e:	4a12      	ldr	r2, [pc, #72]	; (8002dc8 <_sbrk+0x68>)
 8002d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d82:	4b10      	ldr	r3, [pc, #64]	; (8002dc4 <_sbrk+0x64>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4413      	add	r3, r2
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d207      	bcs.n	8002da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d90:	f005 fd44 	bl	800881c <__errno>
 8002d94:	4603      	mov	r3, r0
 8002d96:	220c      	movs	r2, #12
 8002d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d9e:	e009      	b.n	8002db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002da0:	4b08      	ldr	r3, [pc, #32]	; (8002dc4 <_sbrk+0x64>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002da6:	4b07      	ldr	r3, [pc, #28]	; (8002dc4 <_sbrk+0x64>)
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4413      	add	r3, r2
 8002dae:	4a05      	ldr	r2, [pc, #20]	; (8002dc4 <_sbrk+0x64>)
 8002db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002db2:	68fb      	ldr	r3, [r7, #12]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	20020000 	.word	0x20020000
 8002dc0:	00000400 	.word	0x00000400
 8002dc4:	20000634 	.word	0x20000634
 8002dc8:	20004628 	.word	0x20004628

08002dcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002dd0:	4b06      	ldr	r3, [pc, #24]	; (8002dec <SystemInit+0x20>)
 8002dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dd6:	4a05      	ldr	r2, [pc, #20]	; (8002dec <SystemInit+0x20>)
 8002dd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ddc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002de0:	bf00      	nop
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b096      	sub	sp, #88	; 0x58
 8002df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002df6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
 8002dfe:	605a      	str	r2, [r3, #4]
 8002e00:	609a      	str	r2, [r3, #8]
 8002e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e04:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e12:	2200      	movs	r2, #0
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	605a      	str	r2, [r3, #4]
 8002e18:	609a      	str	r2, [r3, #8]
 8002e1a:	60da      	str	r2, [r3, #12]
 8002e1c:	611a      	str	r2, [r3, #16]
 8002e1e:	615a      	str	r2, [r3, #20]
 8002e20:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002e22:	1d3b      	adds	r3, r7, #4
 8002e24:	2220      	movs	r2, #32
 8002e26:	2100      	movs	r1, #0
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f005 fe28 	bl	8008a7e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002e2e:	4b44      	ldr	r3, [pc, #272]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e30:	4a44      	ldr	r2, [pc, #272]	; (8002f44 <MX_TIM1_Init+0x154>)
 8002e32:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002e34:	4b42      	ldr	r3, [pc, #264]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e3a:	4b41      	ldr	r3, [pc, #260]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3360-1;
 8002e40:	4b3f      	ldr	r3, [pc, #252]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e42:	f640 521f 	movw	r2, #3359	; 0xd1f
 8002e46:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e48:	4b3d      	ldr	r3, [pc, #244]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002e4e:	4b3c      	ldr	r3, [pc, #240]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e54:	4b3a      	ldr	r3, [pc, #232]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002e5a:	4839      	ldr	r0, [pc, #228]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e5c:	f001 fbae 	bl	80045bc <HAL_TIM_Base_Init>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002e66:	f7ff fe2d 	bl	8002ac4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e6e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002e70:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002e74:	4619      	mov	r1, r3
 8002e76:	4832      	ldr	r0, [pc, #200]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e78:	f002 f880 	bl	8004f7c <HAL_TIM_ConfigClockSource>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002e82:	f7ff fe1f 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002e86:	482e      	ldr	r0, [pc, #184]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002e88:	f001 fc58 	bl	800473c <HAL_TIM_PWM_Init>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002e92:	f7ff fe17 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e96:	2300      	movs	r3, #0
 8002e98:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e9e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	4826      	ldr	r0, [pc, #152]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002ea6:	f002 fc69 	bl	800577c <HAL_TIMEx_MasterConfigSynchronization>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002eb0:	f7ff fe08 	bl	8002ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002eb4:	2360      	movs	r3, #96	; 0x60
 8002eb6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ed0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4819      	ldr	r0, [pc, #100]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002eda:	f001 ff8d 	bl	8004df8 <HAL_TIM_PWM_ConfigChannel>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002ee4:	f7ff fdee 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ee8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eec:	2204      	movs	r2, #4
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4813      	ldr	r0, [pc, #76]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002ef2:	f001 ff81 	bl	8004df8 <HAL_TIM_PWM_ConfigChannel>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002efc:	f7ff fde2 	bl	8002ac4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002f00:	2300      	movs	r3, #0
 8002f02:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002f04:	2300      	movs	r3, #0
 8002f06:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002f10:	2300      	movs	r3, #0
 8002f12:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f18:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002f1e:	1d3b      	adds	r3, r7, #4
 8002f20:	4619      	mov	r1, r3
 8002f22:	4807      	ldr	r0, [pc, #28]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002f24:	f002 fca6 	bl	8005874 <HAL_TIMEx_ConfigBreakDeadTime>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002f2e:	f7ff fdc9 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002f32:	4803      	ldr	r0, [pc, #12]	; (8002f40 <MX_TIM1_Init+0x150>)
 8002f34:	f000 f94c 	bl	80031d0 <HAL_TIM_MspPostInit>

}
 8002f38:	bf00      	nop
 8002f3a:	3758      	adds	r7, #88	; 0x58
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	2000453c 	.word	0x2000453c
 8002f44:	40010000 	.word	0x40010000

08002f48 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b08c      	sub	sp, #48	; 0x30
 8002f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f4e:	f107 030c 	add.w	r3, r7, #12
 8002f52:	2224      	movs	r2, #36	; 0x24
 8002f54:	2100      	movs	r1, #0
 8002f56:	4618      	mov	r0, r3
 8002f58:	f005 fd91 	bl	8008a7e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f5c:	1d3b      	adds	r3, r7, #4
 8002f5e:	2200      	movs	r2, #0
 8002f60:	601a      	str	r2, [r3, #0]
 8002f62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f64:	4b21      	ldr	r3, [pc, #132]	; (8002fec <MX_TIM2_Init+0xa4>)
 8002f66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f6a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002f6c:	4b1f      	ldr	r3, [pc, #124]	; (8002fec <MX_TIM2_Init+0xa4>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f72:	4b1e      	ldr	r3, [pc, #120]	; (8002fec <MX_TIM2_Init+0xa4>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002f78:	4b1c      	ldr	r3, [pc, #112]	; (8002fec <MX_TIM2_Init+0xa4>)
 8002f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f7e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f80:	4b1a      	ldr	r3, [pc, #104]	; (8002fec <MX_TIM2_Init+0xa4>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f86:	4b19      	ldr	r3, [pc, #100]	; (8002fec <MX_TIM2_Init+0xa4>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002f90:	2300      	movs	r3, #0
 8002f92:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002f94:	2301      	movs	r3, #1
 8002f96:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002fac:	2300      	movs	r3, #0
 8002fae:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002fb0:	f107 030c 	add.w	r3, r7, #12
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	480d      	ldr	r0, [pc, #52]	; (8002fec <MX_TIM2_Init+0xa4>)
 8002fb8:	f001 fce2 	bl	8004980 <HAL_TIM_Encoder_Init>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002fc2:	f7ff fd7f 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fce:	1d3b      	adds	r3, r7, #4
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4806      	ldr	r0, [pc, #24]	; (8002fec <MX_TIM2_Init+0xa4>)
 8002fd4:	f002 fbd2 	bl	800577c <HAL_TIMEx_MasterConfigSynchronization>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002fde:	f7ff fd71 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002fe2:	bf00      	nop
 8002fe4:	3730      	adds	r7, #48	; 0x30
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20004584 	.word	0x20004584

08002ff0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08c      	sub	sp, #48	; 0x30
 8002ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ff6:	f107 030c 	add.w	r3, r7, #12
 8002ffa:	2224      	movs	r2, #36	; 0x24
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	4618      	mov	r0, r3
 8003000:	f005 fd3d 	bl	8008a7e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003004:	1d3b      	adds	r3, r7, #4
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800300c:	4b20      	ldr	r3, [pc, #128]	; (8003090 <MX_TIM3_Init+0xa0>)
 800300e:	4a21      	ldr	r2, [pc, #132]	; (8003094 <MX_TIM3_Init+0xa4>)
 8003010:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003012:	4b1f      	ldr	r3, [pc, #124]	; (8003090 <MX_TIM3_Init+0xa0>)
 8003014:	2200      	movs	r2, #0
 8003016:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003018:	4b1d      	ldr	r3, [pc, #116]	; (8003090 <MX_TIM3_Init+0xa0>)
 800301a:	2200      	movs	r2, #0
 800301c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800301e:	4b1c      	ldr	r3, [pc, #112]	; (8003090 <MX_TIM3_Init+0xa0>)
 8003020:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003024:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003026:	4b1a      	ldr	r3, [pc, #104]	; (8003090 <MX_TIM3_Init+0xa0>)
 8003028:	2200      	movs	r2, #0
 800302a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800302c:	4b18      	ldr	r3, [pc, #96]	; (8003090 <MX_TIM3_Init+0xa0>)
 800302e:	2200      	movs	r2, #0
 8003030:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003032:	2303      	movs	r3, #3
 8003034:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003036:	2300      	movs	r3, #0
 8003038:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800303a:	2301      	movs	r3, #1
 800303c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800303e:	2300      	movs	r3, #0
 8003040:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003042:	2300      	movs	r3, #0
 8003044:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003046:	2300      	movs	r3, #0
 8003048:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800304a:	2301      	movs	r3, #1
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800304e:	2300      	movs	r3, #0
 8003050:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003052:	2300      	movs	r3, #0
 8003054:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003056:	f107 030c 	add.w	r3, r7, #12
 800305a:	4619      	mov	r1, r3
 800305c:	480c      	ldr	r0, [pc, #48]	; (8003090 <MX_TIM3_Init+0xa0>)
 800305e:	f001 fc8f 	bl	8004980 <HAL_TIM_Encoder_Init>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003068:	f7ff fd2c 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800306c:	2300      	movs	r3, #0
 800306e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003070:	2300      	movs	r3, #0
 8003072:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003074:	1d3b      	adds	r3, r7, #4
 8003076:	4619      	mov	r1, r3
 8003078:	4805      	ldr	r0, [pc, #20]	; (8003090 <MX_TIM3_Init+0xa0>)
 800307a:	f002 fb7f 	bl	800577c <HAL_TIMEx_MasterConfigSynchronization>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003084:	f7ff fd1e 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003088:	bf00      	nop
 800308a:	3730      	adds	r7, #48	; 0x30
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	200044f4 	.word	0x200044f4
 8003094:	40000400 	.word	0x40000400

08003098 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a0b      	ldr	r2, [pc, #44]	; (80030d4 <HAL_TIM_Base_MspInit+0x3c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d10d      	bne.n	80030c6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	60fb      	str	r3, [r7, #12]
 80030ae:	4b0a      	ldr	r3, [pc, #40]	; (80030d8 <HAL_TIM_Base_MspInit+0x40>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b2:	4a09      	ldr	r2, [pc, #36]	; (80030d8 <HAL_TIM_Base_MspInit+0x40>)
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	6453      	str	r3, [r2, #68]	; 0x44
 80030ba:	4b07      	ldr	r3, [pc, #28]	; (80030d8 <HAL_TIM_Base_MspInit+0x40>)
 80030bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80030c6:	bf00      	nop
 80030c8:	3714      	adds	r7, #20
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	40010000 	.word	0x40010000
 80030d8:	40023800 	.word	0x40023800

080030dc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b08c      	sub	sp, #48	; 0x30
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e4:	f107 031c 	add.w	r3, r7, #28
 80030e8:	2200      	movs	r2, #0
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	605a      	str	r2, [r3, #4]
 80030ee:	609a      	str	r2, [r3, #8]
 80030f0:	60da      	str	r2, [r3, #12]
 80030f2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030fc:	d12c      	bne.n	8003158 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	61bb      	str	r3, [r7, #24]
 8003102:	4b30      	ldr	r3, [pc, #192]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	4a2f      	ldr	r2, [pc, #188]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003108:	f043 0301 	orr.w	r3, r3, #1
 800310c:	6413      	str	r3, [r2, #64]	; 0x40
 800310e:	4b2d      	ldr	r3, [pc, #180]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	61bb      	str	r3, [r7, #24]
 8003118:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800311a:	2300      	movs	r3, #0
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	4b29      	ldr	r3, [pc, #164]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003122:	4a28      	ldr	r2, [pc, #160]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003124:	f043 0301 	orr.w	r3, r3, #1
 8003128:	6313      	str	r3, [r2, #48]	; 0x30
 800312a:	4b26      	ldr	r3, [pc, #152]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 800312c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	617b      	str	r3, [r7, #20]
 8003134:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCG_A_Pin|ENCG_B_Pin;
 8003136:	2303      	movs	r3, #3
 8003138:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800313a:	2302      	movs	r3, #2
 800313c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313e:	2300      	movs	r3, #0
 8003140:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003142:	2300      	movs	r3, #0
 8003144:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003146:	2301      	movs	r3, #1
 8003148:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800314a:	f107 031c 	add.w	r3, r7, #28
 800314e:	4619      	mov	r1, r3
 8003150:	481d      	ldr	r0, [pc, #116]	; (80031c8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003152:	f000 fad1 	bl	80036f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003156:	e030      	b.n	80031ba <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM3)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a1b      	ldr	r2, [pc, #108]	; (80031cc <HAL_TIM_Encoder_MspInit+0xf0>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d12b      	bne.n	80031ba <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	4b17      	ldr	r3, [pc, #92]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	4a16      	ldr	r2, [pc, #88]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 800316c:	f043 0302 	orr.w	r3, r3, #2
 8003170:	6413      	str	r3, [r2, #64]	; 0x40
 8003172:	4b14      	ldr	r3, [pc, #80]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	613b      	str	r3, [r7, #16]
 800317c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	4b10      	ldr	r3, [pc, #64]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	4a0f      	ldr	r2, [pc, #60]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003188:	f043 0301 	orr.w	r3, r3, #1
 800318c:	6313      	str	r3, [r2, #48]	; 0x30
 800318e:	4b0d      	ldr	r3, [pc, #52]	; (80031c4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCD_A_Pin|ENCD_B_Pin;
 800319a:	23c0      	movs	r3, #192	; 0xc0
 800319c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319e:	2302      	movs	r3, #2
 80031a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a6:	2300      	movs	r3, #0
 80031a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80031aa:	2302      	movs	r3, #2
 80031ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ae:	f107 031c 	add.w	r3, r7, #28
 80031b2:	4619      	mov	r1, r3
 80031b4:	4804      	ldr	r0, [pc, #16]	; (80031c8 <HAL_TIM_Encoder_MspInit+0xec>)
 80031b6:	f000 fa9f 	bl	80036f8 <HAL_GPIO_Init>
}
 80031ba:	bf00      	nop
 80031bc:	3730      	adds	r7, #48	; 0x30
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40023800 	.word	0x40023800
 80031c8:	40020000 	.word	0x40020000
 80031cc:	40000400 	.word	0x40000400

080031d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 030c 	add.w	r3, r7, #12
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a12      	ldr	r2, [pc, #72]	; (8003238 <HAL_TIM_MspPostInit+0x68>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d11e      	bne.n	8003230 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	4b11      	ldr	r3, [pc, #68]	; (800323c <HAL_TIM_MspPostInit+0x6c>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fa:	4a10      	ldr	r2, [pc, #64]	; (800323c <HAL_TIM_MspPostInit+0x6c>)
 80031fc:	f043 0301 	orr.w	r3, r3, #1
 8003200:	6313      	str	r3, [r2, #48]	; 0x30
 8003202:	4b0e      	ldr	r3, [pc, #56]	; (800323c <HAL_TIM_MspPostInit+0x6c>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	60bb      	str	r3, [r7, #8]
 800320c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTG_PWM_Pin|MOTD_PWM_Pin;
 800320e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003212:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003214:	2302      	movs	r3, #2
 8003216:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321c:	2300      	movs	r3, #0
 800321e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003220:	2301      	movs	r3, #1
 8003222:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003224:	f107 030c 	add.w	r3, r7, #12
 8003228:	4619      	mov	r1, r3
 800322a:	4805      	ldr	r0, [pc, #20]	; (8003240 <HAL_TIM_MspPostInit+0x70>)
 800322c:	f000 fa64 	bl	80036f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003230:	bf00      	nop
 8003232:	3720      	adds	r7, #32
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40010000 	.word	0x40010000
 800323c:	40023800 	.word	0x40023800
 8003240:	40020000 	.word	0x40020000

08003244 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003248:	4b11      	ldr	r3, [pc, #68]	; (8003290 <MX_USART2_UART_Init+0x4c>)
 800324a:	4a12      	ldr	r2, [pc, #72]	; (8003294 <MX_USART2_UART_Init+0x50>)
 800324c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800324e:	4b10      	ldr	r3, [pc, #64]	; (8003290 <MX_USART2_UART_Init+0x4c>)
 8003250:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003254:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003256:	4b0e      	ldr	r3, [pc, #56]	; (8003290 <MX_USART2_UART_Init+0x4c>)
 8003258:	2200      	movs	r2, #0
 800325a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800325c:	4b0c      	ldr	r3, [pc, #48]	; (8003290 <MX_USART2_UART_Init+0x4c>)
 800325e:	2200      	movs	r2, #0
 8003260:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003262:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <MX_USART2_UART_Init+0x4c>)
 8003264:	2200      	movs	r2, #0
 8003266:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003268:	4b09      	ldr	r3, [pc, #36]	; (8003290 <MX_USART2_UART_Init+0x4c>)
 800326a:	220c      	movs	r2, #12
 800326c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800326e:	4b08      	ldr	r3, [pc, #32]	; (8003290 <MX_USART2_UART_Init+0x4c>)
 8003270:	2200      	movs	r2, #0
 8003272:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003274:	4b06      	ldr	r3, [pc, #24]	; (8003290 <MX_USART2_UART_Init+0x4c>)
 8003276:	2200      	movs	r2, #0
 8003278:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800327a:	4805      	ldr	r0, [pc, #20]	; (8003290 <MX_USART2_UART_Init+0x4c>)
 800327c:	f002 fb60 	bl	8005940 <HAL_UART_Init>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003286:	f7ff fc1d 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800328a:	bf00      	nop
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	200045cc 	.word	0x200045cc
 8003294:	40004400 	.word	0x40004400

08003298 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b08a      	sub	sp, #40	; 0x28
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a0:	f107 0314 	add.w	r3, r7, #20
 80032a4:	2200      	movs	r2, #0
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	605a      	str	r2, [r3, #4]
 80032aa:	609a      	str	r2, [r3, #8]
 80032ac:	60da      	str	r2, [r3, #12]
 80032ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a1d      	ldr	r2, [pc, #116]	; (800332c <HAL_UART_MspInit+0x94>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d133      	bne.n	8003322 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80032ba:	2300      	movs	r3, #0
 80032bc:	613b      	str	r3, [r7, #16]
 80032be:	4b1c      	ldr	r3, [pc, #112]	; (8003330 <HAL_UART_MspInit+0x98>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	4a1b      	ldr	r2, [pc, #108]	; (8003330 <HAL_UART_MspInit+0x98>)
 80032c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032c8:	6413      	str	r3, [r2, #64]	; 0x40
 80032ca:	4b19      	ldr	r3, [pc, #100]	; (8003330 <HAL_UART_MspInit+0x98>)
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d2:	613b      	str	r3, [r7, #16]
 80032d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d6:	2300      	movs	r3, #0
 80032d8:	60fb      	str	r3, [r7, #12]
 80032da:	4b15      	ldr	r3, [pc, #84]	; (8003330 <HAL_UART_MspInit+0x98>)
 80032dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032de:	4a14      	ldr	r2, [pc, #80]	; (8003330 <HAL_UART_MspInit+0x98>)
 80032e0:	f043 0301 	orr.w	r3, r3, #1
 80032e4:	6313      	str	r3, [r2, #48]	; 0x30
 80032e6:	4b12      	ldr	r3, [pc, #72]	; (8003330 <HAL_UART_MspInit+0x98>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	60fb      	str	r3, [r7, #12]
 80032f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032f2:	230c      	movs	r3, #12
 80032f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f6:	2302      	movs	r3, #2
 80032f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fa:	2300      	movs	r3, #0
 80032fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fe:	2303      	movs	r3, #3
 8003300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003302:	2307      	movs	r3, #7
 8003304:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003306:	f107 0314 	add.w	r3, r7, #20
 800330a:	4619      	mov	r1, r3
 800330c:	4809      	ldr	r0, [pc, #36]	; (8003334 <HAL_UART_MspInit+0x9c>)
 800330e:	f000 f9f3 	bl	80036f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003312:	2200      	movs	r2, #0
 8003314:	2105      	movs	r1, #5
 8003316:	2026      	movs	r0, #38	; 0x26
 8003318:	f000 f932 	bl	8003580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800331c:	2026      	movs	r0, #38	; 0x26
 800331e:	f000 f94b 	bl	80035b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003322:	bf00      	nop
 8003324:	3728      	adds	r7, #40	; 0x28
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	40004400 	.word	0x40004400
 8003330:	40023800 	.word	0x40023800
 8003334:	40020000 	.word	0x40020000

08003338 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003338:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003370 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800333c:	480d      	ldr	r0, [pc, #52]	; (8003374 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800333e:	490e      	ldr	r1, [pc, #56]	; (8003378 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003340:	4a0e      	ldr	r2, [pc, #56]	; (800337c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003344:	e002      	b.n	800334c <LoopCopyDataInit>

08003346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800334a:	3304      	adds	r3, #4

0800334c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800334c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800334e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003350:	d3f9      	bcc.n	8003346 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003352:	4a0b      	ldr	r2, [pc, #44]	; (8003380 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003354:	4c0b      	ldr	r4, [pc, #44]	; (8003384 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003358:	e001      	b.n	800335e <LoopFillZerobss>

0800335a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800335a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800335c:	3204      	adds	r2, #4

0800335e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800335e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003360:	d3fb      	bcc.n	800335a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003362:	f7ff fd33 	bl	8002dcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003366:	f005 fb55 	bl	8008a14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800336a:	f7ff fa9b 	bl	80028a4 <main>
  bx  lr    
 800336e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003370:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003378:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 800337c:	0800fdf8 	.word	0x0800fdf8
  ldr r2, =_sbss
 8003380:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8003384:	20004624 	.word	0x20004624

08003388 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003388:	e7fe      	b.n	8003388 <ADC_IRQHandler>
	...

0800338c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003390:	4b0e      	ldr	r3, [pc, #56]	; (80033cc <HAL_Init+0x40>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a0d      	ldr	r2, [pc, #52]	; (80033cc <HAL_Init+0x40>)
 8003396:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800339a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800339c:	4b0b      	ldr	r3, [pc, #44]	; (80033cc <HAL_Init+0x40>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a0a      	ldr	r2, [pc, #40]	; (80033cc <HAL_Init+0x40>)
 80033a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033a8:	4b08      	ldr	r3, [pc, #32]	; (80033cc <HAL_Init+0x40>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a07      	ldr	r2, [pc, #28]	; (80033cc <HAL_Init+0x40>)
 80033ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033b4:	2003      	movs	r0, #3
 80033b6:	f000 f8d8 	bl	800356a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033ba:	200f      	movs	r0, #15
 80033bc:	f7ff fbb4 	bl	8002b28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033c0:	f7ff fb86 	bl	8002ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40023c00 	.word	0x40023c00

080033d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033d4:	4b06      	ldr	r3, [pc, #24]	; (80033f0 <HAL_IncTick+0x20>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	461a      	mov	r2, r3
 80033da:	4b06      	ldr	r3, [pc, #24]	; (80033f4 <HAL_IncTick+0x24>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4413      	add	r3, r2
 80033e0:	4a04      	ldr	r2, [pc, #16]	; (80033f4 <HAL_IncTick+0x24>)
 80033e2:	6013      	str	r3, [r2, #0]
}
 80033e4:	bf00      	nop
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	20000040 	.word	0x20000040
 80033f4:	20004610 	.word	0x20004610

080033f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  return uwTick;
 80033fc:	4b03      	ldr	r3, [pc, #12]	; (800340c <HAL_GetTick+0x14>)
 80033fe:	681b      	ldr	r3, [r3, #0]
}
 8003400:	4618      	mov	r0, r3
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	20004610 	.word	0x20004610

08003410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003420:	4b0c      	ldr	r3, [pc, #48]	; (8003454 <__NVIC_SetPriorityGrouping+0x44>)
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800342c:	4013      	ands	r3, r2
 800342e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003438:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800343c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003442:	4a04      	ldr	r2, [pc, #16]	; (8003454 <__NVIC_SetPriorityGrouping+0x44>)
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	60d3      	str	r3, [r2, #12]
}
 8003448:	bf00      	nop
 800344a:	3714      	adds	r7, #20
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	e000ed00 	.word	0xe000ed00

08003458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800345c:	4b04      	ldr	r3, [pc, #16]	; (8003470 <__NVIC_GetPriorityGrouping+0x18>)
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	0a1b      	lsrs	r3, r3, #8
 8003462:	f003 0307 	and.w	r3, r3, #7
}
 8003466:	4618      	mov	r0, r3
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	e000ed00 	.word	0xe000ed00

08003474 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800347e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003482:	2b00      	cmp	r3, #0
 8003484:	db0b      	blt.n	800349e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003486:	79fb      	ldrb	r3, [r7, #7]
 8003488:	f003 021f 	and.w	r2, r3, #31
 800348c:	4907      	ldr	r1, [pc, #28]	; (80034ac <__NVIC_EnableIRQ+0x38>)
 800348e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003492:	095b      	lsrs	r3, r3, #5
 8003494:	2001      	movs	r0, #1
 8003496:	fa00 f202 	lsl.w	r2, r0, r2
 800349a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	e000e100 	.word	0xe000e100

080034b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	4603      	mov	r3, r0
 80034b8:	6039      	str	r1, [r7, #0]
 80034ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	db0a      	blt.n	80034da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	490c      	ldr	r1, [pc, #48]	; (80034fc <__NVIC_SetPriority+0x4c>)
 80034ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ce:	0112      	lsls	r2, r2, #4
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	440b      	add	r3, r1
 80034d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034d8:	e00a      	b.n	80034f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	b2da      	uxtb	r2, r3
 80034de:	4908      	ldr	r1, [pc, #32]	; (8003500 <__NVIC_SetPriority+0x50>)
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	f003 030f 	and.w	r3, r3, #15
 80034e6:	3b04      	subs	r3, #4
 80034e8:	0112      	lsls	r2, r2, #4
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	440b      	add	r3, r1
 80034ee:	761a      	strb	r2, [r3, #24]
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	e000e100 	.word	0xe000e100
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003504:	b480      	push	{r7}
 8003506:	b089      	sub	sp, #36	; 0x24
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f1c3 0307 	rsb	r3, r3, #7
 800351e:	2b04      	cmp	r3, #4
 8003520:	bf28      	it	cs
 8003522:	2304      	movcs	r3, #4
 8003524:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	3304      	adds	r3, #4
 800352a:	2b06      	cmp	r3, #6
 800352c:	d902      	bls.n	8003534 <NVIC_EncodePriority+0x30>
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	3b03      	subs	r3, #3
 8003532:	e000      	b.n	8003536 <NVIC_EncodePriority+0x32>
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003538:	f04f 32ff 	mov.w	r2, #4294967295
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	43da      	mvns	r2, r3
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	401a      	ands	r2, r3
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800354c:	f04f 31ff 	mov.w	r1, #4294967295
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	fa01 f303 	lsl.w	r3, r1, r3
 8003556:	43d9      	mvns	r1, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800355c:	4313      	orrs	r3, r2
         );
}
 800355e:	4618      	mov	r0, r3
 8003560:	3724      	adds	r7, #36	; 0x24
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b082      	sub	sp, #8
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7ff ff4c 	bl	8003410 <__NVIC_SetPriorityGrouping>
}
 8003578:	bf00      	nop
 800357a:	3708      	adds	r7, #8
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
 800358c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800358e:	2300      	movs	r3, #0
 8003590:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003592:	f7ff ff61 	bl	8003458 <__NVIC_GetPriorityGrouping>
 8003596:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	68b9      	ldr	r1, [r7, #8]
 800359c:	6978      	ldr	r0, [r7, #20]
 800359e:	f7ff ffb1 	bl	8003504 <NVIC_EncodePriority>
 80035a2:	4602      	mov	r2, r0
 80035a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035a8:	4611      	mov	r1, r2
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7ff ff80 	bl	80034b0 <__NVIC_SetPriority>
}
 80035b0:	bf00      	nop
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff ff54 	bl	8003474 <__NVIC_EnableIRQ>
}
 80035cc:	bf00      	nop
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80035e2:	f7ff ff09 	bl	80033f8 <HAL_GetTick>
 80035e6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d008      	beq.n	8003606 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2280      	movs	r2, #128	; 0x80
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e052      	b.n	80036ac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f022 0216 	bic.w	r2, r2, #22
 8003614:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695a      	ldr	r2, [r3, #20]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003624:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	2b00      	cmp	r3, #0
 800362c:	d103      	bne.n	8003636 <HAL_DMA_Abort+0x62>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003632:	2b00      	cmp	r3, #0
 8003634:	d007      	beq.n	8003646 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0208 	bic.w	r2, r2, #8
 8003644:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0201 	bic.w	r2, r2, #1
 8003654:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003656:	e013      	b.n	8003680 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003658:	f7ff fece 	bl	80033f8 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b05      	cmp	r3, #5
 8003664:	d90c      	bls.n	8003680 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2220      	movs	r2, #32
 800366a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2203      	movs	r2, #3
 8003670:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e015      	b.n	80036ac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1e4      	bne.n	8003658 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003692:	223f      	movs	r2, #63	; 0x3f
 8003694:	409a      	lsls	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d004      	beq.n	80036d2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2280      	movs	r2, #128	; 0x80
 80036cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e00c      	b.n	80036ec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2205      	movs	r2, #5
 80036d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0201 	bic.w	r2, r2, #1
 80036e8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b089      	sub	sp, #36	; 0x24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003702:	2300      	movs	r3, #0
 8003704:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003706:	2300      	movs	r3, #0
 8003708:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800370a:	2300      	movs	r3, #0
 800370c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800370e:	2300      	movs	r3, #0
 8003710:	61fb      	str	r3, [r7, #28]
 8003712:	e165      	b.n	80039e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003714:	2201      	movs	r2, #1
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	4013      	ands	r3, r2
 8003726:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003728:	693a      	ldr	r2, [r7, #16]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	429a      	cmp	r2, r3
 800372e:	f040 8154 	bne.w	80039da <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f003 0303 	and.w	r3, r3, #3
 800373a:	2b01      	cmp	r3, #1
 800373c:	d005      	beq.n	800374a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003746:	2b02      	cmp	r3, #2
 8003748:	d130      	bne.n	80037ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	2203      	movs	r2, #3
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	43db      	mvns	r3, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4013      	ands	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	68da      	ldr	r2, [r3, #12]
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	69ba      	ldr	r2, [r7, #24]
 8003770:	4313      	orrs	r3, r2
 8003772:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003780:	2201      	movs	r2, #1
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	43db      	mvns	r3, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4013      	ands	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	091b      	lsrs	r3, r3, #4
 8003796:	f003 0201 	and.w	r2, r3, #1
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 0303 	and.w	r3, r3, #3
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	d017      	beq.n	80037e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	2203      	movs	r2, #3
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43db      	mvns	r3, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4313      	orrs	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f003 0303 	and.w	r3, r3, #3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d123      	bne.n	800383c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	08da      	lsrs	r2, r3, #3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3208      	adds	r2, #8
 80037fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003800:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	f003 0307 	and.w	r3, r3, #7
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	220f      	movs	r2, #15
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	43db      	mvns	r3, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4013      	ands	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	691a      	ldr	r2, [r3, #16]
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	4313      	orrs	r3, r2
 800382c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	08da      	lsrs	r2, r3, #3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3208      	adds	r2, #8
 8003836:	69b9      	ldr	r1, [r7, #24]
 8003838:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	2203      	movs	r2, #3
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	43db      	mvns	r3, r3
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4013      	ands	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f003 0203 	and.w	r2, r3, #3
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4313      	orrs	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 80ae 	beq.w	80039da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800387e:	2300      	movs	r3, #0
 8003880:	60fb      	str	r3, [r7, #12]
 8003882:	4b5d      	ldr	r3, [pc, #372]	; (80039f8 <HAL_GPIO_Init+0x300>)
 8003884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003886:	4a5c      	ldr	r2, [pc, #368]	; (80039f8 <HAL_GPIO_Init+0x300>)
 8003888:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800388c:	6453      	str	r3, [r2, #68]	; 0x44
 800388e:	4b5a      	ldr	r3, [pc, #360]	; (80039f8 <HAL_GPIO_Init+0x300>)
 8003890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003892:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800389a:	4a58      	ldr	r2, [pc, #352]	; (80039fc <HAL_GPIO_Init+0x304>)
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	089b      	lsrs	r3, r3, #2
 80038a0:	3302      	adds	r3, #2
 80038a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	220f      	movs	r2, #15
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	43db      	mvns	r3, r3
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	4013      	ands	r3, r2
 80038bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a4f      	ldr	r2, [pc, #316]	; (8003a00 <HAL_GPIO_Init+0x308>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d025      	beq.n	8003912 <HAL_GPIO_Init+0x21a>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a4e      	ldr	r2, [pc, #312]	; (8003a04 <HAL_GPIO_Init+0x30c>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d01f      	beq.n	800390e <HAL_GPIO_Init+0x216>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a4d      	ldr	r2, [pc, #308]	; (8003a08 <HAL_GPIO_Init+0x310>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d019      	beq.n	800390a <HAL_GPIO_Init+0x212>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a4c      	ldr	r2, [pc, #304]	; (8003a0c <HAL_GPIO_Init+0x314>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d013      	beq.n	8003906 <HAL_GPIO_Init+0x20e>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a4b      	ldr	r2, [pc, #300]	; (8003a10 <HAL_GPIO_Init+0x318>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d00d      	beq.n	8003902 <HAL_GPIO_Init+0x20a>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a4a      	ldr	r2, [pc, #296]	; (8003a14 <HAL_GPIO_Init+0x31c>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d007      	beq.n	80038fe <HAL_GPIO_Init+0x206>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a49      	ldr	r2, [pc, #292]	; (8003a18 <HAL_GPIO_Init+0x320>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d101      	bne.n	80038fa <HAL_GPIO_Init+0x202>
 80038f6:	2306      	movs	r3, #6
 80038f8:	e00c      	b.n	8003914 <HAL_GPIO_Init+0x21c>
 80038fa:	2307      	movs	r3, #7
 80038fc:	e00a      	b.n	8003914 <HAL_GPIO_Init+0x21c>
 80038fe:	2305      	movs	r3, #5
 8003900:	e008      	b.n	8003914 <HAL_GPIO_Init+0x21c>
 8003902:	2304      	movs	r3, #4
 8003904:	e006      	b.n	8003914 <HAL_GPIO_Init+0x21c>
 8003906:	2303      	movs	r3, #3
 8003908:	e004      	b.n	8003914 <HAL_GPIO_Init+0x21c>
 800390a:	2302      	movs	r3, #2
 800390c:	e002      	b.n	8003914 <HAL_GPIO_Init+0x21c>
 800390e:	2301      	movs	r3, #1
 8003910:	e000      	b.n	8003914 <HAL_GPIO_Init+0x21c>
 8003912:	2300      	movs	r3, #0
 8003914:	69fa      	ldr	r2, [r7, #28]
 8003916:	f002 0203 	and.w	r2, r2, #3
 800391a:	0092      	lsls	r2, r2, #2
 800391c:	4093      	lsls	r3, r2
 800391e:	69ba      	ldr	r2, [r7, #24]
 8003920:	4313      	orrs	r3, r2
 8003922:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003924:	4935      	ldr	r1, [pc, #212]	; (80039fc <HAL_GPIO_Init+0x304>)
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	089b      	lsrs	r3, r3, #2
 800392a:	3302      	adds	r3, #2
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003932:	4b3a      	ldr	r3, [pc, #232]	; (8003a1c <HAL_GPIO_Init+0x324>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	43db      	mvns	r3, r3
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	4013      	ands	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d003      	beq.n	8003956 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	4313      	orrs	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003956:	4a31      	ldr	r2, [pc, #196]	; (8003a1c <HAL_GPIO_Init+0x324>)
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800395c:	4b2f      	ldr	r3, [pc, #188]	; (8003a1c <HAL_GPIO_Init+0x324>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	43db      	mvns	r3, r3
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	4013      	ands	r3, r2
 800396a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d003      	beq.n	8003980 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003980:	4a26      	ldr	r2, [pc, #152]	; (8003a1c <HAL_GPIO_Init+0x324>)
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003986:	4b25      	ldr	r3, [pc, #148]	; (8003a1c <HAL_GPIO_Init+0x324>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	43db      	mvns	r3, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4013      	ands	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039aa:	4a1c      	ldr	r2, [pc, #112]	; (8003a1c <HAL_GPIO_Init+0x324>)
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039b0:	4b1a      	ldr	r3, [pc, #104]	; (8003a1c <HAL_GPIO_Init+0x324>)
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	43db      	mvns	r3, r3
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	4013      	ands	r3, r2
 80039be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d003      	beq.n	80039d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039d4:	4a11      	ldr	r2, [pc, #68]	; (8003a1c <HAL_GPIO_Init+0x324>)
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	3301      	adds	r3, #1
 80039de:	61fb      	str	r3, [r7, #28]
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	2b0f      	cmp	r3, #15
 80039e4:	f67f ae96 	bls.w	8003714 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039e8:	bf00      	nop
 80039ea:	bf00      	nop
 80039ec:	3724      	adds	r7, #36	; 0x24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40023800 	.word	0x40023800
 80039fc:	40013800 	.word	0x40013800
 8003a00:	40020000 	.word	0x40020000
 8003a04:	40020400 	.word	0x40020400
 8003a08:	40020800 	.word	0x40020800
 8003a0c:	40020c00 	.word	0x40020c00
 8003a10:	40021000 	.word	0x40021000
 8003a14:	40021400 	.word	0x40021400
 8003a18:	40021800 	.word	0x40021800
 8003a1c:	40013c00 	.word	0x40013c00

08003a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	807b      	strh	r3, [r7, #2]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a30:	787b      	ldrb	r3, [r7, #1]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a36:	887a      	ldrh	r2, [r7, #2]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a3c:	e003      	b.n	8003a46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a3e:	887b      	ldrh	r3, [r7, #2]
 8003a40:	041a      	lsls	r2, r3, #16
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	619a      	str	r2, [r3, #24]
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
	...

08003a54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a5e:	4b08      	ldr	r3, [pc, #32]	; (8003a80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	88fb      	ldrh	r3, [r7, #6]
 8003a64:	4013      	ands	r3, r2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d006      	beq.n	8003a78 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a6a:	4a05      	ldr	r2, [pc, #20]	; (8003a80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a6c:	88fb      	ldrh	r3, [r7, #6]
 8003a6e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a70:	88fb      	ldrh	r3, [r7, #6]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fe ffce 	bl	8002a14 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a78:	bf00      	nop
 8003a7a:	3708      	adds	r7, #8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40013c00 	.word	0x40013c00

08003a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d101      	bne.n	8003a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e0cc      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a98:	4b68      	ldr	r3, [pc, #416]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 030f 	and.w	r3, r3, #15
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d90c      	bls.n	8003ac0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa6:	4b65      	ldr	r3, [pc, #404]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aae:	4b63      	ldr	r3, [pc, #396]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 030f 	and.w	r3, r3, #15
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d001      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e0b8      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d020      	beq.n	8003b0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0304 	and.w	r3, r3, #4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d005      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ad8:	4b59      	ldr	r3, [pc, #356]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	4a58      	ldr	r2, [pc, #352]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003ade:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ae2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0308 	and.w	r3, r3, #8
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d005      	beq.n	8003afc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003af0:	4b53      	ldr	r3, [pc, #332]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	4a52      	ldr	r2, [pc, #328]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003af6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003afa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003afc:	4b50      	ldr	r3, [pc, #320]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	494d      	ldr	r1, [pc, #308]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d044      	beq.n	8003ba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d107      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b22:	4b47      	ldr	r3, [pc, #284]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d119      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e07f      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d003      	beq.n	8003b42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b42:	4b3f      	ldr	r3, [pc, #252]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e06f      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b52:	4b3b      	ldr	r3, [pc, #236]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e067      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b62:	4b37      	ldr	r3, [pc, #220]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f023 0203 	bic.w	r2, r3, #3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	4934      	ldr	r1, [pc, #208]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b74:	f7ff fc40 	bl	80033f8 <HAL_GetTick>
 8003b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b7a:	e00a      	b.n	8003b92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b7c:	f7ff fc3c 	bl	80033f8 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e04f      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b92:	4b2b      	ldr	r3, [pc, #172]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f003 020c 	and.w	r2, r3, #12
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d1eb      	bne.n	8003b7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ba4:	4b25      	ldr	r3, [pc, #148]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 030f 	and.w	r3, r3, #15
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d20c      	bcs.n	8003bcc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bb2:	4b22      	ldr	r3, [pc, #136]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bba:	4b20      	ldr	r3, [pc, #128]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 030f 	and.w	r3, r3, #15
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d001      	beq.n	8003bcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e032      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d008      	beq.n	8003bea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bd8:	4b19      	ldr	r3, [pc, #100]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	4916      	ldr	r1, [pc, #88]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d009      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bf6:	4b12      	ldr	r3, [pc, #72]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	490e      	ldr	r1, [pc, #56]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c0a:	f000 f887 	bl	8003d1c <HAL_RCC_GetSysClockFreq>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	4b0b      	ldr	r3, [pc, #44]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	091b      	lsrs	r3, r3, #4
 8003c16:	f003 030f 	and.w	r3, r3, #15
 8003c1a:	490a      	ldr	r1, [pc, #40]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003c1c:	5ccb      	ldrb	r3, [r1, r3]
 8003c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c22:	4a09      	ldr	r2, [pc, #36]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c26:	4b09      	ldr	r3, [pc, #36]	; (8003c4c <HAL_RCC_ClockConfig+0x1c8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fe ff7c 	bl	8002b28 <HAL_InitTick>

  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40023c00 	.word	0x40023c00
 8003c40:	40023800 	.word	0x40023800
 8003c44:	0800f688 	.word	0x0800f688
 8003c48:	20000038 	.word	0x20000038
 8003c4c:	2000003c 	.word	0x2000003c

08003c50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c54:	4b03      	ldr	r3, [pc, #12]	; (8003c64 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c56:	681b      	ldr	r3, [r3, #0]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	20000038 	.word	0x20000038

08003c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c6c:	f7ff fff0 	bl	8003c50 <HAL_RCC_GetHCLKFreq>
 8003c70:	4602      	mov	r2, r0
 8003c72:	4b05      	ldr	r3, [pc, #20]	; (8003c88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	0a9b      	lsrs	r3, r3, #10
 8003c78:	f003 0307 	and.w	r3, r3, #7
 8003c7c:	4903      	ldr	r1, [pc, #12]	; (8003c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c7e:	5ccb      	ldrb	r3, [r1, r3]
 8003c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40023800 	.word	0x40023800
 8003c8c:	0800f698 	.word	0x0800f698

08003c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c94:	f7ff ffdc 	bl	8003c50 <HAL_RCC_GetHCLKFreq>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	4b05      	ldr	r3, [pc, #20]	; (8003cb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	0b5b      	lsrs	r3, r3, #13
 8003ca0:	f003 0307 	and.w	r3, r3, #7
 8003ca4:	4903      	ldr	r1, [pc, #12]	; (8003cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ca6:	5ccb      	ldrb	r3, [r1, r3]
 8003ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	40023800 	.word	0x40023800
 8003cb4:	0800f698 	.word	0x0800f698

08003cb8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	220f      	movs	r2, #15
 8003cc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003cc8:	4b12      	ldr	r3, [pc, #72]	; (8003d14 <HAL_RCC_GetClockConfig+0x5c>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f003 0203 	and.w	r2, r3, #3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003cd4:	4b0f      	ldr	r3, [pc, #60]	; (8003d14 <HAL_RCC_GetClockConfig+0x5c>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ce0:	4b0c      	ldr	r3, [pc, #48]	; (8003d14 <HAL_RCC_GetClockConfig+0x5c>)
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003cec:	4b09      	ldr	r3, [pc, #36]	; (8003d14 <HAL_RCC_GetClockConfig+0x5c>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	08db      	lsrs	r3, r3, #3
 8003cf2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003cfa:	4b07      	ldr	r3, [pc, #28]	; (8003d18 <HAL_RCC_GetClockConfig+0x60>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 020f 	and.w	r2, r3, #15
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	601a      	str	r2, [r3, #0]
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	40023800 	.word	0x40023800
 8003d18:	40023c00 	.word	0x40023c00

08003d1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d20:	b088      	sub	sp, #32
 8003d22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8003d34:	2300      	movs	r3, #0
 8003d36:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d38:	4bce      	ldr	r3, [pc, #824]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f003 030c 	and.w	r3, r3, #12
 8003d40:	2b0c      	cmp	r3, #12
 8003d42:	f200 818d 	bhi.w	8004060 <HAL_RCC_GetSysClockFreq+0x344>
 8003d46:	a201      	add	r2, pc, #4	; (adr r2, 8003d4c <HAL_RCC_GetSysClockFreq+0x30>)
 8003d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4c:	08003d81 	.word	0x08003d81
 8003d50:	08004061 	.word	0x08004061
 8003d54:	08004061 	.word	0x08004061
 8003d58:	08004061 	.word	0x08004061
 8003d5c:	08003d87 	.word	0x08003d87
 8003d60:	08004061 	.word	0x08004061
 8003d64:	08004061 	.word	0x08004061
 8003d68:	08004061 	.word	0x08004061
 8003d6c:	08003d8d 	.word	0x08003d8d
 8003d70:	08004061 	.word	0x08004061
 8003d74:	08004061 	.word	0x08004061
 8003d78:	08004061 	.word	0x08004061
 8003d7c:	08003f01 	.word	0x08003f01
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d80:	4bbd      	ldr	r3, [pc, #756]	; (8004078 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003d82:	61bb      	str	r3, [r7, #24]
       break;
 8003d84:	e16f      	b.n	8004066 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d86:	4bbd      	ldr	r3, [pc, #756]	; (800407c <HAL_RCC_GetSysClockFreq+0x360>)
 8003d88:	61bb      	str	r3, [r7, #24]
      break;
 8003d8a:	e16c      	b.n	8004066 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d8c:	4bb9      	ldr	r3, [pc, #740]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d94:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d96:	4bb7      	ldr	r3, [pc, #732]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d053      	beq.n	8003e4a <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003da2:	4bb4      	ldr	r3, [pc, #720]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	099b      	lsrs	r3, r3, #6
 8003da8:	461a      	mov	r2, r3
 8003daa:	f04f 0300 	mov.w	r3, #0
 8003dae:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003db2:	f04f 0100 	mov.w	r1, #0
 8003db6:	ea02 0400 	and.w	r4, r2, r0
 8003dba:	603c      	str	r4, [r7, #0]
 8003dbc:	400b      	ands	r3, r1
 8003dbe:	607b      	str	r3, [r7, #4]
 8003dc0:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dc4:	4620      	mov	r0, r4
 8003dc6:	4629      	mov	r1, r5
 8003dc8:	f04f 0200 	mov.w	r2, #0
 8003dcc:	f04f 0300 	mov.w	r3, #0
 8003dd0:	014b      	lsls	r3, r1, #5
 8003dd2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003dd6:	0142      	lsls	r2, r0, #5
 8003dd8:	4610      	mov	r0, r2
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4623      	mov	r3, r4
 8003dde:	1ac0      	subs	r0, r0, r3
 8003de0:	462b      	mov	r3, r5
 8003de2:	eb61 0103 	sbc.w	r1, r1, r3
 8003de6:	f04f 0200 	mov.w	r2, #0
 8003dea:	f04f 0300 	mov.w	r3, #0
 8003dee:	018b      	lsls	r3, r1, #6
 8003df0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003df4:	0182      	lsls	r2, r0, #6
 8003df6:	1a12      	subs	r2, r2, r0
 8003df8:	eb63 0301 	sbc.w	r3, r3, r1
 8003dfc:	f04f 0000 	mov.w	r0, #0
 8003e00:	f04f 0100 	mov.w	r1, #0
 8003e04:	00d9      	lsls	r1, r3, #3
 8003e06:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003e0a:	00d0      	lsls	r0, r2, #3
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	460b      	mov	r3, r1
 8003e10:	4621      	mov	r1, r4
 8003e12:	1852      	adds	r2, r2, r1
 8003e14:	4629      	mov	r1, r5
 8003e16:	eb43 0101 	adc.w	r1, r3, r1
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	f04f 0000 	mov.w	r0, #0
 8003e20:	f04f 0100 	mov.w	r1, #0
 8003e24:	0259      	lsls	r1, r3, #9
 8003e26:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003e2a:	0250      	lsls	r0, r2, #9
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	460b      	mov	r3, r1
 8003e30:	4610      	mov	r0, r2
 8003e32:	4619      	mov	r1, r3
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	461a      	mov	r2, r3
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	f7fc ff54 	bl	8000ce8 <__aeabi_uldivmod>
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4613      	mov	r3, r2
 8003e46:	61fb      	str	r3, [r7, #28]
 8003e48:	e04c      	b.n	8003ee4 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e4a:	4b8a      	ldr	r3, [pc, #552]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	099b      	lsrs	r3, r3, #6
 8003e50:	461a      	mov	r2, r3
 8003e52:	f04f 0300 	mov.w	r3, #0
 8003e56:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003e5a:	f04f 0100 	mov.w	r1, #0
 8003e5e:	ea02 0a00 	and.w	sl, r2, r0
 8003e62:	ea03 0b01 	and.w	fp, r3, r1
 8003e66:	4650      	mov	r0, sl
 8003e68:	4659      	mov	r1, fp
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	f04f 0300 	mov.w	r3, #0
 8003e72:	014b      	lsls	r3, r1, #5
 8003e74:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003e78:	0142      	lsls	r2, r0, #5
 8003e7a:	4610      	mov	r0, r2
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	ebb0 000a 	subs.w	r0, r0, sl
 8003e82:	eb61 010b 	sbc.w	r1, r1, fp
 8003e86:	f04f 0200 	mov.w	r2, #0
 8003e8a:	f04f 0300 	mov.w	r3, #0
 8003e8e:	018b      	lsls	r3, r1, #6
 8003e90:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003e94:	0182      	lsls	r2, r0, #6
 8003e96:	1a12      	subs	r2, r2, r0
 8003e98:	eb63 0301 	sbc.w	r3, r3, r1
 8003e9c:	f04f 0000 	mov.w	r0, #0
 8003ea0:	f04f 0100 	mov.w	r1, #0
 8003ea4:	00d9      	lsls	r1, r3, #3
 8003ea6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003eaa:	00d0      	lsls	r0, r2, #3
 8003eac:	4602      	mov	r2, r0
 8003eae:	460b      	mov	r3, r1
 8003eb0:	eb12 020a 	adds.w	r2, r2, sl
 8003eb4:	eb43 030b 	adc.w	r3, r3, fp
 8003eb8:	f04f 0000 	mov.w	r0, #0
 8003ebc:	f04f 0100 	mov.w	r1, #0
 8003ec0:	0299      	lsls	r1, r3, #10
 8003ec2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003ec6:	0290      	lsls	r0, r2, #10
 8003ec8:	4602      	mov	r2, r0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4610      	mov	r0, r2
 8003ece:	4619      	mov	r1, r3
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	f04f 0300 	mov.w	r3, #0
 8003ed8:	f7fc ff06 	bl	8000ce8 <__aeabi_uldivmod>
 8003edc:	4602      	mov	r2, r0
 8003ede:	460b      	mov	r3, r1
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ee4:	4b63      	ldr	r3, [pc, #396]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	0c1b      	lsrs	r3, r3, #16
 8003eea:	f003 0303 	and.w	r3, r3, #3
 8003eee:	3301      	adds	r3, #1
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8003ef4:	69fa      	ldr	r2, [r7, #28]
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efc:	61bb      	str	r3, [r7, #24]
      break;
 8003efe:	e0b2      	b.n	8004066 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f00:	4b5c      	ldr	r3, [pc, #368]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f08:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f0a:	4b5a      	ldr	r3, [pc, #360]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d04d      	beq.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f16:	4b57      	ldr	r3, [pc, #348]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	099b      	lsrs	r3, r3, #6
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	f04f 0300 	mov.w	r3, #0
 8003f22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003f26:	f04f 0100 	mov.w	r1, #0
 8003f2a:	ea02 0800 	and.w	r8, r2, r0
 8003f2e:	ea03 0901 	and.w	r9, r3, r1
 8003f32:	4640      	mov	r0, r8
 8003f34:	4649      	mov	r1, r9
 8003f36:	f04f 0200 	mov.w	r2, #0
 8003f3a:	f04f 0300 	mov.w	r3, #0
 8003f3e:	014b      	lsls	r3, r1, #5
 8003f40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003f44:	0142      	lsls	r2, r0, #5
 8003f46:	4610      	mov	r0, r2
 8003f48:	4619      	mov	r1, r3
 8003f4a:	ebb0 0008 	subs.w	r0, r0, r8
 8003f4e:	eb61 0109 	sbc.w	r1, r1, r9
 8003f52:	f04f 0200 	mov.w	r2, #0
 8003f56:	f04f 0300 	mov.w	r3, #0
 8003f5a:	018b      	lsls	r3, r1, #6
 8003f5c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003f60:	0182      	lsls	r2, r0, #6
 8003f62:	1a12      	subs	r2, r2, r0
 8003f64:	eb63 0301 	sbc.w	r3, r3, r1
 8003f68:	f04f 0000 	mov.w	r0, #0
 8003f6c:	f04f 0100 	mov.w	r1, #0
 8003f70:	00d9      	lsls	r1, r3, #3
 8003f72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f76:	00d0      	lsls	r0, r2, #3
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	eb12 0208 	adds.w	r2, r2, r8
 8003f80:	eb43 0309 	adc.w	r3, r3, r9
 8003f84:	f04f 0000 	mov.w	r0, #0
 8003f88:	f04f 0100 	mov.w	r1, #0
 8003f8c:	0259      	lsls	r1, r3, #9
 8003f8e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003f92:	0250      	lsls	r0, r2, #9
 8003f94:	4602      	mov	r2, r0
 8003f96:	460b      	mov	r3, r1
 8003f98:	4610      	mov	r0, r2
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	f04f 0300 	mov.w	r3, #0
 8003fa4:	f7fc fea0 	bl	8000ce8 <__aeabi_uldivmod>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	460b      	mov	r3, r1
 8003fac:	4613      	mov	r3, r2
 8003fae:	61fb      	str	r3, [r7, #28]
 8003fb0:	e04a      	b.n	8004048 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fb2:	4b30      	ldr	r3, [pc, #192]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	099b      	lsrs	r3, r3, #6
 8003fb8:	461a      	mov	r2, r3
 8003fba:	f04f 0300 	mov.w	r3, #0
 8003fbe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003fc2:	f04f 0100 	mov.w	r1, #0
 8003fc6:	ea02 0400 	and.w	r4, r2, r0
 8003fca:	ea03 0501 	and.w	r5, r3, r1
 8003fce:	4620      	mov	r0, r4
 8003fd0:	4629      	mov	r1, r5
 8003fd2:	f04f 0200 	mov.w	r2, #0
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	014b      	lsls	r3, r1, #5
 8003fdc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003fe0:	0142      	lsls	r2, r0, #5
 8003fe2:	4610      	mov	r0, r2
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	1b00      	subs	r0, r0, r4
 8003fe8:	eb61 0105 	sbc.w	r1, r1, r5
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	f04f 0300 	mov.w	r3, #0
 8003ff4:	018b      	lsls	r3, r1, #6
 8003ff6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003ffa:	0182      	lsls	r2, r0, #6
 8003ffc:	1a12      	subs	r2, r2, r0
 8003ffe:	eb63 0301 	sbc.w	r3, r3, r1
 8004002:	f04f 0000 	mov.w	r0, #0
 8004006:	f04f 0100 	mov.w	r1, #0
 800400a:	00d9      	lsls	r1, r3, #3
 800400c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004010:	00d0      	lsls	r0, r2, #3
 8004012:	4602      	mov	r2, r0
 8004014:	460b      	mov	r3, r1
 8004016:	1912      	adds	r2, r2, r4
 8004018:	eb45 0303 	adc.w	r3, r5, r3
 800401c:	f04f 0000 	mov.w	r0, #0
 8004020:	f04f 0100 	mov.w	r1, #0
 8004024:	0299      	lsls	r1, r3, #10
 8004026:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800402a:	0290      	lsls	r0, r2, #10
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	4610      	mov	r0, r2
 8004032:	4619      	mov	r1, r3
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	461a      	mov	r2, r3
 8004038:	f04f 0300 	mov.w	r3, #0
 800403c:	f7fc fe54 	bl	8000ce8 <__aeabi_uldivmod>
 8004040:	4602      	mov	r2, r0
 8004042:	460b      	mov	r3, r1
 8004044:	4613      	mov	r3, r2
 8004046:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004048:	4b0a      	ldr	r3, [pc, #40]	; (8004074 <HAL_RCC_GetSysClockFreq+0x358>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	0f1b      	lsrs	r3, r3, #28
 800404e:	f003 0307 	and.w	r3, r3, #7
 8004052:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8004054:	69fa      	ldr	r2, [r7, #28]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	fbb2 f3f3 	udiv	r3, r2, r3
 800405c:	61bb      	str	r3, [r7, #24]
      break;
 800405e:	e002      	b.n	8004066 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004060:	4b05      	ldr	r3, [pc, #20]	; (8004078 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004062:	61bb      	str	r3, [r7, #24]
      break;
 8004064:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004066:	69bb      	ldr	r3, [r7, #24]
}
 8004068:	4618      	mov	r0, r3
 800406a:	3720      	adds	r7, #32
 800406c:	46bd      	mov	sp, r7
 800406e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004072:	bf00      	nop
 8004074:	40023800 	.word	0x40023800
 8004078:	00f42400 	.word	0x00f42400
 800407c:	007a1200 	.word	0x007a1200

08004080 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e28d      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 8083 	beq.w	80041a6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80040a0:	4b94      	ldr	r3, [pc, #592]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f003 030c 	and.w	r3, r3, #12
 80040a8:	2b04      	cmp	r3, #4
 80040aa:	d019      	beq.n	80040e0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80040ac:	4b91      	ldr	r3, [pc, #580]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80040b4:	2b08      	cmp	r3, #8
 80040b6:	d106      	bne.n	80040c6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80040b8:	4b8e      	ldr	r3, [pc, #568]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040c4:	d00c      	beq.n	80040e0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040c6:	4b8b      	ldr	r3, [pc, #556]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80040ce:	2b0c      	cmp	r3, #12
 80040d0:	d112      	bne.n	80040f8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040d2:	4b88      	ldr	r3, [pc, #544]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040de:	d10b      	bne.n	80040f8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040e0:	4b84      	ldr	r3, [pc, #528]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d05b      	beq.n	80041a4 <HAL_RCC_OscConfig+0x124>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d157      	bne.n	80041a4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e25a      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004100:	d106      	bne.n	8004110 <HAL_RCC_OscConfig+0x90>
 8004102:	4b7c      	ldr	r3, [pc, #496]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a7b      	ldr	r2, [pc, #492]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004108:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	e01d      	b.n	800414c <HAL_RCC_OscConfig+0xcc>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004118:	d10c      	bne.n	8004134 <HAL_RCC_OscConfig+0xb4>
 800411a:	4b76      	ldr	r3, [pc, #472]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a75      	ldr	r2, [pc, #468]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004120:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	4b73      	ldr	r3, [pc, #460]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a72      	ldr	r2, [pc, #456]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 800412c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004130:	6013      	str	r3, [r2, #0]
 8004132:	e00b      	b.n	800414c <HAL_RCC_OscConfig+0xcc>
 8004134:	4b6f      	ldr	r3, [pc, #444]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a6e      	ldr	r2, [pc, #440]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 800413a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800413e:	6013      	str	r3, [r2, #0]
 8004140:	4b6c      	ldr	r3, [pc, #432]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a6b      	ldr	r2, [pc, #428]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004146:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800414a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d013      	beq.n	800417c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004154:	f7ff f950 	bl	80033f8 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800415c:	f7ff f94c 	bl	80033f8 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b64      	cmp	r3, #100	; 0x64
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e21f      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416e:	4b61      	ldr	r3, [pc, #388]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d0f0      	beq.n	800415c <HAL_RCC_OscConfig+0xdc>
 800417a:	e014      	b.n	80041a6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417c:	f7ff f93c 	bl	80033f8 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004184:	f7ff f938 	bl	80033f8 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b64      	cmp	r3, #100	; 0x64
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e20b      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004196:	4b57      	ldr	r3, [pc, #348]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x104>
 80041a2:	e000      	b.n	80041a6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d06f      	beq.n	8004292 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80041b2:	4b50      	ldr	r3, [pc, #320]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f003 030c 	and.w	r3, r3, #12
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d017      	beq.n	80041ee <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80041be:	4b4d      	ldr	r3, [pc, #308]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d105      	bne.n	80041d6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80041ca:	4b4a      	ldr	r3, [pc, #296]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00b      	beq.n	80041ee <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041d6:	4b47      	ldr	r3, [pc, #284]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80041de:	2b0c      	cmp	r3, #12
 80041e0:	d11c      	bne.n	800421c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041e2:	4b44      	ldr	r3, [pc, #272]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d116      	bne.n	800421c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ee:	4b41      	ldr	r3, [pc, #260]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d005      	beq.n	8004206 <HAL_RCC_OscConfig+0x186>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d001      	beq.n	8004206 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e1d3      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004206:	4b3b      	ldr	r3, [pc, #236]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4937      	ldr	r1, [pc, #220]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004216:	4313      	orrs	r3, r2
 8004218:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800421a:	e03a      	b.n	8004292 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d020      	beq.n	8004266 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004224:	4b34      	ldr	r3, [pc, #208]	; (80042f8 <HAL_RCC_OscConfig+0x278>)
 8004226:	2201      	movs	r2, #1
 8004228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800422a:	f7ff f8e5 	bl	80033f8 <HAL_GetTick>
 800422e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004230:	e008      	b.n	8004244 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004232:	f7ff f8e1 	bl	80033f8 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e1b4      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004244:	4b2b      	ldr	r3, [pc, #172]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0302 	and.w	r3, r3, #2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d0f0      	beq.n	8004232 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004250:	4b28      	ldr	r3, [pc, #160]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	00db      	lsls	r3, r3, #3
 800425e:	4925      	ldr	r1, [pc, #148]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004260:	4313      	orrs	r3, r2
 8004262:	600b      	str	r3, [r1, #0]
 8004264:	e015      	b.n	8004292 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004266:	4b24      	ldr	r3, [pc, #144]	; (80042f8 <HAL_RCC_OscConfig+0x278>)
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426c:	f7ff f8c4 	bl	80033f8 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004274:	f7ff f8c0 	bl	80033f8 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e193      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004286:	4b1b      	ldr	r3, [pc, #108]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f0      	bne.n	8004274 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	2b00      	cmp	r3, #0
 800429c:	d036      	beq.n	800430c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d016      	beq.n	80042d4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042a6:	4b15      	ldr	r3, [pc, #84]	; (80042fc <HAL_RCC_OscConfig+0x27c>)
 80042a8:	2201      	movs	r2, #1
 80042aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ac:	f7ff f8a4 	bl	80033f8 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042b2:	e008      	b.n	80042c6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042b4:	f7ff f8a0 	bl	80033f8 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e173      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042c6:	4b0b      	ldr	r3, [pc, #44]	; (80042f4 <HAL_RCC_OscConfig+0x274>)
 80042c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d0f0      	beq.n	80042b4 <HAL_RCC_OscConfig+0x234>
 80042d2:	e01b      	b.n	800430c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042d4:	4b09      	ldr	r3, [pc, #36]	; (80042fc <HAL_RCC_OscConfig+0x27c>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042da:	f7ff f88d 	bl	80033f8 <HAL_GetTick>
 80042de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042e0:	e00e      	b.n	8004300 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042e2:	f7ff f889 	bl	80033f8 <HAL_GetTick>
 80042e6:	4602      	mov	r2, r0
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d907      	bls.n	8004300 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e15c      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
 80042f4:	40023800 	.word	0x40023800
 80042f8:	42470000 	.word	0x42470000
 80042fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004300:	4b8a      	ldr	r3, [pc, #552]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1ea      	bne.n	80042e2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 8097 	beq.w	8004448 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800431a:	2300      	movs	r3, #0
 800431c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800431e:	4b83      	ldr	r3, [pc, #524]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10f      	bne.n	800434a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800432a:	2300      	movs	r3, #0
 800432c:	60bb      	str	r3, [r7, #8]
 800432e:	4b7f      	ldr	r3, [pc, #508]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	4a7e      	ldr	r2, [pc, #504]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004338:	6413      	str	r3, [r2, #64]	; 0x40
 800433a:	4b7c      	ldr	r3, [pc, #496]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 800433c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004342:	60bb      	str	r3, [r7, #8]
 8004344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004346:	2301      	movs	r3, #1
 8004348:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800434a:	4b79      	ldr	r3, [pc, #484]	; (8004530 <HAL_RCC_OscConfig+0x4b0>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004352:	2b00      	cmp	r3, #0
 8004354:	d118      	bne.n	8004388 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004356:	4b76      	ldr	r3, [pc, #472]	; (8004530 <HAL_RCC_OscConfig+0x4b0>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a75      	ldr	r2, [pc, #468]	; (8004530 <HAL_RCC_OscConfig+0x4b0>)
 800435c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004360:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004362:	f7ff f849 	bl	80033f8 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800436a:	f7ff f845 	bl	80033f8 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e118      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800437c:	4b6c      	ldr	r3, [pc, #432]	; (8004530 <HAL_RCC_OscConfig+0x4b0>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0f0      	beq.n	800436a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d106      	bne.n	800439e <HAL_RCC_OscConfig+0x31e>
 8004390:	4b66      	ldr	r3, [pc, #408]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004394:	4a65      	ldr	r2, [pc, #404]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004396:	f043 0301 	orr.w	r3, r3, #1
 800439a:	6713      	str	r3, [r2, #112]	; 0x70
 800439c:	e01c      	b.n	80043d8 <HAL_RCC_OscConfig+0x358>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	2b05      	cmp	r3, #5
 80043a4:	d10c      	bne.n	80043c0 <HAL_RCC_OscConfig+0x340>
 80043a6:	4b61      	ldr	r3, [pc, #388]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80043a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043aa:	4a60      	ldr	r2, [pc, #384]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80043ac:	f043 0304 	orr.w	r3, r3, #4
 80043b0:	6713      	str	r3, [r2, #112]	; 0x70
 80043b2:	4b5e      	ldr	r3, [pc, #376]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80043b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b6:	4a5d      	ldr	r2, [pc, #372]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80043b8:	f043 0301 	orr.w	r3, r3, #1
 80043bc:	6713      	str	r3, [r2, #112]	; 0x70
 80043be:	e00b      	b.n	80043d8 <HAL_RCC_OscConfig+0x358>
 80043c0:	4b5a      	ldr	r3, [pc, #360]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80043c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043c4:	4a59      	ldr	r2, [pc, #356]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80043c6:	f023 0301 	bic.w	r3, r3, #1
 80043ca:	6713      	str	r3, [r2, #112]	; 0x70
 80043cc:	4b57      	ldr	r3, [pc, #348]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80043ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043d0:	4a56      	ldr	r2, [pc, #344]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80043d2:	f023 0304 	bic.w	r3, r3, #4
 80043d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d015      	beq.n	800440c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e0:	f7ff f80a 	bl	80033f8 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e6:	e00a      	b.n	80043fe <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043e8:	f7ff f806 	bl	80033f8 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e0d7      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043fe:	4b4b      	ldr	r3, [pc, #300]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d0ee      	beq.n	80043e8 <HAL_RCC_OscConfig+0x368>
 800440a:	e014      	b.n	8004436 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800440c:	f7fe fff4 	bl	80033f8 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004412:	e00a      	b.n	800442a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004414:	f7fe fff0 	bl	80033f8 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004422:	4293      	cmp	r3, r2
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e0c1      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800442a:	4b40      	ldr	r3, [pc, #256]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 800442c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d1ee      	bne.n	8004414 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004436:	7dfb      	ldrb	r3, [r7, #23]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d105      	bne.n	8004448 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800443c:	4b3b      	ldr	r3, [pc, #236]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 800443e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004440:	4a3a      	ldr	r2, [pc, #232]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004442:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004446:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	2b00      	cmp	r3, #0
 800444e:	f000 80ad 	beq.w	80045ac <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004452:	4b36      	ldr	r3, [pc, #216]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f003 030c 	and.w	r3, r3, #12
 800445a:	2b08      	cmp	r3, #8
 800445c:	d060      	beq.n	8004520 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	2b02      	cmp	r3, #2
 8004464:	d145      	bne.n	80044f2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004466:	4b33      	ldr	r3, [pc, #204]	; (8004534 <HAL_RCC_OscConfig+0x4b4>)
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446c:	f7fe ffc4 	bl	80033f8 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004474:	f7fe ffc0 	bl	80033f8 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e093      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004486:	4b29      	ldr	r3, [pc, #164]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f0      	bne.n	8004474 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69da      	ldr	r2, [r3, #28]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	431a      	orrs	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a0:	019b      	lsls	r3, r3, #6
 80044a2:	431a      	orrs	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a8:	085b      	lsrs	r3, r3, #1
 80044aa:	3b01      	subs	r3, #1
 80044ac:	041b      	lsls	r3, r3, #16
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b4:	061b      	lsls	r3, r3, #24
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044bc:	071b      	lsls	r3, r3, #28
 80044be:	491b      	ldr	r1, [pc, #108]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044c4:	4b1b      	ldr	r3, [pc, #108]	; (8004534 <HAL_RCC_OscConfig+0x4b4>)
 80044c6:	2201      	movs	r2, #1
 80044c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ca:	f7fe ff95 	bl	80033f8 <HAL_GetTick>
 80044ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d0:	e008      	b.n	80044e4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044d2:	f7fe ff91 	bl	80033f8 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e064      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e4:	4b11      	ldr	r3, [pc, #68]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0f0      	beq.n	80044d2 <HAL_RCC_OscConfig+0x452>
 80044f0:	e05c      	b.n	80045ac <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f2:	4b10      	ldr	r3, [pc, #64]	; (8004534 <HAL_RCC_OscConfig+0x4b4>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f8:	f7fe ff7e 	bl	80033f8 <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004500:	f7fe ff7a 	bl	80033f8 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e04d      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004512:	4b06      	ldr	r3, [pc, #24]	; (800452c <HAL_RCC_OscConfig+0x4ac>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0x480>
 800451e:	e045      	b.n	80045ac <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	2b01      	cmp	r3, #1
 8004526:	d107      	bne.n	8004538 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e040      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
 800452c:	40023800 	.word	0x40023800
 8004530:	40007000 	.word	0x40007000
 8004534:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004538:	4b1f      	ldr	r3, [pc, #124]	; (80045b8 <HAL_RCC_OscConfig+0x538>)
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d030      	beq.n	80045a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004550:	429a      	cmp	r2, r3
 8004552:	d129      	bne.n	80045a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455e:	429a      	cmp	r2, r3
 8004560:	d122      	bne.n	80045a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004568:	4013      	ands	r3, r2
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800456e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004570:	4293      	cmp	r3, r2
 8004572:	d119      	bne.n	80045a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800457e:	085b      	lsrs	r3, r3, #1
 8004580:	3b01      	subs	r3, #1
 8004582:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004584:	429a      	cmp	r2, r3
 8004586:	d10f      	bne.n	80045a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004592:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004594:	429a      	cmp	r2, r3
 8004596:	d107      	bne.n	80045a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d001      	beq.n	80045ac <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e000      	b.n	80045ae <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3718      	adds	r7, #24
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	40023800 	.word	0x40023800

080045bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e041      	b.n	8004652 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d106      	bne.n	80045e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7fe fd58 	bl	8003098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2202      	movs	r2, #2
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3304      	adds	r3, #4
 80045f8:	4619      	mov	r1, r3
 80045fa:	4610      	mov	r0, r2
 80045fc:	f000 fdae 	bl	800515c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
	...

0800465c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b01      	cmp	r3, #1
 800466e:	d001      	beq.n	8004674 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e04e      	b.n	8004712 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2202      	movs	r2, #2
 8004678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68da      	ldr	r2, [r3, #12]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f042 0201 	orr.w	r2, r2, #1
 800468a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a23      	ldr	r2, [pc, #140]	; (8004720 <HAL_TIM_Base_Start_IT+0xc4>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d022      	beq.n	80046dc <HAL_TIM_Base_Start_IT+0x80>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800469e:	d01d      	beq.n	80046dc <HAL_TIM_Base_Start_IT+0x80>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a1f      	ldr	r2, [pc, #124]	; (8004724 <HAL_TIM_Base_Start_IT+0xc8>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d018      	beq.n	80046dc <HAL_TIM_Base_Start_IT+0x80>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a1e      	ldr	r2, [pc, #120]	; (8004728 <HAL_TIM_Base_Start_IT+0xcc>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d013      	beq.n	80046dc <HAL_TIM_Base_Start_IT+0x80>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a1c      	ldr	r2, [pc, #112]	; (800472c <HAL_TIM_Base_Start_IT+0xd0>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00e      	beq.n	80046dc <HAL_TIM_Base_Start_IT+0x80>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a1b      	ldr	r2, [pc, #108]	; (8004730 <HAL_TIM_Base_Start_IT+0xd4>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d009      	beq.n	80046dc <HAL_TIM_Base_Start_IT+0x80>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a19      	ldr	r2, [pc, #100]	; (8004734 <HAL_TIM_Base_Start_IT+0xd8>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d004      	beq.n	80046dc <HAL_TIM_Base_Start_IT+0x80>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a18      	ldr	r2, [pc, #96]	; (8004738 <HAL_TIM_Base_Start_IT+0xdc>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d111      	bne.n	8004700 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 0307 	and.w	r3, r3, #7
 80046e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2b06      	cmp	r3, #6
 80046ec:	d010      	beq.n	8004710 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f042 0201 	orr.w	r2, r2, #1
 80046fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046fe:	e007      	b.n	8004710 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f042 0201 	orr.w	r2, r2, #1
 800470e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3714      	adds	r7, #20
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	40010000 	.word	0x40010000
 8004724:	40000400 	.word	0x40000400
 8004728:	40000800 	.word	0x40000800
 800472c:	40000c00 	.word	0x40000c00
 8004730:	40010400 	.word	0x40010400
 8004734:	40014000 	.word	0x40014000
 8004738:	40001800 	.word	0x40001800

0800473c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e041      	b.n	80047d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d106      	bne.n	8004768 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f839 	bl	80047da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2202      	movs	r2, #2
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3304      	adds	r3, #4
 8004778:	4619      	mov	r1, r3
 800477a:	4610      	mov	r0, r2
 800477c:	f000 fcee 	bl	800515c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3708      	adds	r7, #8
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80047e2:	bf00      	nop
 80047e4:	370c      	adds	r7, #12
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
	...

080047f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d109      	bne.n	8004814 <HAL_TIM_PWM_Start+0x24>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b01      	cmp	r3, #1
 800480a:	bf14      	ite	ne
 800480c:	2301      	movne	r3, #1
 800480e:	2300      	moveq	r3, #0
 8004810:	b2db      	uxtb	r3, r3
 8004812:	e022      	b.n	800485a <HAL_TIM_PWM_Start+0x6a>
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	2b04      	cmp	r3, #4
 8004818:	d109      	bne.n	800482e <HAL_TIM_PWM_Start+0x3e>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b01      	cmp	r3, #1
 8004824:	bf14      	ite	ne
 8004826:	2301      	movne	r3, #1
 8004828:	2300      	moveq	r3, #0
 800482a:	b2db      	uxtb	r3, r3
 800482c:	e015      	b.n	800485a <HAL_TIM_PWM_Start+0x6a>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b08      	cmp	r3, #8
 8004832:	d109      	bne.n	8004848 <HAL_TIM_PWM_Start+0x58>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2b01      	cmp	r3, #1
 800483e:	bf14      	ite	ne
 8004840:	2301      	movne	r3, #1
 8004842:	2300      	moveq	r3, #0
 8004844:	b2db      	uxtb	r3, r3
 8004846:	e008      	b.n	800485a <HAL_TIM_PWM_Start+0x6a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800484e:	b2db      	uxtb	r3, r3
 8004850:	2b01      	cmp	r3, #1
 8004852:	bf14      	ite	ne
 8004854:	2301      	movne	r3, #1
 8004856:	2300      	moveq	r3, #0
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d001      	beq.n	8004862 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e07c      	b.n	800495c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d104      	bne.n	8004872 <HAL_TIM_PWM_Start+0x82>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2202      	movs	r2, #2
 800486c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004870:	e013      	b.n	800489a <HAL_TIM_PWM_Start+0xaa>
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2b04      	cmp	r3, #4
 8004876:	d104      	bne.n	8004882 <HAL_TIM_PWM_Start+0x92>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2202      	movs	r2, #2
 800487c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004880:	e00b      	b.n	800489a <HAL_TIM_PWM_Start+0xaa>
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	2b08      	cmp	r3, #8
 8004886:	d104      	bne.n	8004892 <HAL_TIM_PWM_Start+0xa2>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2202      	movs	r2, #2
 800488c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004890:	e003      	b.n	800489a <HAL_TIM_PWM_Start+0xaa>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2202      	movs	r2, #2
 8004896:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2201      	movs	r2, #1
 80048a0:	6839      	ldr	r1, [r7, #0]
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 ff44 	bl	8005730 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a2d      	ldr	r2, [pc, #180]	; (8004964 <HAL_TIM_PWM_Start+0x174>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d004      	beq.n	80048bc <HAL_TIM_PWM_Start+0xcc>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a2c      	ldr	r2, [pc, #176]	; (8004968 <HAL_TIM_PWM_Start+0x178>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d101      	bne.n	80048c0 <HAL_TIM_PWM_Start+0xd0>
 80048bc:	2301      	movs	r3, #1
 80048be:	e000      	b.n	80048c2 <HAL_TIM_PWM_Start+0xd2>
 80048c0:	2300      	movs	r3, #0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d007      	beq.n	80048d6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a22      	ldr	r2, [pc, #136]	; (8004964 <HAL_TIM_PWM_Start+0x174>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d022      	beq.n	8004926 <HAL_TIM_PWM_Start+0x136>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048e8:	d01d      	beq.n	8004926 <HAL_TIM_PWM_Start+0x136>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a1f      	ldr	r2, [pc, #124]	; (800496c <HAL_TIM_PWM_Start+0x17c>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d018      	beq.n	8004926 <HAL_TIM_PWM_Start+0x136>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a1d      	ldr	r2, [pc, #116]	; (8004970 <HAL_TIM_PWM_Start+0x180>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d013      	beq.n	8004926 <HAL_TIM_PWM_Start+0x136>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a1c      	ldr	r2, [pc, #112]	; (8004974 <HAL_TIM_PWM_Start+0x184>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d00e      	beq.n	8004926 <HAL_TIM_PWM_Start+0x136>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a16      	ldr	r2, [pc, #88]	; (8004968 <HAL_TIM_PWM_Start+0x178>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d009      	beq.n	8004926 <HAL_TIM_PWM_Start+0x136>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a18      	ldr	r2, [pc, #96]	; (8004978 <HAL_TIM_PWM_Start+0x188>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d004      	beq.n	8004926 <HAL_TIM_PWM_Start+0x136>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a16      	ldr	r2, [pc, #88]	; (800497c <HAL_TIM_PWM_Start+0x18c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d111      	bne.n	800494a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f003 0307 	and.w	r3, r3, #7
 8004930:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2b06      	cmp	r3, #6
 8004936:	d010      	beq.n	800495a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0201 	orr.w	r2, r2, #1
 8004946:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004948:	e007      	b.n	800495a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f042 0201 	orr.w	r2, r2, #1
 8004958:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	40010000 	.word	0x40010000
 8004968:	40010400 	.word	0x40010400
 800496c:	40000400 	.word	0x40000400
 8004970:	40000800 	.word	0x40000800
 8004974:	40000c00 	.word	0x40000c00
 8004978:	40014000 	.word	0x40014000
 800497c:	40001800 	.word	0x40001800

08004980 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b086      	sub	sp, #24
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e097      	b.n	8004ac4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d106      	bne.n	80049ae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f7fe fb97 	bl	80030dc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2202      	movs	r2, #2
 80049b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	6812      	ldr	r2, [r2, #0]
 80049c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80049c4:	f023 0307 	bic.w	r3, r3, #7
 80049c8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	3304      	adds	r3, #4
 80049d2:	4619      	mov	r1, r3
 80049d4:	4610      	mov	r0, r2
 80049d6:	f000 fbc1 	bl	800515c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a02:	f023 0303 	bic.w	r3, r3, #3
 8004a06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	021b      	lsls	r3, r3, #8
 8004a12:	4313      	orrs	r3, r2
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a20:	f023 030c 	bic.w	r3, r3, #12
 8004a24:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	68da      	ldr	r2, [r3, #12]
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	011a      	lsls	r2, r3, #4
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	031b      	lsls	r3, r3, #12
 8004a50:	4313      	orrs	r3, r2
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004a5e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004a66:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	695b      	ldr	r3, [r3, #20]
 8004a70:	011b      	lsls	r3, r3, #4
 8004a72:	4313      	orrs	r3, r2
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	693a      	ldr	r2, [r7, #16]
 8004a88:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2201      	movs	r2, #1
 8004a96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004adc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ae4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004aec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004af4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d110      	bne.n	8004b1e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004afc:	7bfb      	ldrb	r3, [r7, #15]
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d102      	bne.n	8004b08 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b02:	7b7b      	ldrb	r3, [r7, #13]
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d001      	beq.n	8004b0c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e069      	b.n	8004be0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b1c:	e031      	b.n	8004b82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d110      	bne.n	8004b46 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b24:	7bbb      	ldrb	r3, [r7, #14]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d102      	bne.n	8004b30 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b2a:	7b3b      	ldrb	r3, [r7, #12]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d001      	beq.n	8004b34 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e055      	b.n	8004be0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2202      	movs	r2, #2
 8004b40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b44:	e01d      	b.n	8004b82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b46:	7bfb      	ldrb	r3, [r7, #15]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d108      	bne.n	8004b5e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b4c:	7bbb      	ldrb	r3, [r7, #14]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d105      	bne.n	8004b5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b52:	7b7b      	ldrb	r3, [r7, #13]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d102      	bne.n	8004b5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b58:	7b3b      	ldrb	r3, [r7, #12]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d001      	beq.n	8004b62 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e03e      	b.n	8004be0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2202      	movs	r2, #2
 8004b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2202      	movs	r2, #2
 8004b6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2202      	movs	r2, #2
 8004b76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d003      	beq.n	8004b90 <HAL_TIM_Encoder_Start+0xc4>
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	2b04      	cmp	r3, #4
 8004b8c:	d008      	beq.n	8004ba0 <HAL_TIM_Encoder_Start+0xd4>
 8004b8e:	e00f      	b.n	8004bb0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2201      	movs	r2, #1
 8004b96:	2100      	movs	r1, #0
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f000 fdc9 	bl	8005730 <TIM_CCxChannelCmd>
      break;
 8004b9e:	e016      	b.n	8004bce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	2104      	movs	r1, #4
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f000 fdc1 	bl	8005730 <TIM_CCxChannelCmd>
      break;
 8004bae:	e00e      	b.n	8004bce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f000 fdb9 	bl	8005730 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	2104      	movs	r1, #4
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f000 fdb2 	bl	8005730 <TIM_CCxChannelCmd>
      break;
 8004bcc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0201 	orr.w	r2, r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3710      	adds	r7, #16
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d122      	bne.n	8004c44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d11b      	bne.n	8004c44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f06f 0202 	mvn.w	r2, #2
 8004c14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	f003 0303 	and.w	r3, r3, #3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d003      	beq.n	8004c32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 fa77 	bl	800511e <HAL_TIM_IC_CaptureCallback>
 8004c30:	e005      	b.n	8004c3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 fa69 	bl	800510a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 fa7a 	bl	8005132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	f003 0304 	and.w	r3, r3, #4
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d122      	bne.n	8004c98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	f003 0304 	and.w	r3, r3, #4
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d11b      	bne.n	8004c98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f06f 0204 	mvn.w	r2, #4
 8004c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2202      	movs	r2, #2
 8004c6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d003      	beq.n	8004c86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 fa4d 	bl	800511e <HAL_TIM_IC_CaptureCallback>
 8004c84:	e005      	b.n	8004c92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 fa3f 	bl	800510a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f000 fa50 	bl	8005132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	f003 0308 	and.w	r3, r3, #8
 8004ca2:	2b08      	cmp	r3, #8
 8004ca4:	d122      	bne.n	8004cec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	d11b      	bne.n	8004cec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f06f 0208 	mvn.w	r2, #8
 8004cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2204      	movs	r2, #4
 8004cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	f003 0303 	and.w	r3, r3, #3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 fa23 	bl	800511e <HAL_TIM_IC_CaptureCallback>
 8004cd8:	e005      	b.n	8004ce6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 fa15 	bl	800510a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 fa26 	bl	8005132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	f003 0310 	and.w	r3, r3, #16
 8004cf6:	2b10      	cmp	r3, #16
 8004cf8:	d122      	bne.n	8004d40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	f003 0310 	and.w	r3, r3, #16
 8004d04:	2b10      	cmp	r3, #16
 8004d06:	d11b      	bne.n	8004d40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f06f 0210 	mvn.w	r2, #16
 8004d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2208      	movs	r2, #8
 8004d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	69db      	ldr	r3, [r3, #28]
 8004d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f9f9 	bl	800511e <HAL_TIM_IC_CaptureCallback>
 8004d2c:	e005      	b.n	8004d3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 f9eb 	bl	800510a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 f9fc 	bl	8005132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d10e      	bne.n	8004d6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d107      	bne.n	8004d6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f06f 0201 	mvn.w	r2, #1
 8004d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7fd fe9a 	bl	8002aa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d76:	2b80      	cmp	r3, #128	; 0x80
 8004d78:	d10e      	bne.n	8004d98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d84:	2b80      	cmp	r3, #128	; 0x80
 8004d86:	d107      	bne.n	8004d98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 fdca 	bl	800592c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da2:	2b40      	cmp	r3, #64	; 0x40
 8004da4:	d10e      	bne.n	8004dc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db0:	2b40      	cmp	r3, #64	; 0x40
 8004db2:	d107      	bne.n	8004dc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 f9c1 	bl	8005146 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	f003 0320 	and.w	r3, r3, #32
 8004dce:	2b20      	cmp	r3, #32
 8004dd0:	d10e      	bne.n	8004df0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	f003 0320 	and.w	r3, r3, #32
 8004ddc:	2b20      	cmp	r3, #32
 8004dde:	d107      	bne.n	8004df0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f06f 0220 	mvn.w	r2, #32
 8004de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 fd94 	bl	8005918 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004df0:	bf00      	nop
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e04:	2300      	movs	r3, #0
 8004e06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d101      	bne.n	8004e16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e12:	2302      	movs	r3, #2
 8004e14:	e0ae      	b.n	8004f74 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2b0c      	cmp	r3, #12
 8004e22:	f200 809f 	bhi.w	8004f64 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004e26:	a201      	add	r2, pc, #4	; (adr r2, 8004e2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e2c:	08004e61 	.word	0x08004e61
 8004e30:	08004f65 	.word	0x08004f65
 8004e34:	08004f65 	.word	0x08004f65
 8004e38:	08004f65 	.word	0x08004f65
 8004e3c:	08004ea1 	.word	0x08004ea1
 8004e40:	08004f65 	.word	0x08004f65
 8004e44:	08004f65 	.word	0x08004f65
 8004e48:	08004f65 	.word	0x08004f65
 8004e4c:	08004ee3 	.word	0x08004ee3
 8004e50:	08004f65 	.word	0x08004f65
 8004e54:	08004f65 	.word	0x08004f65
 8004e58:	08004f65 	.word	0x08004f65
 8004e5c:	08004f23 	.word	0x08004f23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68b9      	ldr	r1, [r7, #8]
 8004e66:	4618      	mov	r0, r3
 8004e68:	f000 fa18 	bl	800529c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	699a      	ldr	r2, [r3, #24]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0208 	orr.w	r2, r2, #8
 8004e7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	699a      	ldr	r2, [r3, #24]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 0204 	bic.w	r2, r2, #4
 8004e8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6999      	ldr	r1, [r3, #24]
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	691a      	ldr	r2, [r3, #16]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	619a      	str	r2, [r3, #24]
      break;
 8004e9e:	e064      	b.n	8004f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68b9      	ldr	r1, [r7, #8]
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f000 fa68 	bl	800537c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	699a      	ldr	r2, [r3, #24]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	699a      	ldr	r2, [r3, #24]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6999      	ldr	r1, [r3, #24]
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	021a      	lsls	r2, r3, #8
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	619a      	str	r2, [r3, #24]
      break;
 8004ee0:	e043      	b.n	8004f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68b9      	ldr	r1, [r7, #8]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f000 fabd 	bl	8005468 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	69da      	ldr	r2, [r3, #28]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f042 0208 	orr.w	r2, r2, #8
 8004efc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	69da      	ldr	r2, [r3, #28]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0204 	bic.w	r2, r2, #4
 8004f0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	69d9      	ldr	r1, [r3, #28]
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	61da      	str	r2, [r3, #28]
      break;
 8004f20:	e023      	b.n	8004f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68b9      	ldr	r1, [r7, #8]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f000 fb11 	bl	8005550 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	69da      	ldr	r2, [r3, #28]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	69da      	ldr	r2, [r3, #28]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	69d9      	ldr	r1, [r3, #28]
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	021a      	lsls	r2, r3, #8
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	61da      	str	r2, [r3, #28]
      break;
 8004f62:	e002      	b.n	8004f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	75fb      	strb	r3, [r7, #23]
      break;
 8004f68:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3718      	adds	r7, #24
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f86:	2300      	movs	r3, #0
 8004f88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d101      	bne.n	8004f98 <HAL_TIM_ConfigClockSource+0x1c>
 8004f94:	2302      	movs	r3, #2
 8004f96:	e0b4      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x186>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2202      	movs	r2, #2
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004fb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fbe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68ba      	ldr	r2, [r7, #8]
 8004fc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fd0:	d03e      	beq.n	8005050 <HAL_TIM_ConfigClockSource+0xd4>
 8004fd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fd6:	f200 8087 	bhi.w	80050e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004fda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fde:	f000 8086 	beq.w	80050ee <HAL_TIM_ConfigClockSource+0x172>
 8004fe2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe6:	d87f      	bhi.n	80050e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004fe8:	2b70      	cmp	r3, #112	; 0x70
 8004fea:	d01a      	beq.n	8005022 <HAL_TIM_ConfigClockSource+0xa6>
 8004fec:	2b70      	cmp	r3, #112	; 0x70
 8004fee:	d87b      	bhi.n	80050e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ff0:	2b60      	cmp	r3, #96	; 0x60
 8004ff2:	d050      	beq.n	8005096 <HAL_TIM_ConfigClockSource+0x11a>
 8004ff4:	2b60      	cmp	r3, #96	; 0x60
 8004ff6:	d877      	bhi.n	80050e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ff8:	2b50      	cmp	r3, #80	; 0x50
 8004ffa:	d03c      	beq.n	8005076 <HAL_TIM_ConfigClockSource+0xfa>
 8004ffc:	2b50      	cmp	r3, #80	; 0x50
 8004ffe:	d873      	bhi.n	80050e8 <HAL_TIM_ConfigClockSource+0x16c>
 8005000:	2b40      	cmp	r3, #64	; 0x40
 8005002:	d058      	beq.n	80050b6 <HAL_TIM_ConfigClockSource+0x13a>
 8005004:	2b40      	cmp	r3, #64	; 0x40
 8005006:	d86f      	bhi.n	80050e8 <HAL_TIM_ConfigClockSource+0x16c>
 8005008:	2b30      	cmp	r3, #48	; 0x30
 800500a:	d064      	beq.n	80050d6 <HAL_TIM_ConfigClockSource+0x15a>
 800500c:	2b30      	cmp	r3, #48	; 0x30
 800500e:	d86b      	bhi.n	80050e8 <HAL_TIM_ConfigClockSource+0x16c>
 8005010:	2b20      	cmp	r3, #32
 8005012:	d060      	beq.n	80050d6 <HAL_TIM_ConfigClockSource+0x15a>
 8005014:	2b20      	cmp	r3, #32
 8005016:	d867      	bhi.n	80050e8 <HAL_TIM_ConfigClockSource+0x16c>
 8005018:	2b00      	cmp	r3, #0
 800501a:	d05c      	beq.n	80050d6 <HAL_TIM_ConfigClockSource+0x15a>
 800501c:	2b10      	cmp	r3, #16
 800501e:	d05a      	beq.n	80050d6 <HAL_TIM_ConfigClockSource+0x15a>
 8005020:	e062      	b.n	80050e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6818      	ldr	r0, [r3, #0]
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	6899      	ldr	r1, [r3, #8]
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	f000 fb5d 	bl	80056f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005044:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	609a      	str	r2, [r3, #8]
      break;
 800504e:	e04f      	b.n	80050f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	6899      	ldr	r1, [r3, #8]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	685a      	ldr	r2, [r3, #4]
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	f000 fb46 	bl	80056f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	689a      	ldr	r2, [r3, #8]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005072:	609a      	str	r2, [r3, #8]
      break;
 8005074:	e03c      	b.n	80050f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6818      	ldr	r0, [r3, #0]
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	6859      	ldr	r1, [r3, #4]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	461a      	mov	r2, r3
 8005084:	f000 faba 	bl	80055fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2150      	movs	r1, #80	; 0x50
 800508e:	4618      	mov	r0, r3
 8005090:	f000 fb13 	bl	80056ba <TIM_ITRx_SetConfig>
      break;
 8005094:	e02c      	b.n	80050f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6818      	ldr	r0, [r3, #0]
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	6859      	ldr	r1, [r3, #4]
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	461a      	mov	r2, r3
 80050a4:	f000 fad9 	bl	800565a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2160      	movs	r1, #96	; 0x60
 80050ae:	4618      	mov	r0, r3
 80050b0:	f000 fb03 	bl	80056ba <TIM_ITRx_SetConfig>
      break;
 80050b4:	e01c      	b.n	80050f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6818      	ldr	r0, [r3, #0]
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	6859      	ldr	r1, [r3, #4]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	461a      	mov	r2, r3
 80050c4:	f000 fa9a 	bl	80055fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2140      	movs	r1, #64	; 0x40
 80050ce:	4618      	mov	r0, r3
 80050d0:	f000 faf3 	bl	80056ba <TIM_ITRx_SetConfig>
      break;
 80050d4:	e00c      	b.n	80050f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4619      	mov	r1, r3
 80050e0:	4610      	mov	r0, r2
 80050e2:	f000 faea 	bl	80056ba <TIM_ITRx_SetConfig>
      break;
 80050e6:	e003      	b.n	80050f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	73fb      	strb	r3, [r7, #15]
      break;
 80050ec:	e000      	b.n	80050f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80050ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005100:	7bfb      	ldrb	r3, [r7, #15]
}
 8005102:	4618      	mov	r0, r3
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800510a:	b480      	push	{r7}
 800510c:	b083      	sub	sp, #12
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005112:	bf00      	nop
 8005114:	370c      	adds	r7, #12
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr

0800511e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800511e:	b480      	push	{r7}
 8005120:	b083      	sub	sp, #12
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005126:	bf00      	nop
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005132:	b480      	push	{r7}
 8005134:	b083      	sub	sp, #12
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005146:	b480      	push	{r7}
 8005148:	b083      	sub	sp, #12
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800514e:	bf00      	nop
 8005150:	370c      	adds	r7, #12
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
	...

0800515c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800515c:	b480      	push	{r7}
 800515e:	b085      	sub	sp, #20
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a40      	ldr	r2, [pc, #256]	; (8005270 <TIM_Base_SetConfig+0x114>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d013      	beq.n	800519c <TIM_Base_SetConfig+0x40>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800517a:	d00f      	beq.n	800519c <TIM_Base_SetConfig+0x40>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a3d      	ldr	r2, [pc, #244]	; (8005274 <TIM_Base_SetConfig+0x118>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d00b      	beq.n	800519c <TIM_Base_SetConfig+0x40>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a3c      	ldr	r2, [pc, #240]	; (8005278 <TIM_Base_SetConfig+0x11c>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d007      	beq.n	800519c <TIM_Base_SetConfig+0x40>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a3b      	ldr	r2, [pc, #236]	; (800527c <TIM_Base_SetConfig+0x120>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d003      	beq.n	800519c <TIM_Base_SetConfig+0x40>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a3a      	ldr	r2, [pc, #232]	; (8005280 <TIM_Base_SetConfig+0x124>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d108      	bne.n	80051ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a2f      	ldr	r2, [pc, #188]	; (8005270 <TIM_Base_SetConfig+0x114>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d02b      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051bc:	d027      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a2c      	ldr	r2, [pc, #176]	; (8005274 <TIM_Base_SetConfig+0x118>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d023      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a2b      	ldr	r2, [pc, #172]	; (8005278 <TIM_Base_SetConfig+0x11c>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d01f      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a2a      	ldr	r2, [pc, #168]	; (800527c <TIM_Base_SetConfig+0x120>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d01b      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a29      	ldr	r2, [pc, #164]	; (8005280 <TIM_Base_SetConfig+0x124>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d017      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a28      	ldr	r2, [pc, #160]	; (8005284 <TIM_Base_SetConfig+0x128>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d013      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a27      	ldr	r2, [pc, #156]	; (8005288 <TIM_Base_SetConfig+0x12c>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d00f      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a26      	ldr	r2, [pc, #152]	; (800528c <TIM_Base_SetConfig+0x130>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d00b      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a25      	ldr	r2, [pc, #148]	; (8005290 <TIM_Base_SetConfig+0x134>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d007      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a24      	ldr	r2, [pc, #144]	; (8005294 <TIM_Base_SetConfig+0x138>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d003      	beq.n	800520e <TIM_Base_SetConfig+0xb2>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a23      	ldr	r2, [pc, #140]	; (8005298 <TIM_Base_SetConfig+0x13c>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d108      	bne.n	8005220 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005214:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	4313      	orrs	r3, r2
 800521e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	4313      	orrs	r3, r2
 800522c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	689a      	ldr	r2, [r3, #8]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a0a      	ldr	r2, [pc, #40]	; (8005270 <TIM_Base_SetConfig+0x114>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d003      	beq.n	8005254 <TIM_Base_SetConfig+0xf8>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a0c      	ldr	r2, [pc, #48]	; (8005280 <TIM_Base_SetConfig+0x124>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d103      	bne.n	800525c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	691a      	ldr	r2, [r3, #16]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	615a      	str	r2, [r3, #20]
}
 8005262:	bf00      	nop
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	40010000 	.word	0x40010000
 8005274:	40000400 	.word	0x40000400
 8005278:	40000800 	.word	0x40000800
 800527c:	40000c00 	.word	0x40000c00
 8005280:	40010400 	.word	0x40010400
 8005284:	40014000 	.word	0x40014000
 8005288:	40014400 	.word	0x40014400
 800528c:	40014800 	.word	0x40014800
 8005290:	40001800 	.word	0x40001800
 8005294:	40001c00 	.word	0x40001c00
 8005298:	40002000 	.word	0x40002000

0800529c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800529c:	b480      	push	{r7}
 800529e:	b087      	sub	sp, #28
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a1b      	ldr	r3, [r3, #32]
 80052aa:	f023 0201 	bic.w	r2, r3, #1
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f023 0303 	bic.w	r3, r3, #3
 80052d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	4313      	orrs	r3, r2
 80052dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	f023 0302 	bic.w	r3, r3, #2
 80052e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	697a      	ldr	r2, [r7, #20]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a20      	ldr	r2, [pc, #128]	; (8005374 <TIM_OC1_SetConfig+0xd8>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d003      	beq.n	8005300 <TIM_OC1_SetConfig+0x64>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a1f      	ldr	r2, [pc, #124]	; (8005378 <TIM_OC1_SetConfig+0xdc>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d10c      	bne.n	800531a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	f023 0308 	bic.w	r3, r3, #8
 8005306:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	697a      	ldr	r2, [r7, #20]
 800530e:	4313      	orrs	r3, r2
 8005310:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	f023 0304 	bic.w	r3, r3, #4
 8005318:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a15      	ldr	r2, [pc, #84]	; (8005374 <TIM_OC1_SetConfig+0xd8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d003      	beq.n	800532a <TIM_OC1_SetConfig+0x8e>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a14      	ldr	r2, [pc, #80]	; (8005378 <TIM_OC1_SetConfig+0xdc>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d111      	bne.n	800534e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005330:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005338:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	4313      	orrs	r3, r2
 8005342:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	4313      	orrs	r3, r2
 800534c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	621a      	str	r2, [r3, #32]
}
 8005368:	bf00      	nop
 800536a:	371c      	adds	r7, #28
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr
 8005374:	40010000 	.word	0x40010000
 8005378:	40010400 	.word	0x40010400

0800537c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800537c:	b480      	push	{r7}
 800537e:	b087      	sub	sp, #28
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	f023 0210 	bic.w	r2, r3, #16
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	021b      	lsls	r3, r3, #8
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	4313      	orrs	r3, r2
 80053be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f023 0320 	bic.w	r3, r3, #32
 80053c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	011b      	lsls	r3, r3, #4
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a22      	ldr	r2, [pc, #136]	; (8005460 <TIM_OC2_SetConfig+0xe4>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d003      	beq.n	80053e4 <TIM_OC2_SetConfig+0x68>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a21      	ldr	r2, [pc, #132]	; (8005464 <TIM_OC2_SetConfig+0xe8>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d10d      	bne.n	8005400 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	697a      	ldr	r2, [r7, #20]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a17      	ldr	r2, [pc, #92]	; (8005460 <TIM_OC2_SetConfig+0xe4>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d003      	beq.n	8005410 <TIM_OC2_SetConfig+0x94>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a16      	ldr	r2, [pc, #88]	; (8005464 <TIM_OC2_SetConfig+0xe8>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d113      	bne.n	8005438 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005416:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800541e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	4313      	orrs	r3, r2
 800542a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	4313      	orrs	r3, r2
 8005436:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	621a      	str	r2, [r3, #32]
}
 8005452:	bf00      	nop
 8005454:	371c      	adds	r7, #28
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	40010000 	.word	0x40010000
 8005464:	40010400 	.word	0x40010400

08005468 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005468:	b480      	push	{r7}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f023 0303 	bic.w	r3, r3, #3
 800549e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	021b      	lsls	r3, r3, #8
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a21      	ldr	r2, [pc, #132]	; (8005548 <TIM_OC3_SetConfig+0xe0>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d003      	beq.n	80054ce <TIM_OC3_SetConfig+0x66>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a20      	ldr	r2, [pc, #128]	; (800554c <TIM_OC3_SetConfig+0xe4>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d10d      	bne.n	80054ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	021b      	lsls	r3, r3, #8
 80054dc:	697a      	ldr	r2, [r7, #20]
 80054de:	4313      	orrs	r3, r2
 80054e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a16      	ldr	r2, [pc, #88]	; (8005548 <TIM_OC3_SetConfig+0xe0>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d003      	beq.n	80054fa <TIM_OC3_SetConfig+0x92>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a15      	ldr	r2, [pc, #84]	; (800554c <TIM_OC3_SetConfig+0xe4>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d113      	bne.n	8005522 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005500:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005508:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	011b      	lsls	r3, r3, #4
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	4313      	orrs	r3, r2
 8005514:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	621a      	str	r2, [r3, #32]
}
 800553c:	bf00      	nop
 800553e:	371c      	adds	r7, #28
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr
 8005548:	40010000 	.word	0x40010000
 800554c:	40010400 	.word	0x40010400

08005550 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005550:	b480      	push	{r7}
 8005552:	b087      	sub	sp, #28
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	69db      	ldr	r3, [r3, #28]
 8005576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800557e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005586:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	021b      	lsls	r3, r3, #8
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	4313      	orrs	r3, r2
 8005592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800559a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	031b      	lsls	r3, r3, #12
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a12      	ldr	r2, [pc, #72]	; (80055f4 <TIM_OC4_SetConfig+0xa4>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d003      	beq.n	80055b8 <TIM_OC4_SetConfig+0x68>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a11      	ldr	r2, [pc, #68]	; (80055f8 <TIM_OC4_SetConfig+0xa8>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d109      	bne.n	80055cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	019b      	lsls	r3, r3, #6
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	621a      	str	r2, [r3, #32]
}
 80055e6:	bf00      	nop
 80055e8:	371c      	adds	r7, #28
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	40010000 	.word	0x40010000
 80055f8:	40010400 	.word	0x40010400

080055fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b087      	sub	sp, #28
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6a1b      	ldr	r3, [r3, #32]
 800560c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	f023 0201 	bic.w	r2, r3, #1
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	011b      	lsls	r3, r3, #4
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	4313      	orrs	r3, r2
 8005630:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	f023 030a 	bic.w	r3, r3, #10
 8005638:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	4313      	orrs	r3, r2
 8005640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	693a      	ldr	r2, [r7, #16]
 8005646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	621a      	str	r2, [r3, #32]
}
 800564e:	bf00      	nop
 8005650:	371c      	adds	r7, #28
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr

0800565a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800565a:	b480      	push	{r7}
 800565c:	b087      	sub	sp, #28
 800565e:	af00      	add	r7, sp, #0
 8005660:	60f8      	str	r0, [r7, #12]
 8005662:	60b9      	str	r1, [r7, #8]
 8005664:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6a1b      	ldr	r3, [r3, #32]
 800566a:	f023 0210 	bic.w	r2, r3, #16
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6a1b      	ldr	r3, [r3, #32]
 800567c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005684:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	031b      	lsls	r3, r3, #12
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	4313      	orrs	r3, r2
 800568e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005696:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	011b      	lsls	r3, r3, #4
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	4313      	orrs	r3, r2
 80056a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	697a      	ldr	r2, [r7, #20]
 80056a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	621a      	str	r2, [r3, #32]
}
 80056ae:	bf00      	nop
 80056b0:	371c      	adds	r7, #28
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr

080056ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056ba:	b480      	push	{r7}
 80056bc:	b085      	sub	sp, #20
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
 80056c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f043 0307 	orr.w	r3, r3, #7
 80056dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	609a      	str	r2, [r3, #8]
}
 80056e4:	bf00      	nop
 80056e6:	3714      	adds	r7, #20
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b087      	sub	sp, #28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
 80056fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800570a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	021a      	lsls	r2, r3, #8
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	431a      	orrs	r2, r3
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	4313      	orrs	r3, r2
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	4313      	orrs	r3, r2
 800571c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	697a      	ldr	r2, [r7, #20]
 8005722:	609a      	str	r2, [r3, #8]
}
 8005724:	bf00      	nop
 8005726:	371c      	adds	r7, #28
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005730:	b480      	push	{r7}
 8005732:	b087      	sub	sp, #28
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f003 031f 	and.w	r3, r3, #31
 8005742:	2201      	movs	r2, #1
 8005744:	fa02 f303 	lsl.w	r3, r2, r3
 8005748:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6a1a      	ldr	r2, [r3, #32]
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	43db      	mvns	r3, r3
 8005752:	401a      	ands	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a1a      	ldr	r2, [r3, #32]
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	f003 031f 	and.w	r3, r3, #31
 8005762:	6879      	ldr	r1, [r7, #4]
 8005764:	fa01 f303 	lsl.w	r3, r1, r3
 8005768:	431a      	orrs	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	621a      	str	r2, [r3, #32]
}
 800576e:	bf00      	nop
 8005770:	371c      	adds	r7, #28
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
	...

0800577c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005790:	2302      	movs	r3, #2
 8005792:	e05a      	b.n	800584a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2202      	movs	r2, #2
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68fa      	ldr	r2, [r7, #12]
 80057cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a21      	ldr	r2, [pc, #132]	; (8005858 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d022      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057e0:	d01d      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a1d      	ldr	r2, [pc, #116]	; (800585c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d018      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a1b      	ldr	r2, [pc, #108]	; (8005860 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d013      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a1a      	ldr	r2, [pc, #104]	; (8005864 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d00e      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a18      	ldr	r2, [pc, #96]	; (8005868 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d009      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a17      	ldr	r2, [pc, #92]	; (800586c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d004      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a15      	ldr	r2, [pc, #84]	; (8005870 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d10c      	bne.n	8005838 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005824:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	68ba      	ldr	r2, [r7, #8]
 800582c:	4313      	orrs	r3, r2
 800582e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68ba      	ldr	r2, [r7, #8]
 8005836:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3714      	adds	r7, #20
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	40010000 	.word	0x40010000
 800585c:	40000400 	.word	0x40000400
 8005860:	40000800 	.word	0x40000800
 8005864:	40000c00 	.word	0x40000c00
 8005868:	40010400 	.word	0x40010400
 800586c:	40014000 	.word	0x40014000
 8005870:	40001800 	.word	0x40001800

08005874 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005888:	2b01      	cmp	r3, #1
 800588a:	d101      	bne.n	8005890 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800588c:	2302      	movs	r3, #2
 800588e:	e03d      	b.n	800590c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	4313      	orrs	r3, r2
 80058c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	4313      	orrs	r3, r2
 80058dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	69db      	ldr	r3, [r3, #28]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e03f      	b.n	80059d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d106      	bne.n	800596c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fd fc96 	bl	8003298 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2224      	movs	r2, #36	; 0x24
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005982:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f000 fddb 	bl	8006540 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	691a      	ldr	r2, [r3, #16]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005998:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	695a      	ldr	r2, [r3, #20]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68da      	ldr	r2, [r3, #12]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2220      	movs	r2, #32
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2220      	movs	r2, #32
 80059cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3708      	adds	r7, #8
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}

080059da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059da:	b580      	push	{r7, lr}
 80059dc:	b08a      	sub	sp, #40	; 0x28
 80059de:	af02      	add	r7, sp, #8
 80059e0:	60f8      	str	r0, [r7, #12]
 80059e2:	60b9      	str	r1, [r7, #8]
 80059e4:	603b      	str	r3, [r7, #0]
 80059e6:	4613      	mov	r3, r2
 80059e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b20      	cmp	r3, #32
 80059f8:	d17c      	bne.n	8005af4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d002      	beq.n	8005a06 <HAL_UART_Transmit+0x2c>
 8005a00:	88fb      	ldrh	r3, [r7, #6]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d101      	bne.n	8005a0a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e075      	b.n	8005af6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_UART_Transmit+0x3e>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e06e      	b.n	8005af6 <HAL_UART_Transmit+0x11c>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2221      	movs	r2, #33	; 0x21
 8005a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a2e:	f7fd fce3 	bl	80033f8 <HAL_GetTick>
 8005a32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	88fa      	ldrh	r2, [r7, #6]
 8005a38:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	88fa      	ldrh	r2, [r7, #6]
 8005a3e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a48:	d108      	bne.n	8005a5c <HAL_UART_Transmit+0x82>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d104      	bne.n	8005a5c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005a52:	2300      	movs	r3, #0
 8005a54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	61bb      	str	r3, [r7, #24]
 8005a5a:	e003      	b.n	8005a64 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a60:	2300      	movs	r3, #0
 8005a62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005a6c:	e02a      	b.n	8005ac4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	9300      	str	r3, [sp, #0]
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	2200      	movs	r2, #0
 8005a76:	2180      	movs	r1, #128	; 0x80
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f000 fb1f 	bl	80060bc <UART_WaitOnFlagUntilTimeout>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d001      	beq.n	8005a88 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e036      	b.n	8005af6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d10b      	bne.n	8005aa6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	881b      	ldrh	r3, [r3, #0]
 8005a92:	461a      	mov	r2, r3
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a9e:	69bb      	ldr	r3, [r7, #24]
 8005aa0:	3302      	adds	r3, #2
 8005aa2:	61bb      	str	r3, [r7, #24]
 8005aa4:	e007      	b.n	8005ab6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	781a      	ldrb	r2, [r3, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	3b01      	subs	r3, #1
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1cf      	bne.n	8005a6e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	2140      	movs	r1, #64	; 0x40
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f000 faef 	bl	80060bc <UART_WaitOnFlagUntilTimeout>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d001      	beq.n	8005ae8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e006      	b.n	8005af6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2220      	movs	r2, #32
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005af0:	2300      	movs	r3, #0
 8005af2:	e000      	b.n	8005af6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005af4:	2302      	movs	r3, #2
  }
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3720      	adds	r7, #32
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b084      	sub	sp, #16
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	60f8      	str	r0, [r7, #12]
 8005b06:	60b9      	str	r1, [r7, #8]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	2b20      	cmp	r3, #32
 8005b16:	d11d      	bne.n	8005b54 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d002      	beq.n	8005b24 <HAL_UART_Receive_IT+0x26>
 8005b1e:	88fb      	ldrh	r3, [r7, #6]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d101      	bne.n	8005b28 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e016      	b.n	8005b56 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d101      	bne.n	8005b36 <HAL_UART_Receive_IT+0x38>
 8005b32:	2302      	movs	r3, #2
 8005b34:	e00f      	b.n	8005b56 <HAL_UART_Receive_IT+0x58>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005b44:	88fb      	ldrh	r3, [r7, #6]
 8005b46:	461a      	mov	r2, r3
 8005b48:	68b9      	ldr	r1, [r7, #8]
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f000 fb24 	bl	8006198 <UART_Start_Receive_IT>
 8005b50:	4603      	mov	r3, r0
 8005b52:	e000      	b.n	8005b56 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005b54:	2302      	movs	r3, #2
  }
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3710      	adds	r7, #16
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
	...

08005b60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b0ba      	sub	sp, #232	; 0xe8
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005b86:	2300      	movs	r3, #0
 8005b88:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b96:	f003 030f 	and.w	r3, r3, #15
 8005b9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005b9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d10f      	bne.n	8005bc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005baa:	f003 0320 	and.w	r3, r3, #32
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d009      	beq.n	8005bc6 <HAL_UART_IRQHandler+0x66>
 8005bb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bb6:	f003 0320 	and.w	r3, r3, #32
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d003      	beq.n	8005bc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 fc03 	bl	80063ca <UART_Receive_IT>
      return;
 8005bc4:	e256      	b.n	8006074 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005bc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f000 80de 	beq.w	8005d8c <HAL_UART_IRQHandler+0x22c>
 8005bd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005bd4:	f003 0301 	and.w	r3, r3, #1
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d106      	bne.n	8005bea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005be0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 80d1 	beq.w	8005d8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00b      	beq.n	8005c0e <HAL_UART_IRQHandler+0xae>
 8005bf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d005      	beq.n	8005c0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c06:	f043 0201 	orr.w	r2, r3, #1
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00b      	beq.n	8005c32 <HAL_UART_IRQHandler+0xd2>
 8005c1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d005      	beq.n	8005c32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2a:	f043 0202 	orr.w	r2, r3, #2
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c36:	f003 0302 	and.w	r3, r3, #2
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00b      	beq.n	8005c56 <HAL_UART_IRQHandler+0xf6>
 8005c3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c42:	f003 0301 	and.w	r3, r3, #1
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d005      	beq.n	8005c56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4e:	f043 0204 	orr.w	r2, r3, #4
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c5a:	f003 0308 	and.w	r3, r3, #8
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d011      	beq.n	8005c86 <HAL_UART_IRQHandler+0x126>
 8005c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c66:	f003 0320 	and.w	r3, r3, #32
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d105      	bne.n	8005c7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d005      	beq.n	8005c86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7e:	f043 0208 	orr.w	r2, r3, #8
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f000 81ed 	beq.w	800606a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c94:	f003 0320 	and.w	r3, r3, #32
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d008      	beq.n	8005cae <HAL_UART_IRQHandler+0x14e>
 8005c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ca0:	f003 0320 	and.w	r3, r3, #32
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d002      	beq.n	8005cae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 fb8e 	bl	80063ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb8:	2b40      	cmp	r3, #64	; 0x40
 8005cba:	bf0c      	ite	eq
 8005cbc:	2301      	moveq	r3, #1
 8005cbe:	2300      	movne	r3, #0
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	f003 0308 	and.w	r3, r3, #8
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d103      	bne.n	8005cda <HAL_UART_IRQHandler+0x17a>
 8005cd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d04f      	beq.n	8005d7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 fa96 	bl	800620c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cea:	2b40      	cmp	r3, #64	; 0x40
 8005cec:	d141      	bne.n	8005d72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	3314      	adds	r3, #20
 8005cf4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005cfc:	e853 3f00 	ldrex	r3, [r3]
 8005d00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005d04:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005d08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3314      	adds	r3, #20
 8005d16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005d1a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005d1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005d26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005d2a:	e841 2300 	strex	r3, r2, [r1]
 8005d2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005d32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1d9      	bne.n	8005cee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d013      	beq.n	8005d6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d46:	4a7d      	ldr	r2, [pc, #500]	; (8005f3c <HAL_UART_IRQHandler+0x3dc>)
 8005d48:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7fd fcb0 	bl	80036b4 <HAL_DMA_Abort_IT>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d016      	beq.n	8005d88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005d64:	4610      	mov	r0, r2
 8005d66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d68:	e00e      	b.n	8005d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 f990 	bl	8006090 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d70:	e00a      	b.n	8005d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f98c 	bl	8006090 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d78:	e006      	b.n	8005d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f988 	bl	8006090 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005d86:	e170      	b.n	800606a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d88:	bf00      	nop
    return;
 8005d8a:	e16e      	b.n	800606a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	f040 814a 	bne.w	800602a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d9a:	f003 0310 	and.w	r3, r3, #16
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f000 8143 	beq.w	800602a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005da4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005da8:	f003 0310 	and.w	r3, r3, #16
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 813c 	beq.w	800602a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005db2:	2300      	movs	r3, #0
 8005db4:	60bb      	str	r3, [r7, #8]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	60bb      	str	r3, [r7, #8]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	60bb      	str	r3, [r7, #8]
 8005dc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd2:	2b40      	cmp	r3, #64	; 0x40
 8005dd4:	f040 80b4 	bne.w	8005f40 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005de4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f000 8140 	beq.w	800606e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005df2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005df6:	429a      	cmp	r2, r3
 8005df8:	f080 8139 	bcs.w	800606e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005e02:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e0e:	f000 8088 	beq.w	8005f22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	330c      	adds	r3, #12
 8005e18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005e20:	e853 3f00 	ldrex	r3, [r3]
 8005e24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005e28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005e2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	330c      	adds	r3, #12
 8005e3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005e3e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005e42:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e46:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005e4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005e4e:	e841 2300 	strex	r3, r2, [r1]
 8005e52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005e56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1d9      	bne.n	8005e12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	3314      	adds	r3, #20
 8005e64:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e68:	e853 3f00 	ldrex	r3, [r3]
 8005e6c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005e6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e70:	f023 0301 	bic.w	r3, r3, #1
 8005e74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	3314      	adds	r3, #20
 8005e7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005e82:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005e86:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e88:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005e8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005e8e:	e841 2300 	strex	r3, r2, [r1]
 8005e92:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005e94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d1e1      	bne.n	8005e5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	3314      	adds	r3, #20
 8005ea0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ea4:	e853 3f00 	ldrex	r3, [r3]
 8005ea8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005eaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005eac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3314      	adds	r3, #20
 8005eba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005ebe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005ec0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005ec4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ec6:	e841 2300 	strex	r3, r2, [r1]
 8005eca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ecc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1e3      	bne.n	8005e9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	330c      	adds	r3, #12
 8005ee6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005eea:	e853 3f00 	ldrex	r3, [r3]
 8005eee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005ef0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ef2:	f023 0310 	bic.w	r3, r3, #16
 8005ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	330c      	adds	r3, #12
 8005f00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005f04:	65ba      	str	r2, [r7, #88]	; 0x58
 8005f06:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005f0a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005f0c:	e841 2300 	strex	r3, r2, [r1]
 8005f10:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005f12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1e3      	bne.n	8005ee0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7fd fb59 	bl	80035d4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	4619      	mov	r1, r3
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 f8b6 	bl	80060a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f38:	e099      	b.n	800606e <HAL_UART_IRQHandler+0x50e>
 8005f3a:	bf00      	nop
 8005f3c:	080062d3 	.word	0x080062d3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f000 808b 	beq.w	8006072 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005f5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	f000 8086 	beq.w	8006072 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	330c      	adds	r3, #12
 8005f6c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f70:	e853 3f00 	ldrex	r3, [r3]
 8005f74:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f7c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	330c      	adds	r3, #12
 8005f86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005f8a:	647a      	str	r2, [r7, #68]	; 0x44
 8005f8c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005f90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f92:	e841 2300 	strex	r3, r2, [r1]
 8005f96:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d1e3      	bne.n	8005f66 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	3314      	adds	r3, #20
 8005fa4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	623b      	str	r3, [r7, #32]
   return(result);
 8005fae:	6a3b      	ldr	r3, [r7, #32]
 8005fb0:	f023 0301 	bic.w	r3, r3, #1
 8005fb4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	3314      	adds	r3, #20
 8005fbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005fc2:	633a      	str	r2, [r7, #48]	; 0x30
 8005fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fca:	e841 2300 	strex	r3, r2, [r1]
 8005fce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1e3      	bne.n	8005f9e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2220      	movs	r2, #32
 8005fda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	330c      	adds	r3, #12
 8005fea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	e853 3f00 	ldrex	r3, [r3]
 8005ff2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f023 0310 	bic.w	r3, r3, #16
 8005ffa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	330c      	adds	r3, #12
 8006004:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006008:	61fa      	str	r2, [r7, #28]
 800600a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600c:	69b9      	ldr	r1, [r7, #24]
 800600e:	69fa      	ldr	r2, [r7, #28]
 8006010:	e841 2300 	strex	r3, r2, [r1]
 8006014:	617b      	str	r3, [r7, #20]
   return(result);
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d1e3      	bne.n	8005fe4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800601c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006020:	4619      	mov	r1, r3
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 f83e 	bl	80060a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006028:	e023      	b.n	8006072 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800602a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800602e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006032:	2b00      	cmp	r3, #0
 8006034:	d009      	beq.n	800604a <HAL_UART_IRQHandler+0x4ea>
 8006036:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800603a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800603e:	2b00      	cmp	r3, #0
 8006040:	d003      	beq.n	800604a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 f959 	bl	80062fa <UART_Transmit_IT>
    return;
 8006048:	e014      	b.n	8006074 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800604a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800604e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00e      	beq.n	8006074 <HAL_UART_IRQHandler+0x514>
 8006056:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800605a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800605e:	2b00      	cmp	r3, #0
 8006060:	d008      	beq.n	8006074 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 f999 	bl	800639a <UART_EndTransmit_IT>
    return;
 8006068:	e004      	b.n	8006074 <HAL_UART_IRQHandler+0x514>
    return;
 800606a:	bf00      	nop
 800606c:	e002      	b.n	8006074 <HAL_UART_IRQHandler+0x514>
      return;
 800606e:	bf00      	nop
 8006070:	e000      	b.n	8006074 <HAL_UART_IRQHandler+0x514>
      return;
 8006072:	bf00      	nop
  }
}
 8006074:	37e8      	adds	r7, #232	; 0xe8
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop

0800607c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006084:	bf00      	nop
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	460b      	mov	r3, r1
 80060ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b090      	sub	sp, #64	; 0x40
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	603b      	str	r3, [r7, #0]
 80060c8:	4613      	mov	r3, r2
 80060ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060cc:	e050      	b.n	8006170 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d4:	d04c      	beq.n	8006170 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80060d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d007      	beq.n	80060ec <UART_WaitOnFlagUntilTimeout+0x30>
 80060dc:	f7fd f98c 	bl	80033f8 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d241      	bcs.n	8006170 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	330c      	adds	r3, #12
 80060f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060f6:	e853 3f00 	ldrex	r3, [r3]
 80060fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006102:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	330c      	adds	r3, #12
 800610a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800610c:	637a      	str	r2, [r7, #52]	; 0x34
 800610e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006110:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006112:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006114:	e841 2300 	strex	r3, r2, [r1]
 8006118:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800611a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1e5      	bne.n	80060ec <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	3314      	adds	r3, #20
 8006126:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	e853 3f00 	ldrex	r3, [r3]
 800612e:	613b      	str	r3, [r7, #16]
   return(result);
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	f023 0301 	bic.w	r3, r3, #1
 8006136:	63bb      	str	r3, [r7, #56]	; 0x38
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3314      	adds	r3, #20
 800613e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006140:	623a      	str	r2, [r7, #32]
 8006142:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006144:	69f9      	ldr	r1, [r7, #28]
 8006146:	6a3a      	ldr	r2, [r7, #32]
 8006148:	e841 2300 	strex	r3, r2, [r1]
 800614c:	61bb      	str	r3, [r7, #24]
   return(result);
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1e5      	bne.n	8006120 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2220      	movs	r2, #32
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2220      	movs	r2, #32
 8006160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e00f      	b.n	8006190 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	4013      	ands	r3, r2
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	429a      	cmp	r2, r3
 800617e:	bf0c      	ite	eq
 8006180:	2301      	moveq	r3, #1
 8006182:	2300      	movne	r3, #0
 8006184:	b2db      	uxtb	r3, r3
 8006186:	461a      	mov	r2, r3
 8006188:	79fb      	ldrb	r3, [r7, #7]
 800618a:	429a      	cmp	r2, r3
 800618c:	d09f      	beq.n	80060ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3740      	adds	r7, #64	; 0x40
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006198:	b480      	push	{r7}
 800619a:	b085      	sub	sp, #20
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	4613      	mov	r3, r2
 80061a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	88fa      	ldrh	r2, [r7, #6]
 80061b0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	88fa      	ldrh	r2, [r7, #6]
 80061b6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2222      	movs	r2, #34	; 0x22
 80061c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68da      	ldr	r2, [r3, #12]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061dc:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	695a      	ldr	r2, [r3, #20]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f042 0201 	orr.w	r2, r2, #1
 80061ec:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68da      	ldr	r2, [r3, #12]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f042 0220 	orr.w	r2, r2, #32
 80061fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	3714      	adds	r7, #20
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800620c:	b480      	push	{r7}
 800620e:	b095      	sub	sp, #84	; 0x54
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	330c      	adds	r3, #12
 800621a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800621e:	e853 3f00 	ldrex	r3, [r3]
 8006222:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006226:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800622a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	330c      	adds	r3, #12
 8006232:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006234:	643a      	str	r2, [r7, #64]	; 0x40
 8006236:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800623a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800623c:	e841 2300 	strex	r3, r2, [r1]
 8006240:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1e5      	bne.n	8006214 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	3314      	adds	r3, #20
 800624e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006250:	6a3b      	ldr	r3, [r7, #32]
 8006252:	e853 3f00 	ldrex	r3, [r3]
 8006256:	61fb      	str	r3, [r7, #28]
   return(result);
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	f023 0301 	bic.w	r3, r3, #1
 800625e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	3314      	adds	r3, #20
 8006266:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006268:	62fa      	str	r2, [r7, #44]	; 0x2c
 800626a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800626e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006270:	e841 2300 	strex	r3, r2, [r1]
 8006274:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1e5      	bne.n	8006248 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006280:	2b01      	cmp	r3, #1
 8006282:	d119      	bne.n	80062b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	330c      	adds	r3, #12
 800628a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	e853 3f00 	ldrex	r3, [r3]
 8006292:	60bb      	str	r3, [r7, #8]
   return(result);
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	f023 0310 	bic.w	r3, r3, #16
 800629a:	647b      	str	r3, [r7, #68]	; 0x44
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	330c      	adds	r3, #12
 80062a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062a4:	61ba      	str	r2, [r7, #24]
 80062a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a8:	6979      	ldr	r1, [r7, #20]
 80062aa:	69ba      	ldr	r2, [r7, #24]
 80062ac:	e841 2300 	strex	r3, r2, [r1]
 80062b0:	613b      	str	r3, [r7, #16]
   return(result);
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d1e5      	bne.n	8006284 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2220      	movs	r2, #32
 80062bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80062c6:	bf00      	nop
 80062c8:	3754      	adds	r7, #84	; 0x54
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr

080062d2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b084      	sub	sp, #16
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062ec:	68f8      	ldr	r0, [r7, #12]
 80062ee:	f7ff fecf 	bl	8006090 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062f2:	bf00      	nop
 80062f4:	3710      	adds	r7, #16
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}

080062fa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80062fa:	b480      	push	{r7}
 80062fc:	b085      	sub	sp, #20
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006308:	b2db      	uxtb	r3, r3
 800630a:	2b21      	cmp	r3, #33	; 0x21
 800630c:	d13e      	bne.n	800638c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006316:	d114      	bne.n	8006342 <UART_Transmit_IT+0x48>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	691b      	ldr	r3, [r3, #16]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d110      	bne.n	8006342 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	881b      	ldrh	r3, [r3, #0]
 800632a:	461a      	mov	r2, r3
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006334:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a1b      	ldr	r3, [r3, #32]
 800633a:	1c9a      	adds	r2, r3, #2
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	621a      	str	r2, [r3, #32]
 8006340:	e008      	b.n	8006354 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	1c59      	adds	r1, r3, #1
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	6211      	str	r1, [r2, #32]
 800634c:	781a      	ldrb	r2, [r3, #0]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006358:	b29b      	uxth	r3, r3
 800635a:	3b01      	subs	r3, #1
 800635c:	b29b      	uxth	r3, r3
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	4619      	mov	r1, r3
 8006362:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006364:	2b00      	cmp	r3, #0
 8006366:	d10f      	bne.n	8006388 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68da      	ldr	r2, [r3, #12]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006376:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	68da      	ldr	r2, [r3, #12]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006386:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006388:	2300      	movs	r3, #0
 800638a:	e000      	b.n	800638e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800638c:	2302      	movs	r3, #2
  }
}
 800638e:	4618      	mov	r0, r3
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800639a:	b580      	push	{r7, lr}
 800639c:	b082      	sub	sp, #8
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68da      	ldr	r2, [r3, #12]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063b0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2220      	movs	r2, #32
 80063b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f7ff fe5e 	bl	800607c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}

080063ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b08c      	sub	sp, #48	; 0x30
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b22      	cmp	r3, #34	; 0x22
 80063dc:	f040 80ab 	bne.w	8006536 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063e8:	d117      	bne.n	800641a <UART_Receive_IT+0x50>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	691b      	ldr	r3, [r3, #16]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d113      	bne.n	800641a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80063f2:	2300      	movs	r3, #0
 80063f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063fa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	b29b      	uxth	r3, r3
 8006404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006408:	b29a      	uxth	r2, r3
 800640a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006412:	1c9a      	adds	r2, r3, #2
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	629a      	str	r2, [r3, #40]	; 0x28
 8006418:	e026      	b.n	8006468 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800641e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006420:	2300      	movs	r3, #0
 8006422:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800642c:	d007      	beq.n	800643e <UART_Receive_IT+0x74>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10a      	bne.n	800644c <UART_Receive_IT+0x82>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d106      	bne.n	800644c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	b2da      	uxtb	r2, r3
 8006446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006448:	701a      	strb	r2, [r3, #0]
 800644a:	e008      	b.n	800645e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	b2db      	uxtb	r3, r3
 8006454:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006458:	b2da      	uxtb	r2, r3
 800645a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800645c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006462:	1c5a      	adds	r2, r3, #1
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800646c:	b29b      	uxth	r3, r3
 800646e:	3b01      	subs	r3, #1
 8006470:	b29b      	uxth	r3, r3
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	4619      	mov	r1, r3
 8006476:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006478:	2b00      	cmp	r3, #0
 800647a:	d15a      	bne.n	8006532 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68da      	ldr	r2, [r3, #12]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 0220 	bic.w	r2, r2, #32
 800648a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68da      	ldr	r2, [r3, #12]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800649a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	695a      	ldr	r2, [r3, #20]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f022 0201 	bic.w	r2, r2, #1
 80064aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2220      	movs	r2, #32
 80064b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d135      	bne.n	8006528 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	330c      	adds	r3, #12
 80064c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	e853 3f00 	ldrex	r3, [r3]
 80064d0:	613b      	str	r3, [r7, #16]
   return(result);
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f023 0310 	bic.w	r3, r3, #16
 80064d8:	627b      	str	r3, [r7, #36]	; 0x24
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	330c      	adds	r3, #12
 80064e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064e2:	623a      	str	r2, [r7, #32]
 80064e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e6:	69f9      	ldr	r1, [r7, #28]
 80064e8:	6a3a      	ldr	r2, [r7, #32]
 80064ea:	e841 2300 	strex	r3, r2, [r1]
 80064ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1e5      	bne.n	80064c2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0310 	and.w	r3, r3, #16
 8006500:	2b10      	cmp	r3, #16
 8006502:	d10a      	bne.n	800651a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006504:	2300      	movs	r3, #0
 8006506:	60fb      	str	r3, [r7, #12]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	60fb      	str	r3, [r7, #12]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	60fb      	str	r3, [r7, #12]
 8006518:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800651e:	4619      	mov	r1, r3
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f7ff fdbf 	bl	80060a4 <HAL_UARTEx_RxEventCallback>
 8006526:	e002      	b.n	800652e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f7fc fa97 	bl	8002a5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800652e:	2300      	movs	r3, #0
 8006530:	e002      	b.n	8006538 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006532:	2300      	movs	r3, #0
 8006534:	e000      	b.n	8006538 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006536:	2302      	movs	r3, #2
  }
}
 8006538:	4618      	mov	r0, r3
 800653a:	3730      	adds	r7, #48	; 0x30
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006544:	b09f      	sub	sp, #124	; 0x7c
 8006546:	af00      	add	r7, sp, #0
 8006548:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800654a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006554:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006556:	68d9      	ldr	r1, [r3, #12]
 8006558:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	ea40 0301 	orr.w	r3, r0, r1
 8006560:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006562:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006564:	689a      	ldr	r2, [r3, #8]
 8006566:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	431a      	orrs	r2, r3
 800656c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	431a      	orrs	r2, r3
 8006572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006574:	69db      	ldr	r3, [r3, #28]
 8006576:	4313      	orrs	r3, r2
 8006578:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800657a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006584:	f021 010c 	bic.w	r1, r1, #12
 8006588:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800658e:	430b      	orrs	r3, r1
 8006590:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006592:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	695b      	ldr	r3, [r3, #20]
 8006598:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800659c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800659e:	6999      	ldr	r1, [r3, #24]
 80065a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	ea40 0301 	orr.w	r3, r0, r1
 80065a8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80065aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	4bc5      	ldr	r3, [pc, #788]	; (80068c4 <UART_SetConfig+0x384>)
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d004      	beq.n	80065be <UART_SetConfig+0x7e>
 80065b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	4bc3      	ldr	r3, [pc, #780]	; (80068c8 <UART_SetConfig+0x388>)
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d103      	bne.n	80065c6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80065be:	f7fd fb67 	bl	8003c90 <HAL_RCC_GetPCLK2Freq>
 80065c2:	6778      	str	r0, [r7, #116]	; 0x74
 80065c4:	e002      	b.n	80065cc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80065c6:	f7fd fb4f 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 80065ca:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065ce:	69db      	ldr	r3, [r3, #28]
 80065d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065d4:	f040 80b6 	bne.w	8006744 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80065d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065da:	461c      	mov	r4, r3
 80065dc:	f04f 0500 	mov.w	r5, #0
 80065e0:	4622      	mov	r2, r4
 80065e2:	462b      	mov	r3, r5
 80065e4:	1891      	adds	r1, r2, r2
 80065e6:	6439      	str	r1, [r7, #64]	; 0x40
 80065e8:	415b      	adcs	r3, r3
 80065ea:	647b      	str	r3, [r7, #68]	; 0x44
 80065ec:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80065f0:	1912      	adds	r2, r2, r4
 80065f2:	eb45 0303 	adc.w	r3, r5, r3
 80065f6:	f04f 0000 	mov.w	r0, #0
 80065fa:	f04f 0100 	mov.w	r1, #0
 80065fe:	00d9      	lsls	r1, r3, #3
 8006600:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006604:	00d0      	lsls	r0, r2, #3
 8006606:	4602      	mov	r2, r0
 8006608:	460b      	mov	r3, r1
 800660a:	1911      	adds	r1, r2, r4
 800660c:	6639      	str	r1, [r7, #96]	; 0x60
 800660e:	416b      	adcs	r3, r5
 8006610:	667b      	str	r3, [r7, #100]	; 0x64
 8006612:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	461a      	mov	r2, r3
 8006618:	f04f 0300 	mov.w	r3, #0
 800661c:	1891      	adds	r1, r2, r2
 800661e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006620:	415b      	adcs	r3, r3
 8006622:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006624:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006628:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800662c:	f7fa fb5c 	bl	8000ce8 <__aeabi_uldivmod>
 8006630:	4602      	mov	r2, r0
 8006632:	460b      	mov	r3, r1
 8006634:	4ba5      	ldr	r3, [pc, #660]	; (80068cc <UART_SetConfig+0x38c>)
 8006636:	fba3 2302 	umull	r2, r3, r3, r2
 800663a:	095b      	lsrs	r3, r3, #5
 800663c:	011e      	lsls	r6, r3, #4
 800663e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006640:	461c      	mov	r4, r3
 8006642:	f04f 0500 	mov.w	r5, #0
 8006646:	4622      	mov	r2, r4
 8006648:	462b      	mov	r3, r5
 800664a:	1891      	adds	r1, r2, r2
 800664c:	6339      	str	r1, [r7, #48]	; 0x30
 800664e:	415b      	adcs	r3, r3
 8006650:	637b      	str	r3, [r7, #52]	; 0x34
 8006652:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006656:	1912      	adds	r2, r2, r4
 8006658:	eb45 0303 	adc.w	r3, r5, r3
 800665c:	f04f 0000 	mov.w	r0, #0
 8006660:	f04f 0100 	mov.w	r1, #0
 8006664:	00d9      	lsls	r1, r3, #3
 8006666:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800666a:	00d0      	lsls	r0, r2, #3
 800666c:	4602      	mov	r2, r0
 800666e:	460b      	mov	r3, r1
 8006670:	1911      	adds	r1, r2, r4
 8006672:	65b9      	str	r1, [r7, #88]	; 0x58
 8006674:	416b      	adcs	r3, r5
 8006676:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006678:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	461a      	mov	r2, r3
 800667e:	f04f 0300 	mov.w	r3, #0
 8006682:	1891      	adds	r1, r2, r2
 8006684:	62b9      	str	r1, [r7, #40]	; 0x28
 8006686:	415b      	adcs	r3, r3
 8006688:	62fb      	str	r3, [r7, #44]	; 0x2c
 800668a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800668e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006692:	f7fa fb29 	bl	8000ce8 <__aeabi_uldivmod>
 8006696:	4602      	mov	r2, r0
 8006698:	460b      	mov	r3, r1
 800669a:	4b8c      	ldr	r3, [pc, #560]	; (80068cc <UART_SetConfig+0x38c>)
 800669c:	fba3 1302 	umull	r1, r3, r3, r2
 80066a0:	095b      	lsrs	r3, r3, #5
 80066a2:	2164      	movs	r1, #100	; 0x64
 80066a4:	fb01 f303 	mul.w	r3, r1, r3
 80066a8:	1ad3      	subs	r3, r2, r3
 80066aa:	00db      	lsls	r3, r3, #3
 80066ac:	3332      	adds	r3, #50	; 0x32
 80066ae:	4a87      	ldr	r2, [pc, #540]	; (80068cc <UART_SetConfig+0x38c>)
 80066b0:	fba2 2303 	umull	r2, r3, r2, r3
 80066b4:	095b      	lsrs	r3, r3, #5
 80066b6:	005b      	lsls	r3, r3, #1
 80066b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80066bc:	441e      	add	r6, r3
 80066be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066c0:	4618      	mov	r0, r3
 80066c2:	f04f 0100 	mov.w	r1, #0
 80066c6:	4602      	mov	r2, r0
 80066c8:	460b      	mov	r3, r1
 80066ca:	1894      	adds	r4, r2, r2
 80066cc:	623c      	str	r4, [r7, #32]
 80066ce:	415b      	adcs	r3, r3
 80066d0:	627b      	str	r3, [r7, #36]	; 0x24
 80066d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80066d6:	1812      	adds	r2, r2, r0
 80066d8:	eb41 0303 	adc.w	r3, r1, r3
 80066dc:	f04f 0400 	mov.w	r4, #0
 80066e0:	f04f 0500 	mov.w	r5, #0
 80066e4:	00dd      	lsls	r5, r3, #3
 80066e6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80066ea:	00d4      	lsls	r4, r2, #3
 80066ec:	4622      	mov	r2, r4
 80066ee:	462b      	mov	r3, r5
 80066f0:	1814      	adds	r4, r2, r0
 80066f2:	653c      	str	r4, [r7, #80]	; 0x50
 80066f4:	414b      	adcs	r3, r1
 80066f6:	657b      	str	r3, [r7, #84]	; 0x54
 80066f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	461a      	mov	r2, r3
 80066fe:	f04f 0300 	mov.w	r3, #0
 8006702:	1891      	adds	r1, r2, r2
 8006704:	61b9      	str	r1, [r7, #24]
 8006706:	415b      	adcs	r3, r3
 8006708:	61fb      	str	r3, [r7, #28]
 800670a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800670e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006712:	f7fa fae9 	bl	8000ce8 <__aeabi_uldivmod>
 8006716:	4602      	mov	r2, r0
 8006718:	460b      	mov	r3, r1
 800671a:	4b6c      	ldr	r3, [pc, #432]	; (80068cc <UART_SetConfig+0x38c>)
 800671c:	fba3 1302 	umull	r1, r3, r3, r2
 8006720:	095b      	lsrs	r3, r3, #5
 8006722:	2164      	movs	r1, #100	; 0x64
 8006724:	fb01 f303 	mul.w	r3, r1, r3
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	00db      	lsls	r3, r3, #3
 800672c:	3332      	adds	r3, #50	; 0x32
 800672e:	4a67      	ldr	r2, [pc, #412]	; (80068cc <UART_SetConfig+0x38c>)
 8006730:	fba2 2303 	umull	r2, r3, r2, r3
 8006734:	095b      	lsrs	r3, r3, #5
 8006736:	f003 0207 	and.w	r2, r3, #7
 800673a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4432      	add	r2, r6
 8006740:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006742:	e0b9      	b.n	80068b8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006744:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006746:	461c      	mov	r4, r3
 8006748:	f04f 0500 	mov.w	r5, #0
 800674c:	4622      	mov	r2, r4
 800674e:	462b      	mov	r3, r5
 8006750:	1891      	adds	r1, r2, r2
 8006752:	6139      	str	r1, [r7, #16]
 8006754:	415b      	adcs	r3, r3
 8006756:	617b      	str	r3, [r7, #20]
 8006758:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800675c:	1912      	adds	r2, r2, r4
 800675e:	eb45 0303 	adc.w	r3, r5, r3
 8006762:	f04f 0000 	mov.w	r0, #0
 8006766:	f04f 0100 	mov.w	r1, #0
 800676a:	00d9      	lsls	r1, r3, #3
 800676c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006770:	00d0      	lsls	r0, r2, #3
 8006772:	4602      	mov	r2, r0
 8006774:	460b      	mov	r3, r1
 8006776:	eb12 0804 	adds.w	r8, r2, r4
 800677a:	eb43 0905 	adc.w	r9, r3, r5
 800677e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	4618      	mov	r0, r3
 8006784:	f04f 0100 	mov.w	r1, #0
 8006788:	f04f 0200 	mov.w	r2, #0
 800678c:	f04f 0300 	mov.w	r3, #0
 8006790:	008b      	lsls	r3, r1, #2
 8006792:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006796:	0082      	lsls	r2, r0, #2
 8006798:	4640      	mov	r0, r8
 800679a:	4649      	mov	r1, r9
 800679c:	f7fa faa4 	bl	8000ce8 <__aeabi_uldivmod>
 80067a0:	4602      	mov	r2, r0
 80067a2:	460b      	mov	r3, r1
 80067a4:	4b49      	ldr	r3, [pc, #292]	; (80068cc <UART_SetConfig+0x38c>)
 80067a6:	fba3 2302 	umull	r2, r3, r3, r2
 80067aa:	095b      	lsrs	r3, r3, #5
 80067ac:	011e      	lsls	r6, r3, #4
 80067ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067b0:	4618      	mov	r0, r3
 80067b2:	f04f 0100 	mov.w	r1, #0
 80067b6:	4602      	mov	r2, r0
 80067b8:	460b      	mov	r3, r1
 80067ba:	1894      	adds	r4, r2, r2
 80067bc:	60bc      	str	r4, [r7, #8]
 80067be:	415b      	adcs	r3, r3
 80067c0:	60fb      	str	r3, [r7, #12]
 80067c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80067c6:	1812      	adds	r2, r2, r0
 80067c8:	eb41 0303 	adc.w	r3, r1, r3
 80067cc:	f04f 0400 	mov.w	r4, #0
 80067d0:	f04f 0500 	mov.w	r5, #0
 80067d4:	00dd      	lsls	r5, r3, #3
 80067d6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80067da:	00d4      	lsls	r4, r2, #3
 80067dc:	4622      	mov	r2, r4
 80067de:	462b      	mov	r3, r5
 80067e0:	1814      	adds	r4, r2, r0
 80067e2:	64bc      	str	r4, [r7, #72]	; 0x48
 80067e4:	414b      	adcs	r3, r1
 80067e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	4618      	mov	r0, r3
 80067ee:	f04f 0100 	mov.w	r1, #0
 80067f2:	f04f 0200 	mov.w	r2, #0
 80067f6:	f04f 0300 	mov.w	r3, #0
 80067fa:	008b      	lsls	r3, r1, #2
 80067fc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006800:	0082      	lsls	r2, r0, #2
 8006802:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006806:	f7fa fa6f 	bl	8000ce8 <__aeabi_uldivmod>
 800680a:	4602      	mov	r2, r0
 800680c:	460b      	mov	r3, r1
 800680e:	4b2f      	ldr	r3, [pc, #188]	; (80068cc <UART_SetConfig+0x38c>)
 8006810:	fba3 1302 	umull	r1, r3, r3, r2
 8006814:	095b      	lsrs	r3, r3, #5
 8006816:	2164      	movs	r1, #100	; 0x64
 8006818:	fb01 f303 	mul.w	r3, r1, r3
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	011b      	lsls	r3, r3, #4
 8006820:	3332      	adds	r3, #50	; 0x32
 8006822:	4a2a      	ldr	r2, [pc, #168]	; (80068cc <UART_SetConfig+0x38c>)
 8006824:	fba2 2303 	umull	r2, r3, r2, r3
 8006828:	095b      	lsrs	r3, r3, #5
 800682a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800682e:	441e      	add	r6, r3
 8006830:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006832:	4618      	mov	r0, r3
 8006834:	f04f 0100 	mov.w	r1, #0
 8006838:	4602      	mov	r2, r0
 800683a:	460b      	mov	r3, r1
 800683c:	1894      	adds	r4, r2, r2
 800683e:	603c      	str	r4, [r7, #0]
 8006840:	415b      	adcs	r3, r3
 8006842:	607b      	str	r3, [r7, #4]
 8006844:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006848:	1812      	adds	r2, r2, r0
 800684a:	eb41 0303 	adc.w	r3, r1, r3
 800684e:	f04f 0400 	mov.w	r4, #0
 8006852:	f04f 0500 	mov.w	r5, #0
 8006856:	00dd      	lsls	r5, r3, #3
 8006858:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800685c:	00d4      	lsls	r4, r2, #3
 800685e:	4622      	mov	r2, r4
 8006860:	462b      	mov	r3, r5
 8006862:	eb12 0a00 	adds.w	sl, r2, r0
 8006866:	eb43 0b01 	adc.w	fp, r3, r1
 800686a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	4618      	mov	r0, r3
 8006870:	f04f 0100 	mov.w	r1, #0
 8006874:	f04f 0200 	mov.w	r2, #0
 8006878:	f04f 0300 	mov.w	r3, #0
 800687c:	008b      	lsls	r3, r1, #2
 800687e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006882:	0082      	lsls	r2, r0, #2
 8006884:	4650      	mov	r0, sl
 8006886:	4659      	mov	r1, fp
 8006888:	f7fa fa2e 	bl	8000ce8 <__aeabi_uldivmod>
 800688c:	4602      	mov	r2, r0
 800688e:	460b      	mov	r3, r1
 8006890:	4b0e      	ldr	r3, [pc, #56]	; (80068cc <UART_SetConfig+0x38c>)
 8006892:	fba3 1302 	umull	r1, r3, r3, r2
 8006896:	095b      	lsrs	r3, r3, #5
 8006898:	2164      	movs	r1, #100	; 0x64
 800689a:	fb01 f303 	mul.w	r3, r1, r3
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	011b      	lsls	r3, r3, #4
 80068a2:	3332      	adds	r3, #50	; 0x32
 80068a4:	4a09      	ldr	r2, [pc, #36]	; (80068cc <UART_SetConfig+0x38c>)
 80068a6:	fba2 2303 	umull	r2, r3, r2, r3
 80068aa:	095b      	lsrs	r3, r3, #5
 80068ac:	f003 020f 	and.w	r2, r3, #15
 80068b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4432      	add	r2, r6
 80068b6:	609a      	str	r2, [r3, #8]
}
 80068b8:	bf00      	nop
 80068ba:	377c      	adds	r7, #124	; 0x7c
 80068bc:	46bd      	mov	sp, r7
 80068be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c2:	bf00      	nop
 80068c4:	40011000 	.word	0x40011000
 80068c8:	40011400 	.word	0x40011400
 80068cc:	51eb851f 	.word	0x51eb851f

080068d0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	4603      	mov	r3, r0
 80068d8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80068da:	2300      	movs	r3, #0
 80068dc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80068de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068e2:	2b84      	cmp	r3, #132	; 0x84
 80068e4:	d005      	beq.n	80068f2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80068e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	4413      	add	r3, r2
 80068ee:	3303      	adds	r3, #3
 80068f0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80068f2:	68fb      	ldr	r3, [r7, #12]
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3714      	adds	r7, #20
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006904:	f000 fe2a 	bl	800755c <vTaskStartScheduler>
  
  return osOK;
 8006908:	2300      	movs	r3, #0
}
 800690a:	4618      	mov	r0, r3
 800690c:	bd80      	pop	{r7, pc}

0800690e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800690e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006910:	b089      	sub	sp, #36	; 0x24
 8006912:	af04      	add	r7, sp, #16
 8006914:	6078      	str	r0, [r7, #4]
 8006916:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	695b      	ldr	r3, [r3, #20]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d020      	beq.n	8006962 <osThreadCreate+0x54>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d01c      	beq.n	8006962 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685c      	ldr	r4, [r3, #4]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681d      	ldr	r5, [r3, #0]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	691e      	ldr	r6, [r3, #16]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800693a:	4618      	mov	r0, r3
 800693c:	f7ff ffc8 	bl	80068d0 <makeFreeRtosPriority>
 8006940:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	695b      	ldr	r3, [r3, #20]
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800694a:	9202      	str	r2, [sp, #8]
 800694c:	9301      	str	r3, [sp, #4]
 800694e:	9100      	str	r1, [sp, #0]
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	4632      	mov	r2, r6
 8006954:	4629      	mov	r1, r5
 8006956:	4620      	mov	r0, r4
 8006958:	f000 fc22 	bl	80071a0 <xTaskCreateStatic>
 800695c:	4603      	mov	r3, r0
 800695e:	60fb      	str	r3, [r7, #12]
 8006960:	e01c      	b.n	800699c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685c      	ldr	r4, [r3, #4]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800696e:	b29e      	uxth	r6, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006976:	4618      	mov	r0, r3
 8006978:	f7ff ffaa 	bl	80068d0 <makeFreeRtosPriority>
 800697c:	4602      	mov	r2, r0
 800697e:	f107 030c 	add.w	r3, r7, #12
 8006982:	9301      	str	r3, [sp, #4]
 8006984:	9200      	str	r2, [sp, #0]
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	4632      	mov	r2, r6
 800698a:	4629      	mov	r1, r5
 800698c:	4620      	mov	r0, r4
 800698e:	f000 fc64 	bl	800725a <xTaskCreate>
 8006992:	4603      	mov	r3, r0
 8006994:	2b01      	cmp	r3, #1
 8006996:	d001      	beq.n	800699c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006998:	2300      	movs	r3, #0
 800699a:	e000      	b.n	800699e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800699c:	68fb      	ldr	r3, [r7, #12]
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3714      	adds	r7, #20
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080069a6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b084      	sub	sp, #16
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d001      	beq.n	80069bc <osDelay+0x16>
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	e000      	b.n	80069be <osDelay+0x18>
 80069bc:	2301      	movs	r3, #1
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 fd98 	bl	80074f4 <vTaskDelay>
  
  return osOK;
 80069c4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3710      	adds	r7, #16
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}

080069ce <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80069ce:	b480      	push	{r7}
 80069d0:	b083      	sub	sp, #12
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f103 0208 	add.w	r2, r3, #8
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f04f 32ff 	mov.w	r2, #4294967295
 80069e6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f103 0208 	add.w	r2, r3, #8
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f103 0208 	add.w	r2, r3, #8
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006a02:	bf00      	nop
 8006a04:	370c      	adds	r7, #12
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b083      	sub	sp, #12
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	689a      	ldr	r2, [r3, #8]
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	683a      	ldr	r2, [r7, #0]
 8006a52:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	1c5a      	adds	r2, r3, #1
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	601a      	str	r2, [r3, #0]
}
 8006a64:	bf00      	nop
 8006a66:	3714      	adds	r7, #20
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr

08006a70 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a70:	b480      	push	{r7}
 8006a72:	b085      	sub	sp, #20
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a86:	d103      	bne.n	8006a90 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	60fb      	str	r3, [r7, #12]
 8006a8e:	e00c      	b.n	8006aaa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	3308      	adds	r3, #8
 8006a94:	60fb      	str	r3, [r7, #12]
 8006a96:	e002      	b.n	8006a9e <vListInsert+0x2e>
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	60fb      	str	r3, [r7, #12]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68ba      	ldr	r2, [r7, #8]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d2f6      	bcs.n	8006a98 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	683a      	ldr	r2, [r7, #0]
 8006ab8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	683a      	ldr	r2, [r7, #0]
 8006ac4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	1c5a      	adds	r2, r3, #1
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	601a      	str	r2, [r3, #0]
}
 8006ad6:	bf00      	nop
 8006ad8:	3714      	adds	r7, #20
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr

08006ae2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006ae2:	b480      	push	{r7}
 8006ae4:	b085      	sub	sp, #20
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	691b      	ldr	r3, [r3, #16]
 8006aee:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	6892      	ldr	r2, [r2, #8]
 8006af8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	6852      	ldr	r2, [r2, #4]
 8006b02:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d103      	bne.n	8006b16 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	689a      	ldr	r2, [r3, #8]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	1e5a      	subs	r2, r3, #1
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3714      	adds	r7, #20
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr
	...

08006b38 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10a      	bne.n	8006b62 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b50:	f383 8811 	msr	BASEPRI, r3
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	f3bf 8f4f 	dsb	sy
 8006b5c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006b5e:	bf00      	nop
 8006b60:	e7fe      	b.n	8006b60 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006b62:	f001 fb47 	bl	80081f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b6e:	68f9      	ldr	r1, [r7, #12]
 8006b70:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006b72:	fb01 f303 	mul.w	r3, r1, r3
 8006b76:	441a      	add	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b92:	3b01      	subs	r3, #1
 8006b94:	68f9      	ldr	r1, [r7, #12]
 8006b96:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006b98:	fb01 f303 	mul.w	r3, r1, r3
 8006b9c:	441a      	add	r2, r3
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	22ff      	movs	r2, #255	; 0xff
 8006ba6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	22ff      	movs	r2, #255	; 0xff
 8006bae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d114      	bne.n	8006be2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d01a      	beq.n	8006bf6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	3310      	adds	r3, #16
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f000 ff1b 	bl	8007a00 <xTaskRemoveFromEventList>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d012      	beq.n	8006bf6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006bd0:	4b0c      	ldr	r3, [pc, #48]	; (8006c04 <xQueueGenericReset+0xcc>)
 8006bd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bd6:	601a      	str	r2, [r3, #0]
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	f3bf 8f6f 	isb	sy
 8006be0:	e009      	b.n	8006bf6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	3310      	adds	r3, #16
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7ff fef1 	bl	80069ce <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	3324      	adds	r3, #36	; 0x24
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7ff feec 	bl	80069ce <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006bf6:	f001 fb2d 	bl	8008254 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006bfa:	2301      	movs	r3, #1
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3710      	adds	r7, #16
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	e000ed04 	.word	0xe000ed04

08006c08 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b08a      	sub	sp, #40	; 0x28
 8006c0c:	af02      	add	r7, sp, #8
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	4613      	mov	r3, r2
 8006c14:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10a      	bne.n	8006c32 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c20:	f383 8811 	msr	BASEPRI, r3
 8006c24:	f3bf 8f6f 	isb	sy
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	613b      	str	r3, [r7, #16]
}
 8006c2e:	bf00      	nop
 8006c30:	e7fe      	b.n	8006c30 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	fb02 f303 	mul.w	r3, r2, r3
 8006c3a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	3348      	adds	r3, #72	; 0x48
 8006c40:	4618      	mov	r0, r3
 8006c42:	f001 fbf9 	bl	8008438 <pvPortMalloc>
 8006c46:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d011      	beq.n	8006c72 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	3348      	adds	r3, #72	; 0x48
 8006c56:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006c60:	79fa      	ldrb	r2, [r7, #7]
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	4613      	mov	r3, r2
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	68b9      	ldr	r1, [r7, #8]
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	f000 f805 	bl	8006c7c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006c72:	69bb      	ldr	r3, [r7, #24]
	}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3720      	adds	r7, #32
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
 8006c88:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d103      	bne.n	8006c98 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	69ba      	ldr	r2, [r7, #24]
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	e002      	b.n	8006c9e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006caa:	2101      	movs	r1, #1
 8006cac:	69b8      	ldr	r0, [r7, #24]
 8006cae:	f7ff ff43 	bl	8006b38 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006cb2:	bf00      	nop
 8006cb4:	3710      	adds	r7, #16
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006cba:	b580      	push	{r7, lr}
 8006cbc:	b090      	sub	sp, #64	; 0x40
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	60f8      	str	r0, [r7, #12]
 8006cc2:	60b9      	str	r1, [r7, #8]
 8006cc4:	607a      	str	r2, [r7, #4]
 8006cc6:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d10a      	bne.n	8006ce8 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cd6:	f383 8811 	msr	BASEPRI, r3
 8006cda:	f3bf 8f6f 	isb	sy
 8006cde:	f3bf 8f4f 	dsb	sy
 8006ce2:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006ce4:	bf00      	nop
 8006ce6:	e7fe      	b.n	8006ce6 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d103      	bne.n	8006cf6 <xQueueGenericSendFromISR+0x3c>
 8006cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <xQueueGenericSendFromISR+0x40>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e000      	b.n	8006cfc <xQueueGenericSendFromISR+0x42>
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d10a      	bne.n	8006d16 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d04:	f383 8811 	msr	BASEPRI, r3
 8006d08:	f3bf 8f6f 	isb	sy
 8006d0c:	f3bf 8f4f 	dsb	sy
 8006d10:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006d12:	bf00      	nop
 8006d14:	e7fe      	b.n	8006d14 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	2b02      	cmp	r3, #2
 8006d1a:	d103      	bne.n	8006d24 <xQueueGenericSendFromISR+0x6a>
 8006d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d101      	bne.n	8006d28 <xQueueGenericSendFromISR+0x6e>
 8006d24:	2301      	movs	r3, #1
 8006d26:	e000      	b.n	8006d2a <xQueueGenericSendFromISR+0x70>
 8006d28:	2300      	movs	r3, #0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10a      	bne.n	8006d44 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d32:	f383 8811 	msr	BASEPRI, r3
 8006d36:	f3bf 8f6f 	isb	sy
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	623b      	str	r3, [r7, #32]
}
 8006d40:	bf00      	nop
 8006d42:	e7fe      	b.n	8006d42 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d44:	f001 fb38 	bl	80083b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006d48:	f3ef 8211 	mrs	r2, BASEPRI
 8006d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d50:	f383 8811 	msr	BASEPRI, r3
 8006d54:	f3bf 8f6f 	isb	sy
 8006d58:	f3bf 8f4f 	dsb	sy
 8006d5c:	61fa      	str	r2, [r7, #28]
 8006d5e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006d60:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d62:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d302      	bcc.n	8006d76 <xQueueGenericSendFromISR+0xbc>
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	2b02      	cmp	r3, #2
 8006d74:	d12f      	bne.n	8006dd6 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d7c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d84:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d86:	683a      	ldr	r2, [r7, #0]
 8006d88:	68b9      	ldr	r1, [r7, #8]
 8006d8a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006d8c:	f000 f910 	bl	8006fb0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006d90:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d98:	d112      	bne.n	8006dc0 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d016      	beq.n	8006dd0 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006da4:	3324      	adds	r3, #36	; 0x24
 8006da6:	4618      	mov	r0, r3
 8006da8:	f000 fe2a 	bl	8007a00 <xTaskRemoveFromEventList>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00e      	beq.n	8006dd0 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d00b      	beq.n	8006dd0 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	601a      	str	r2, [r3, #0]
 8006dbe:	e007      	b.n	8006dd0 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006dc0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	b25a      	sxtb	r2, r3
 8006dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006dd4:	e001      	b.n	8006dda <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006dda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ddc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006de4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006de6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3740      	adds	r7, #64	; 0x40
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b08c      	sub	sp, #48	; 0x30
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	60b9      	str	r1, [r7, #8]
 8006dfa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d10a      	bne.n	8006e20 <xQueueReceive+0x30>
	__asm volatile
 8006e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	623b      	str	r3, [r7, #32]
}
 8006e1c:	bf00      	nop
 8006e1e:	e7fe      	b.n	8006e1e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d103      	bne.n	8006e2e <xQueueReceive+0x3e>
 8006e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <xQueueReceive+0x42>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e000      	b.n	8006e34 <xQueueReceive+0x44>
 8006e32:	2300      	movs	r3, #0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d10a      	bne.n	8006e4e <xQueueReceive+0x5e>
	__asm volatile
 8006e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e3c:	f383 8811 	msr	BASEPRI, r3
 8006e40:	f3bf 8f6f 	isb	sy
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	61fb      	str	r3, [r7, #28]
}
 8006e4a:	bf00      	nop
 8006e4c:	e7fe      	b.n	8006e4c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e4e:	f000 ff97 	bl	8007d80 <xTaskGetSchedulerState>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d102      	bne.n	8006e5e <xQueueReceive+0x6e>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d101      	bne.n	8006e62 <xQueueReceive+0x72>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e000      	b.n	8006e64 <xQueueReceive+0x74>
 8006e62:	2300      	movs	r3, #0
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d10a      	bne.n	8006e7e <xQueueReceive+0x8e>
	__asm volatile
 8006e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e6c:	f383 8811 	msr	BASEPRI, r3
 8006e70:	f3bf 8f6f 	isb	sy
 8006e74:	f3bf 8f4f 	dsb	sy
 8006e78:	61bb      	str	r3, [r7, #24]
}
 8006e7a:	bf00      	nop
 8006e7c:	e7fe      	b.n	8006e7c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e7e:	f001 f9b9 	bl	80081f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e86:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d01f      	beq.n	8006ece <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006e8e:	68b9      	ldr	r1, [r7, #8]
 8006e90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e92:	f000 f8f7 	bl	8007084 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e98:	1e5a      	subs	r2, r3, #1
 8006e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e9c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00f      	beq.n	8006ec6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea8:	3310      	adds	r3, #16
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f000 fda8 	bl	8007a00 <xTaskRemoveFromEventList>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d007      	beq.n	8006ec6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006eb6:	4b3d      	ldr	r3, [pc, #244]	; (8006fac <xQueueReceive+0x1bc>)
 8006eb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ebc:	601a      	str	r2, [r3, #0]
 8006ebe:	f3bf 8f4f 	dsb	sy
 8006ec2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ec6:	f001 f9c5 	bl	8008254 <vPortExitCritical>
				return pdPASS;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e069      	b.n	8006fa2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d103      	bne.n	8006edc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ed4:	f001 f9be 	bl	8008254 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	e062      	b.n	8006fa2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d106      	bne.n	8006ef0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ee2:	f107 0310 	add.w	r3, r7, #16
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f000 fdec 	bl	8007ac4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006eec:	2301      	movs	r3, #1
 8006eee:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ef0:	f001 f9b0 	bl	8008254 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ef4:	f000 fb9c 	bl	8007630 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ef8:	f001 f97c 	bl	80081f4 <vPortEnterCritical>
 8006efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006efe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f02:	b25b      	sxtb	r3, r3
 8006f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f08:	d103      	bne.n	8006f12 <xQueueReceive+0x122>
 8006f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f18:	b25b      	sxtb	r3, r3
 8006f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1e:	d103      	bne.n	8006f28 <xQueueReceive+0x138>
 8006f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f22:	2200      	movs	r2, #0
 8006f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f28:	f001 f994 	bl	8008254 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f2c:	1d3a      	adds	r2, r7, #4
 8006f2e:	f107 0310 	add.w	r3, r7, #16
 8006f32:	4611      	mov	r1, r2
 8006f34:	4618      	mov	r0, r3
 8006f36:	f000 fddb 	bl	8007af0 <xTaskCheckForTimeOut>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d123      	bne.n	8006f88 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f42:	f000 f917 	bl	8007174 <prvIsQueueEmpty>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d017      	beq.n	8006f7c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f4e:	3324      	adds	r3, #36	; 0x24
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	4611      	mov	r1, r2
 8006f54:	4618      	mov	r0, r3
 8006f56:	f000 fd2f 	bl	80079b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f5c:	f000 f8b8 	bl	80070d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f60:	f000 fb74 	bl	800764c <xTaskResumeAll>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d189      	bne.n	8006e7e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006f6a:	4b10      	ldr	r3, [pc, #64]	; (8006fac <xQueueReceive+0x1bc>)
 8006f6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f70:	601a      	str	r2, [r3, #0]
 8006f72:	f3bf 8f4f 	dsb	sy
 8006f76:	f3bf 8f6f 	isb	sy
 8006f7a:	e780      	b.n	8006e7e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006f7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f7e:	f000 f8a7 	bl	80070d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f82:	f000 fb63 	bl	800764c <xTaskResumeAll>
 8006f86:	e77a      	b.n	8006e7e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006f88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f8a:	f000 f8a1 	bl	80070d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f8e:	f000 fb5d 	bl	800764c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f94:	f000 f8ee 	bl	8007174 <prvIsQueueEmpty>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	f43f af6f 	beq.w	8006e7e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006fa0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3730      	adds	r7, #48	; 0x30
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	e000ed04 	.word	0xe000ed04

08006fb0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b086      	sub	sp, #24
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d10d      	bne.n	8006fea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d14d      	bne.n	8007072 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f000 feee 	bl	8007dbc <xTaskPriorityDisinherit>
 8006fe0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	609a      	str	r2, [r3, #8]
 8006fe8:	e043      	b.n	8007072 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d119      	bne.n	8007024 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6858      	ldr	r0, [r3, #4]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	68b9      	ldr	r1, [r7, #8]
 8006ffc:	f001 fd31 	bl	8008a62 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	685a      	ldr	r2, [r3, #4]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007008:	441a      	add	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	685a      	ldr	r2, [r3, #4]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	429a      	cmp	r2, r3
 8007018:	d32b      	bcc.n	8007072 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	605a      	str	r2, [r3, #4]
 8007022:	e026      	b.n	8007072 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	68d8      	ldr	r0, [r3, #12]
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702c:	461a      	mov	r2, r3
 800702e:	68b9      	ldr	r1, [r7, #8]
 8007030:	f001 fd17 	bl	8008a62 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	68da      	ldr	r2, [r3, #12]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800703c:	425b      	negs	r3, r3
 800703e:	441a      	add	r2, r3
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	68da      	ldr	r2, [r3, #12]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	429a      	cmp	r2, r3
 800704e:	d207      	bcs.n	8007060 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	689a      	ldr	r2, [r3, #8]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007058:	425b      	negs	r3, r3
 800705a:	441a      	add	r2, r3
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2b02      	cmp	r3, #2
 8007064:	d105      	bne.n	8007072 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d002      	beq.n	8007072 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	3b01      	subs	r3, #1
 8007070:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	1c5a      	adds	r2, r3, #1
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800707a:	697b      	ldr	r3, [r7, #20]
}
 800707c:	4618      	mov	r0, r3
 800707e:	3718      	adds	r7, #24
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007092:	2b00      	cmp	r3, #0
 8007094:	d018      	beq.n	80070c8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	68da      	ldr	r2, [r3, #12]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800709e:	441a      	add	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	68da      	ldr	r2, [r3, #12]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d303      	bcc.n	80070b8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	68d9      	ldr	r1, [r3, #12]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c0:	461a      	mov	r2, r3
 80070c2:	6838      	ldr	r0, [r7, #0]
 80070c4:	f001 fccd 	bl	8008a62 <memcpy>
	}
}
 80070c8:	bf00      	nop
 80070ca:	3708      	adds	r7, #8
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b084      	sub	sp, #16
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80070d8:	f001 f88c 	bl	80081f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070e2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070e4:	e011      	b.n	800710a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d012      	beq.n	8007114 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	3324      	adds	r3, #36	; 0x24
 80070f2:	4618      	mov	r0, r3
 80070f4:	f000 fc84 	bl	8007a00 <xTaskRemoveFromEventList>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d001      	beq.n	8007102 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80070fe:	f000 fd59 	bl	8007bb4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007102:	7bfb      	ldrb	r3, [r7, #15]
 8007104:	3b01      	subs	r3, #1
 8007106:	b2db      	uxtb	r3, r3
 8007108:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800710a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800710e:	2b00      	cmp	r3, #0
 8007110:	dce9      	bgt.n	80070e6 <prvUnlockQueue+0x16>
 8007112:	e000      	b.n	8007116 <prvUnlockQueue+0x46>
					break;
 8007114:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	22ff      	movs	r2, #255	; 0xff
 800711a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800711e:	f001 f899 	bl	8008254 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007122:	f001 f867 	bl	80081f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800712c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800712e:	e011      	b.n	8007154 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	691b      	ldr	r3, [r3, #16]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d012      	beq.n	800715e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	3310      	adds	r3, #16
 800713c:	4618      	mov	r0, r3
 800713e:	f000 fc5f 	bl	8007a00 <xTaskRemoveFromEventList>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d001      	beq.n	800714c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007148:	f000 fd34 	bl	8007bb4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800714c:	7bbb      	ldrb	r3, [r7, #14]
 800714e:	3b01      	subs	r3, #1
 8007150:	b2db      	uxtb	r3, r3
 8007152:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007154:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007158:	2b00      	cmp	r3, #0
 800715a:	dce9      	bgt.n	8007130 <prvUnlockQueue+0x60>
 800715c:	e000      	b.n	8007160 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800715e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	22ff      	movs	r2, #255	; 0xff
 8007164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007168:	f001 f874 	bl	8008254 <vPortExitCritical>
}
 800716c:	bf00      	nop
 800716e:	3710      	adds	r7, #16
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}

08007174 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b084      	sub	sp, #16
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800717c:	f001 f83a 	bl	80081f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007184:	2b00      	cmp	r3, #0
 8007186:	d102      	bne.n	800718e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007188:	2301      	movs	r3, #1
 800718a:	60fb      	str	r3, [r7, #12]
 800718c:	e001      	b.n	8007192 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800718e:	2300      	movs	r3, #0
 8007190:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007192:	f001 f85f 	bl	8008254 <vPortExitCritical>

	return xReturn;
 8007196:	68fb      	ldr	r3, [r7, #12]
}
 8007198:	4618      	mov	r0, r3
 800719a:	3710      	adds	r7, #16
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b08e      	sub	sp, #56	; 0x38
 80071a4:	af04      	add	r7, sp, #16
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
 80071ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80071ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10a      	bne.n	80071ca <xTaskCreateStatic+0x2a>
	__asm volatile
 80071b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b8:	f383 8811 	msr	BASEPRI, r3
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	623b      	str	r3, [r7, #32]
}
 80071c6:	bf00      	nop
 80071c8:	e7fe      	b.n	80071c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80071ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d10a      	bne.n	80071e6 <xTaskCreateStatic+0x46>
	__asm volatile
 80071d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d4:	f383 8811 	msr	BASEPRI, r3
 80071d8:	f3bf 8f6f 	isb	sy
 80071dc:	f3bf 8f4f 	dsb	sy
 80071e0:	61fb      	str	r3, [r7, #28]
}
 80071e2:	bf00      	nop
 80071e4:	e7fe      	b.n	80071e4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80071e6:	23b4      	movs	r3, #180	; 0xb4
 80071e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	2bb4      	cmp	r3, #180	; 0xb4
 80071ee:	d00a      	beq.n	8007206 <xTaskCreateStatic+0x66>
	__asm volatile
 80071f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f4:	f383 8811 	msr	BASEPRI, r3
 80071f8:	f3bf 8f6f 	isb	sy
 80071fc:	f3bf 8f4f 	dsb	sy
 8007200:	61bb      	str	r3, [r7, #24]
}
 8007202:	bf00      	nop
 8007204:	e7fe      	b.n	8007204 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007206:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800720a:	2b00      	cmp	r3, #0
 800720c:	d01e      	beq.n	800724c <xTaskCreateStatic+0xac>
 800720e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007210:	2b00      	cmp	r3, #0
 8007212:	d01b      	beq.n	800724c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007216:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800721c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800721e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007220:	2202      	movs	r2, #2
 8007222:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007226:	2300      	movs	r3, #0
 8007228:	9303      	str	r3, [sp, #12]
 800722a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722c:	9302      	str	r3, [sp, #8]
 800722e:	f107 0314 	add.w	r3, r7, #20
 8007232:	9301      	str	r3, [sp, #4]
 8007234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	68b9      	ldr	r1, [r7, #8]
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f000 f850 	bl	80072e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007244:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007246:	f000 f8eb 	bl	8007420 <prvAddNewTaskToReadyList>
 800724a:	e001      	b.n	8007250 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800724c:	2300      	movs	r3, #0
 800724e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007250:	697b      	ldr	r3, [r7, #20]
	}
 8007252:	4618      	mov	r0, r3
 8007254:	3728      	adds	r7, #40	; 0x28
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800725a:	b580      	push	{r7, lr}
 800725c:	b08c      	sub	sp, #48	; 0x30
 800725e:	af04      	add	r7, sp, #16
 8007260:	60f8      	str	r0, [r7, #12]
 8007262:	60b9      	str	r1, [r7, #8]
 8007264:	603b      	str	r3, [r7, #0]
 8007266:	4613      	mov	r3, r2
 8007268:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800726a:	88fb      	ldrh	r3, [r7, #6]
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	4618      	mov	r0, r3
 8007270:	f001 f8e2 	bl	8008438 <pvPortMalloc>
 8007274:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00e      	beq.n	800729a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800727c:	20b4      	movs	r0, #180	; 0xb4
 800727e:	f001 f8db 	bl	8008438 <pvPortMalloc>
 8007282:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007284:	69fb      	ldr	r3, [r7, #28]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d003      	beq.n	8007292 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	697a      	ldr	r2, [r7, #20]
 800728e:	631a      	str	r2, [r3, #48]	; 0x30
 8007290:	e005      	b.n	800729e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007292:	6978      	ldr	r0, [r7, #20]
 8007294:	f001 f99c 	bl	80085d0 <vPortFree>
 8007298:	e001      	b.n	800729e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800729a:	2300      	movs	r3, #0
 800729c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d017      	beq.n	80072d4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80072a4:	69fb      	ldr	r3, [r7, #28]
 80072a6:	2200      	movs	r2, #0
 80072a8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80072ac:	88fa      	ldrh	r2, [r7, #6]
 80072ae:	2300      	movs	r3, #0
 80072b0:	9303      	str	r3, [sp, #12]
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	9302      	str	r3, [sp, #8]
 80072b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072b8:	9301      	str	r3, [sp, #4]
 80072ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	68b9      	ldr	r1, [r7, #8]
 80072c2:	68f8      	ldr	r0, [r7, #12]
 80072c4:	f000 f80e 	bl	80072e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80072c8:	69f8      	ldr	r0, [r7, #28]
 80072ca:	f000 f8a9 	bl	8007420 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80072ce:	2301      	movs	r3, #1
 80072d0:	61bb      	str	r3, [r7, #24]
 80072d2:	e002      	b.n	80072da <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80072d4:	f04f 33ff 	mov.w	r3, #4294967295
 80072d8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80072da:	69bb      	ldr	r3, [r7, #24]
	}
 80072dc:	4618      	mov	r0, r3
 80072de:	3720      	adds	r7, #32
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b088      	sub	sp, #32
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
 80072f0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80072f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80072fc:	3b01      	subs	r3, #1
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007304:	69bb      	ldr	r3, [r7, #24]
 8007306:	f023 0307 	bic.w	r3, r3, #7
 800730a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800730c:	69bb      	ldr	r3, [r7, #24]
 800730e:	f003 0307 	and.w	r3, r3, #7
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00a      	beq.n	800732c <prvInitialiseNewTask+0x48>
	__asm volatile
 8007316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800731a:	f383 8811 	msr	BASEPRI, r3
 800731e:	f3bf 8f6f 	isb	sy
 8007322:	f3bf 8f4f 	dsb	sy
 8007326:	617b      	str	r3, [r7, #20]
}
 8007328:	bf00      	nop
 800732a:	e7fe      	b.n	800732a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d01f      	beq.n	8007372 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007332:	2300      	movs	r3, #0
 8007334:	61fb      	str	r3, [r7, #28]
 8007336:	e012      	b.n	800735e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007338:	68ba      	ldr	r2, [r7, #8]
 800733a:	69fb      	ldr	r3, [r7, #28]
 800733c:	4413      	add	r3, r2
 800733e:	7819      	ldrb	r1, [r3, #0]
 8007340:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	4413      	add	r3, r2
 8007346:	3334      	adds	r3, #52	; 0x34
 8007348:	460a      	mov	r2, r1
 800734a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800734c:	68ba      	ldr	r2, [r7, #8]
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	4413      	add	r3, r2
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d006      	beq.n	8007366 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	3301      	adds	r3, #1
 800735c:	61fb      	str	r3, [r7, #28]
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	2b0f      	cmp	r3, #15
 8007362:	d9e9      	bls.n	8007338 <prvInitialiseNewTask+0x54>
 8007364:	e000      	b.n	8007368 <prvInitialiseNewTask+0x84>
			{
				break;
 8007366:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736a:	2200      	movs	r2, #0
 800736c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007370:	e003      	b.n	800737a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007374:	2200      	movs	r2, #0
 8007376:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800737a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737c:	2b06      	cmp	r3, #6
 800737e:	d901      	bls.n	8007384 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007380:	2306      	movs	r3, #6
 8007382:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007386:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007388:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800738a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800738c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800738e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007392:	2200      	movs	r2, #0
 8007394:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007398:	3304      	adds	r3, #4
 800739a:	4618      	mov	r0, r3
 800739c:	f7ff fb37 	bl	8006a0e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80073a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a2:	3318      	adds	r3, #24
 80073a4:	4618      	mov	r0, r3
 80073a6:	f7ff fb32 	bl	8006a0e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80073aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b2:	f1c3 0207 	rsb	r2, r3, #7
 80073b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80073ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073be:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80073c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c2:	2200      	movs	r2, #0
 80073c4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80073c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80073d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d2:	334c      	adds	r3, #76	; 0x4c
 80073d4:	2260      	movs	r2, #96	; 0x60
 80073d6:	2100      	movs	r1, #0
 80073d8:	4618      	mov	r0, r3
 80073da:	f001 fb50 	bl	8008a7e <memset>
 80073de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e0:	4a0c      	ldr	r2, [pc, #48]	; (8007414 <prvInitialiseNewTask+0x130>)
 80073e2:	651a      	str	r2, [r3, #80]	; 0x50
 80073e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e6:	4a0c      	ldr	r2, [pc, #48]	; (8007418 <prvInitialiseNewTask+0x134>)
 80073e8:	655a      	str	r2, [r3, #84]	; 0x54
 80073ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ec:	4a0b      	ldr	r2, [pc, #44]	; (800741c <prvInitialiseNewTask+0x138>)
 80073ee:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80073f0:	683a      	ldr	r2, [r7, #0]
 80073f2:	68f9      	ldr	r1, [r7, #12]
 80073f4:	69b8      	ldr	r0, [r7, #24]
 80073f6:	f000 fdcd 	bl	8007f94 <pxPortInitialiseStack>
 80073fa:	4602      	mov	r2, r0
 80073fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fe:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007402:	2b00      	cmp	r3, #0
 8007404:	d002      	beq.n	800740c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007408:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800740a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800740c:	bf00      	nop
 800740e:	3720      	adds	r7, #32
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}
 8007414:	0800f6c0 	.word	0x0800f6c0
 8007418:	0800f6e0 	.word	0x0800f6e0
 800741c:	0800f6a0 	.word	0x0800f6a0

08007420 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b082      	sub	sp, #8
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007428:	f000 fee4 	bl	80081f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800742c:	4b2a      	ldr	r3, [pc, #168]	; (80074d8 <prvAddNewTaskToReadyList+0xb8>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3301      	adds	r3, #1
 8007432:	4a29      	ldr	r2, [pc, #164]	; (80074d8 <prvAddNewTaskToReadyList+0xb8>)
 8007434:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007436:	4b29      	ldr	r3, [pc, #164]	; (80074dc <prvAddNewTaskToReadyList+0xbc>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d109      	bne.n	8007452 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800743e:	4a27      	ldr	r2, [pc, #156]	; (80074dc <prvAddNewTaskToReadyList+0xbc>)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007444:	4b24      	ldr	r3, [pc, #144]	; (80074d8 <prvAddNewTaskToReadyList+0xb8>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d110      	bne.n	800746e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800744c:	f000 fbd6 	bl	8007bfc <prvInitialiseTaskLists>
 8007450:	e00d      	b.n	800746e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007452:	4b23      	ldr	r3, [pc, #140]	; (80074e0 <prvAddNewTaskToReadyList+0xc0>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d109      	bne.n	800746e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800745a:	4b20      	ldr	r3, [pc, #128]	; (80074dc <prvAddNewTaskToReadyList+0xbc>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007464:	429a      	cmp	r2, r3
 8007466:	d802      	bhi.n	800746e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007468:	4a1c      	ldr	r2, [pc, #112]	; (80074dc <prvAddNewTaskToReadyList+0xbc>)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800746e:	4b1d      	ldr	r3, [pc, #116]	; (80074e4 <prvAddNewTaskToReadyList+0xc4>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	3301      	adds	r3, #1
 8007474:	4a1b      	ldr	r2, [pc, #108]	; (80074e4 <prvAddNewTaskToReadyList+0xc4>)
 8007476:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800747c:	2201      	movs	r2, #1
 800747e:	409a      	lsls	r2, r3
 8007480:	4b19      	ldr	r3, [pc, #100]	; (80074e8 <prvAddNewTaskToReadyList+0xc8>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4313      	orrs	r3, r2
 8007486:	4a18      	ldr	r2, [pc, #96]	; (80074e8 <prvAddNewTaskToReadyList+0xc8>)
 8007488:	6013      	str	r3, [r2, #0]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800748e:	4613      	mov	r3, r2
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	4413      	add	r3, r2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4a15      	ldr	r2, [pc, #84]	; (80074ec <prvAddNewTaskToReadyList+0xcc>)
 8007498:	441a      	add	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	3304      	adds	r3, #4
 800749e:	4619      	mov	r1, r3
 80074a0:	4610      	mov	r0, r2
 80074a2:	f7ff fac1 	bl	8006a28 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80074a6:	f000 fed5 	bl	8008254 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80074aa:	4b0d      	ldr	r3, [pc, #52]	; (80074e0 <prvAddNewTaskToReadyList+0xc0>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00e      	beq.n	80074d0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80074b2:	4b0a      	ldr	r3, [pc, #40]	; (80074dc <prvAddNewTaskToReadyList+0xbc>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074bc:	429a      	cmp	r2, r3
 80074be:	d207      	bcs.n	80074d0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80074c0:	4b0b      	ldr	r3, [pc, #44]	; (80074f0 <prvAddNewTaskToReadyList+0xd0>)
 80074c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074c6:	601a      	str	r2, [r3, #0]
 80074c8:	f3bf 8f4f 	dsb	sy
 80074cc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074d0:	bf00      	nop
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	20000738 	.word	0x20000738
 80074dc:	20000638 	.word	0x20000638
 80074e0:	20000744 	.word	0x20000744
 80074e4:	20000754 	.word	0x20000754
 80074e8:	20000740 	.word	0x20000740
 80074ec:	2000063c 	.word	0x2000063c
 80074f0:	e000ed04 	.word	0xe000ed04

080074f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80074fc:	2300      	movs	r3, #0
 80074fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d017      	beq.n	8007536 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007506:	4b13      	ldr	r3, [pc, #76]	; (8007554 <vTaskDelay+0x60>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d00a      	beq.n	8007524 <vTaskDelay+0x30>
	__asm volatile
 800750e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007512:	f383 8811 	msr	BASEPRI, r3
 8007516:	f3bf 8f6f 	isb	sy
 800751a:	f3bf 8f4f 	dsb	sy
 800751e:	60bb      	str	r3, [r7, #8]
}
 8007520:	bf00      	nop
 8007522:	e7fe      	b.n	8007522 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007524:	f000 f884 	bl	8007630 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007528:	2100      	movs	r1, #0
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 fccc 	bl	8007ec8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007530:	f000 f88c 	bl	800764c <xTaskResumeAll>
 8007534:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d107      	bne.n	800754c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800753c:	4b06      	ldr	r3, [pc, #24]	; (8007558 <vTaskDelay+0x64>)
 800753e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007542:	601a      	str	r2, [r3, #0]
 8007544:	f3bf 8f4f 	dsb	sy
 8007548:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800754c:	bf00      	nop
 800754e:	3710      	adds	r7, #16
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	20000760 	.word	0x20000760
 8007558:	e000ed04 	.word	0xe000ed04

0800755c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b08a      	sub	sp, #40	; 0x28
 8007560:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007562:	2300      	movs	r3, #0
 8007564:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007566:	2300      	movs	r3, #0
 8007568:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800756a:	463a      	mov	r2, r7
 800756c:	1d39      	adds	r1, r7, #4
 800756e:	f107 0308 	add.w	r3, r7, #8
 8007572:	4618      	mov	r0, r3
 8007574:	f7fa ff4a 	bl	800240c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007578:	6839      	ldr	r1, [r7, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	68ba      	ldr	r2, [r7, #8]
 800757e:	9202      	str	r2, [sp, #8]
 8007580:	9301      	str	r3, [sp, #4]
 8007582:	2300      	movs	r3, #0
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	2300      	movs	r3, #0
 8007588:	460a      	mov	r2, r1
 800758a:	4921      	ldr	r1, [pc, #132]	; (8007610 <vTaskStartScheduler+0xb4>)
 800758c:	4821      	ldr	r0, [pc, #132]	; (8007614 <vTaskStartScheduler+0xb8>)
 800758e:	f7ff fe07 	bl	80071a0 <xTaskCreateStatic>
 8007592:	4603      	mov	r3, r0
 8007594:	4a20      	ldr	r2, [pc, #128]	; (8007618 <vTaskStartScheduler+0xbc>)
 8007596:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007598:	4b1f      	ldr	r3, [pc, #124]	; (8007618 <vTaskStartScheduler+0xbc>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d002      	beq.n	80075a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80075a0:	2301      	movs	r3, #1
 80075a2:	617b      	str	r3, [r7, #20]
 80075a4:	e001      	b.n	80075aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80075a6:	2300      	movs	r3, #0
 80075a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d11b      	bne.n	80075e8 <vTaskStartScheduler+0x8c>
	__asm volatile
 80075b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075b4:	f383 8811 	msr	BASEPRI, r3
 80075b8:	f3bf 8f6f 	isb	sy
 80075bc:	f3bf 8f4f 	dsb	sy
 80075c0:	613b      	str	r3, [r7, #16]
}
 80075c2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80075c4:	4b15      	ldr	r3, [pc, #84]	; (800761c <vTaskStartScheduler+0xc0>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	334c      	adds	r3, #76	; 0x4c
 80075ca:	4a15      	ldr	r2, [pc, #84]	; (8007620 <vTaskStartScheduler+0xc4>)
 80075cc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80075ce:	4b15      	ldr	r3, [pc, #84]	; (8007624 <vTaskStartScheduler+0xc8>)
 80075d0:	f04f 32ff 	mov.w	r2, #4294967295
 80075d4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80075d6:	4b14      	ldr	r3, [pc, #80]	; (8007628 <vTaskStartScheduler+0xcc>)
 80075d8:	2201      	movs	r2, #1
 80075da:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80075dc:	4b13      	ldr	r3, [pc, #76]	; (800762c <vTaskStartScheduler+0xd0>)
 80075de:	2200      	movs	r2, #0
 80075e0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80075e2:	f000 fd65 	bl	80080b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80075e6:	e00e      	b.n	8007606 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ee:	d10a      	bne.n	8007606 <vTaskStartScheduler+0xaa>
	__asm volatile
 80075f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f4:	f383 8811 	msr	BASEPRI, r3
 80075f8:	f3bf 8f6f 	isb	sy
 80075fc:	f3bf 8f4f 	dsb	sy
 8007600:	60fb      	str	r3, [r7, #12]
}
 8007602:	bf00      	nop
 8007604:	e7fe      	b.n	8007604 <vTaskStartScheduler+0xa8>
}
 8007606:	bf00      	nop
 8007608:	3718      	adds	r7, #24
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	0800f680 	.word	0x0800f680
 8007614:	08007bcd 	.word	0x08007bcd
 8007618:	2000075c 	.word	0x2000075c
 800761c:	20000638 	.word	0x20000638
 8007620:	20000048 	.word	0x20000048
 8007624:	20000758 	.word	0x20000758
 8007628:	20000744 	.word	0x20000744
 800762c:	2000073c 	.word	0x2000073c

08007630 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007630:	b480      	push	{r7}
 8007632:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007634:	4b04      	ldr	r3, [pc, #16]	; (8007648 <vTaskSuspendAll+0x18>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	3301      	adds	r3, #1
 800763a:	4a03      	ldr	r2, [pc, #12]	; (8007648 <vTaskSuspendAll+0x18>)
 800763c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800763e:	bf00      	nop
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr
 8007648:	20000760 	.word	0x20000760

0800764c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b084      	sub	sp, #16
 8007650:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007652:	2300      	movs	r3, #0
 8007654:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007656:	2300      	movs	r3, #0
 8007658:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800765a:	4b41      	ldr	r3, [pc, #260]	; (8007760 <xTaskResumeAll+0x114>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10a      	bne.n	8007678 <xTaskResumeAll+0x2c>
	__asm volatile
 8007662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007666:	f383 8811 	msr	BASEPRI, r3
 800766a:	f3bf 8f6f 	isb	sy
 800766e:	f3bf 8f4f 	dsb	sy
 8007672:	603b      	str	r3, [r7, #0]
}
 8007674:	bf00      	nop
 8007676:	e7fe      	b.n	8007676 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007678:	f000 fdbc 	bl	80081f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800767c:	4b38      	ldr	r3, [pc, #224]	; (8007760 <xTaskResumeAll+0x114>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3b01      	subs	r3, #1
 8007682:	4a37      	ldr	r2, [pc, #220]	; (8007760 <xTaskResumeAll+0x114>)
 8007684:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007686:	4b36      	ldr	r3, [pc, #216]	; (8007760 <xTaskResumeAll+0x114>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d161      	bne.n	8007752 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800768e:	4b35      	ldr	r3, [pc, #212]	; (8007764 <xTaskResumeAll+0x118>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d05d      	beq.n	8007752 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007696:	e02e      	b.n	80076f6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007698:	4b33      	ldr	r3, [pc, #204]	; (8007768 <xTaskResumeAll+0x11c>)
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	68db      	ldr	r3, [r3, #12]
 800769e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	3318      	adds	r3, #24
 80076a4:	4618      	mov	r0, r3
 80076a6:	f7ff fa1c 	bl	8006ae2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	3304      	adds	r3, #4
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7ff fa17 	bl	8006ae2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076b8:	2201      	movs	r2, #1
 80076ba:	409a      	lsls	r2, r3
 80076bc:	4b2b      	ldr	r3, [pc, #172]	; (800776c <xTaskResumeAll+0x120>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4313      	orrs	r3, r2
 80076c2:	4a2a      	ldr	r2, [pc, #168]	; (800776c <xTaskResumeAll+0x120>)
 80076c4:	6013      	str	r3, [r2, #0]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076ca:	4613      	mov	r3, r2
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	4413      	add	r3, r2
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	4a27      	ldr	r2, [pc, #156]	; (8007770 <xTaskResumeAll+0x124>)
 80076d4:	441a      	add	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	3304      	adds	r3, #4
 80076da:	4619      	mov	r1, r3
 80076dc:	4610      	mov	r0, r2
 80076de:	f7ff f9a3 	bl	8006a28 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076e6:	4b23      	ldr	r3, [pc, #140]	; (8007774 <xTaskResumeAll+0x128>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d302      	bcc.n	80076f6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80076f0:	4b21      	ldr	r3, [pc, #132]	; (8007778 <xTaskResumeAll+0x12c>)
 80076f2:	2201      	movs	r2, #1
 80076f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076f6:	4b1c      	ldr	r3, [pc, #112]	; (8007768 <xTaskResumeAll+0x11c>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d1cc      	bne.n	8007698 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d001      	beq.n	8007708 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007704:	f000 fb1c 	bl	8007d40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007708:	4b1c      	ldr	r3, [pc, #112]	; (800777c <xTaskResumeAll+0x130>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d010      	beq.n	8007736 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007714:	f000 f836 	bl	8007784 <xTaskIncrementTick>
 8007718:	4603      	mov	r3, r0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d002      	beq.n	8007724 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800771e:	4b16      	ldr	r3, [pc, #88]	; (8007778 <xTaskResumeAll+0x12c>)
 8007720:	2201      	movs	r2, #1
 8007722:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	3b01      	subs	r3, #1
 8007728:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1f1      	bne.n	8007714 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007730:	4b12      	ldr	r3, [pc, #72]	; (800777c <xTaskResumeAll+0x130>)
 8007732:	2200      	movs	r2, #0
 8007734:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007736:	4b10      	ldr	r3, [pc, #64]	; (8007778 <xTaskResumeAll+0x12c>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d009      	beq.n	8007752 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800773e:	2301      	movs	r3, #1
 8007740:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007742:	4b0f      	ldr	r3, [pc, #60]	; (8007780 <xTaskResumeAll+0x134>)
 8007744:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007748:	601a      	str	r2, [r3, #0]
 800774a:	f3bf 8f4f 	dsb	sy
 800774e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007752:	f000 fd7f 	bl	8008254 <vPortExitCritical>

	return xAlreadyYielded;
 8007756:	68bb      	ldr	r3, [r7, #8]
}
 8007758:	4618      	mov	r0, r3
 800775a:	3710      	adds	r7, #16
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	20000760 	.word	0x20000760
 8007764:	20000738 	.word	0x20000738
 8007768:	200006f8 	.word	0x200006f8
 800776c:	20000740 	.word	0x20000740
 8007770:	2000063c 	.word	0x2000063c
 8007774:	20000638 	.word	0x20000638
 8007778:	2000074c 	.word	0x2000074c
 800777c:	20000748 	.word	0x20000748
 8007780:	e000ed04 	.word	0xe000ed04

08007784 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b086      	sub	sp, #24
 8007788:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800778a:	2300      	movs	r3, #0
 800778c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800778e:	4b4e      	ldr	r3, [pc, #312]	; (80078c8 <xTaskIncrementTick+0x144>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2b00      	cmp	r3, #0
 8007794:	f040 808e 	bne.w	80078b4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007798:	4b4c      	ldr	r3, [pc, #304]	; (80078cc <xTaskIncrementTick+0x148>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	3301      	adds	r3, #1
 800779e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80077a0:	4a4a      	ldr	r2, [pc, #296]	; (80078cc <xTaskIncrementTick+0x148>)
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d120      	bne.n	80077ee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80077ac:	4b48      	ldr	r3, [pc, #288]	; (80078d0 <xTaskIncrementTick+0x14c>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d00a      	beq.n	80077cc <xTaskIncrementTick+0x48>
	__asm volatile
 80077b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ba:	f383 8811 	msr	BASEPRI, r3
 80077be:	f3bf 8f6f 	isb	sy
 80077c2:	f3bf 8f4f 	dsb	sy
 80077c6:	603b      	str	r3, [r7, #0]
}
 80077c8:	bf00      	nop
 80077ca:	e7fe      	b.n	80077ca <xTaskIncrementTick+0x46>
 80077cc:	4b40      	ldr	r3, [pc, #256]	; (80078d0 <xTaskIncrementTick+0x14c>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	60fb      	str	r3, [r7, #12]
 80077d2:	4b40      	ldr	r3, [pc, #256]	; (80078d4 <xTaskIncrementTick+0x150>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a3e      	ldr	r2, [pc, #248]	; (80078d0 <xTaskIncrementTick+0x14c>)
 80077d8:	6013      	str	r3, [r2, #0]
 80077da:	4a3e      	ldr	r2, [pc, #248]	; (80078d4 <xTaskIncrementTick+0x150>)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	6013      	str	r3, [r2, #0]
 80077e0:	4b3d      	ldr	r3, [pc, #244]	; (80078d8 <xTaskIncrementTick+0x154>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	3301      	adds	r3, #1
 80077e6:	4a3c      	ldr	r2, [pc, #240]	; (80078d8 <xTaskIncrementTick+0x154>)
 80077e8:	6013      	str	r3, [r2, #0]
 80077ea:	f000 faa9 	bl	8007d40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80077ee:	4b3b      	ldr	r3, [pc, #236]	; (80078dc <xTaskIncrementTick+0x158>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	693a      	ldr	r2, [r7, #16]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d348      	bcc.n	800788a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80077f8:	4b35      	ldr	r3, [pc, #212]	; (80078d0 <xTaskIncrementTick+0x14c>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d104      	bne.n	800780c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007802:	4b36      	ldr	r3, [pc, #216]	; (80078dc <xTaskIncrementTick+0x158>)
 8007804:	f04f 32ff 	mov.w	r2, #4294967295
 8007808:	601a      	str	r2, [r3, #0]
					break;
 800780a:	e03e      	b.n	800788a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800780c:	4b30      	ldr	r3, [pc, #192]	; (80078d0 <xTaskIncrementTick+0x14c>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	429a      	cmp	r2, r3
 8007822:	d203      	bcs.n	800782c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007824:	4a2d      	ldr	r2, [pc, #180]	; (80078dc <xTaskIncrementTick+0x158>)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800782a:	e02e      	b.n	800788a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	3304      	adds	r3, #4
 8007830:	4618      	mov	r0, r3
 8007832:	f7ff f956 	bl	8006ae2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800783a:	2b00      	cmp	r3, #0
 800783c:	d004      	beq.n	8007848 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	3318      	adds	r3, #24
 8007842:	4618      	mov	r0, r3
 8007844:	f7ff f94d 	bl	8006ae2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800784c:	2201      	movs	r2, #1
 800784e:	409a      	lsls	r2, r3
 8007850:	4b23      	ldr	r3, [pc, #140]	; (80078e0 <xTaskIncrementTick+0x15c>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4313      	orrs	r3, r2
 8007856:	4a22      	ldr	r2, [pc, #136]	; (80078e0 <xTaskIncrementTick+0x15c>)
 8007858:	6013      	str	r3, [r2, #0]
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800785e:	4613      	mov	r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	4413      	add	r3, r2
 8007864:	009b      	lsls	r3, r3, #2
 8007866:	4a1f      	ldr	r2, [pc, #124]	; (80078e4 <xTaskIncrementTick+0x160>)
 8007868:	441a      	add	r2, r3
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	3304      	adds	r3, #4
 800786e:	4619      	mov	r1, r3
 8007870:	4610      	mov	r0, r2
 8007872:	f7ff f8d9 	bl	8006a28 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800787a:	4b1b      	ldr	r3, [pc, #108]	; (80078e8 <xTaskIncrementTick+0x164>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007880:	429a      	cmp	r2, r3
 8007882:	d3b9      	bcc.n	80077f8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007884:	2301      	movs	r3, #1
 8007886:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007888:	e7b6      	b.n	80077f8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800788a:	4b17      	ldr	r3, [pc, #92]	; (80078e8 <xTaskIncrementTick+0x164>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007890:	4914      	ldr	r1, [pc, #80]	; (80078e4 <xTaskIncrementTick+0x160>)
 8007892:	4613      	mov	r3, r2
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	4413      	add	r3, r2
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	440b      	add	r3, r1
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d901      	bls.n	80078a6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80078a2:	2301      	movs	r3, #1
 80078a4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80078a6:	4b11      	ldr	r3, [pc, #68]	; (80078ec <xTaskIncrementTick+0x168>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d007      	beq.n	80078be <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80078ae:	2301      	movs	r3, #1
 80078b0:	617b      	str	r3, [r7, #20]
 80078b2:	e004      	b.n	80078be <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80078b4:	4b0e      	ldr	r3, [pc, #56]	; (80078f0 <xTaskIncrementTick+0x16c>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	3301      	adds	r3, #1
 80078ba:	4a0d      	ldr	r2, [pc, #52]	; (80078f0 <xTaskIncrementTick+0x16c>)
 80078bc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80078be:	697b      	ldr	r3, [r7, #20]
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3718      	adds	r7, #24
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}
 80078c8:	20000760 	.word	0x20000760
 80078cc:	2000073c 	.word	0x2000073c
 80078d0:	200006f0 	.word	0x200006f0
 80078d4:	200006f4 	.word	0x200006f4
 80078d8:	20000750 	.word	0x20000750
 80078dc:	20000758 	.word	0x20000758
 80078e0:	20000740 	.word	0x20000740
 80078e4:	2000063c 	.word	0x2000063c
 80078e8:	20000638 	.word	0x20000638
 80078ec:	2000074c 	.word	0x2000074c
 80078f0:	20000748 	.word	0x20000748

080078f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80078f4:	b480      	push	{r7}
 80078f6:	b087      	sub	sp, #28
 80078f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80078fa:	4b29      	ldr	r3, [pc, #164]	; (80079a0 <vTaskSwitchContext+0xac>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d003      	beq.n	800790a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007902:	4b28      	ldr	r3, [pc, #160]	; (80079a4 <vTaskSwitchContext+0xb0>)
 8007904:	2201      	movs	r2, #1
 8007906:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007908:	e044      	b.n	8007994 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800790a:	4b26      	ldr	r3, [pc, #152]	; (80079a4 <vTaskSwitchContext+0xb0>)
 800790c:	2200      	movs	r2, #0
 800790e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007910:	4b25      	ldr	r3, [pc, #148]	; (80079a8 <vTaskSwitchContext+0xb4>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	fab3 f383 	clz	r3, r3
 800791c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800791e:	7afb      	ldrb	r3, [r7, #11]
 8007920:	f1c3 031f 	rsb	r3, r3, #31
 8007924:	617b      	str	r3, [r7, #20]
 8007926:	4921      	ldr	r1, [pc, #132]	; (80079ac <vTaskSwitchContext+0xb8>)
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	4613      	mov	r3, r2
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	4413      	add	r3, r2
 8007930:	009b      	lsls	r3, r3, #2
 8007932:	440b      	add	r3, r1
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d10a      	bne.n	8007950 <vTaskSwitchContext+0x5c>
	__asm volatile
 800793a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800793e:	f383 8811 	msr	BASEPRI, r3
 8007942:	f3bf 8f6f 	isb	sy
 8007946:	f3bf 8f4f 	dsb	sy
 800794a:	607b      	str	r3, [r7, #4]
}
 800794c:	bf00      	nop
 800794e:	e7fe      	b.n	800794e <vTaskSwitchContext+0x5a>
 8007950:	697a      	ldr	r2, [r7, #20]
 8007952:	4613      	mov	r3, r2
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	4413      	add	r3, r2
 8007958:	009b      	lsls	r3, r3, #2
 800795a:	4a14      	ldr	r2, [pc, #80]	; (80079ac <vTaskSwitchContext+0xb8>)
 800795c:	4413      	add	r3, r2
 800795e:	613b      	str	r3, [r7, #16]
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	685a      	ldr	r2, [r3, #4]
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	605a      	str	r2, [r3, #4]
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	685a      	ldr	r2, [r3, #4]
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	3308      	adds	r3, #8
 8007972:	429a      	cmp	r2, r3
 8007974:	d104      	bne.n	8007980 <vTaskSwitchContext+0x8c>
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	685a      	ldr	r2, [r3, #4]
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	605a      	str	r2, [r3, #4]
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	68db      	ldr	r3, [r3, #12]
 8007986:	4a0a      	ldr	r2, [pc, #40]	; (80079b0 <vTaskSwitchContext+0xbc>)
 8007988:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800798a:	4b09      	ldr	r3, [pc, #36]	; (80079b0 <vTaskSwitchContext+0xbc>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	334c      	adds	r3, #76	; 0x4c
 8007990:	4a08      	ldr	r2, [pc, #32]	; (80079b4 <vTaskSwitchContext+0xc0>)
 8007992:	6013      	str	r3, [r2, #0]
}
 8007994:	bf00      	nop
 8007996:	371c      	adds	r7, #28
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr
 80079a0:	20000760 	.word	0x20000760
 80079a4:	2000074c 	.word	0x2000074c
 80079a8:	20000740 	.word	0x20000740
 80079ac:	2000063c 	.word	0x2000063c
 80079b0:	20000638 	.word	0x20000638
 80079b4:	20000048 	.word	0x20000048

080079b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d10a      	bne.n	80079de <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80079c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079cc:	f383 8811 	msr	BASEPRI, r3
 80079d0:	f3bf 8f6f 	isb	sy
 80079d4:	f3bf 8f4f 	dsb	sy
 80079d8:	60fb      	str	r3, [r7, #12]
}
 80079da:	bf00      	nop
 80079dc:	e7fe      	b.n	80079dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80079de:	4b07      	ldr	r3, [pc, #28]	; (80079fc <vTaskPlaceOnEventList+0x44>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	3318      	adds	r3, #24
 80079e4:	4619      	mov	r1, r3
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f7ff f842 	bl	8006a70 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80079ec:	2101      	movs	r1, #1
 80079ee:	6838      	ldr	r0, [r7, #0]
 80079f0:	f000 fa6a 	bl	8007ec8 <prvAddCurrentTaskToDelayedList>
}
 80079f4:	bf00      	nop
 80079f6:	3710      	adds	r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}
 80079fc:	20000638 	.word	0x20000638

08007a00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b086      	sub	sp, #24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10a      	bne.n	8007a2c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	60fb      	str	r3, [r7, #12]
}
 8007a28:	bf00      	nop
 8007a2a:	e7fe      	b.n	8007a2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	3318      	adds	r3, #24
 8007a30:	4618      	mov	r0, r3
 8007a32:	f7ff f856 	bl	8006ae2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a36:	4b1d      	ldr	r3, [pc, #116]	; (8007aac <xTaskRemoveFromEventList+0xac>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d11c      	bne.n	8007a78 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	3304      	adds	r3, #4
 8007a42:	4618      	mov	r0, r3
 8007a44:	f7ff f84d 	bl	8006ae2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	409a      	lsls	r2, r3
 8007a50:	4b17      	ldr	r3, [pc, #92]	; (8007ab0 <xTaskRemoveFromEventList+0xb0>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4313      	orrs	r3, r2
 8007a56:	4a16      	ldr	r2, [pc, #88]	; (8007ab0 <xTaskRemoveFromEventList+0xb0>)
 8007a58:	6013      	str	r3, [r2, #0]
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a5e:	4613      	mov	r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	4413      	add	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	4a13      	ldr	r2, [pc, #76]	; (8007ab4 <xTaskRemoveFromEventList+0xb4>)
 8007a68:	441a      	add	r2, r3
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	3304      	adds	r3, #4
 8007a6e:	4619      	mov	r1, r3
 8007a70:	4610      	mov	r0, r2
 8007a72:	f7fe ffd9 	bl	8006a28 <vListInsertEnd>
 8007a76:	e005      	b.n	8007a84 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	3318      	adds	r3, #24
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	480e      	ldr	r0, [pc, #56]	; (8007ab8 <xTaskRemoveFromEventList+0xb8>)
 8007a80:	f7fe ffd2 	bl	8006a28 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a88:	4b0c      	ldr	r3, [pc, #48]	; (8007abc <xTaskRemoveFromEventList+0xbc>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	d905      	bls.n	8007a9e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007a92:	2301      	movs	r3, #1
 8007a94:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007a96:	4b0a      	ldr	r3, [pc, #40]	; (8007ac0 <xTaskRemoveFromEventList+0xc0>)
 8007a98:	2201      	movs	r2, #1
 8007a9a:	601a      	str	r2, [r3, #0]
 8007a9c:	e001      	b.n	8007aa2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007aa2:	697b      	ldr	r3, [r7, #20]
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3718      	adds	r7, #24
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	20000760 	.word	0x20000760
 8007ab0:	20000740 	.word	0x20000740
 8007ab4:	2000063c 	.word	0x2000063c
 8007ab8:	200006f8 	.word	0x200006f8
 8007abc:	20000638 	.word	0x20000638
 8007ac0:	2000074c 	.word	0x2000074c

08007ac4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007acc:	4b06      	ldr	r3, [pc, #24]	; (8007ae8 <vTaskInternalSetTimeOutState+0x24>)
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ad4:	4b05      	ldr	r3, [pc, #20]	; (8007aec <vTaskInternalSetTimeOutState+0x28>)
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	605a      	str	r2, [r3, #4]
}
 8007adc:	bf00      	nop
 8007ade:	370c      	adds	r7, #12
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr
 8007ae8:	20000750 	.word	0x20000750
 8007aec:	2000073c 	.word	0x2000073c

08007af0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b088      	sub	sp, #32
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d10a      	bne.n	8007b16 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	613b      	str	r3, [r7, #16]
}
 8007b12:	bf00      	nop
 8007b14:	e7fe      	b.n	8007b14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d10a      	bne.n	8007b32 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b20:	f383 8811 	msr	BASEPRI, r3
 8007b24:	f3bf 8f6f 	isb	sy
 8007b28:	f3bf 8f4f 	dsb	sy
 8007b2c:	60fb      	str	r3, [r7, #12]
}
 8007b2e:	bf00      	nop
 8007b30:	e7fe      	b.n	8007b30 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007b32:	f000 fb5f 	bl	80081f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007b36:	4b1d      	ldr	r3, [pc, #116]	; (8007bac <xTaskCheckForTimeOut+0xbc>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	69ba      	ldr	r2, [r7, #24]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b4e:	d102      	bne.n	8007b56 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007b50:	2300      	movs	r3, #0
 8007b52:	61fb      	str	r3, [r7, #28]
 8007b54:	e023      	b.n	8007b9e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	4b15      	ldr	r3, [pc, #84]	; (8007bb0 <xTaskCheckForTimeOut+0xc0>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d007      	beq.n	8007b72 <xTaskCheckForTimeOut+0x82>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	69ba      	ldr	r2, [r7, #24]
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d302      	bcc.n	8007b72 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	61fb      	str	r3, [r7, #28]
 8007b70:	e015      	b.n	8007b9e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	697a      	ldr	r2, [r7, #20]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d20b      	bcs.n	8007b94 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	1ad2      	subs	r2, r2, r3
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f7ff ff9b 	bl	8007ac4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	61fb      	str	r3, [r7, #28]
 8007b92:	e004      	b.n	8007b9e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	2200      	movs	r2, #0
 8007b98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007b9e:	f000 fb59 	bl	8008254 <vPortExitCritical>

	return xReturn;
 8007ba2:	69fb      	ldr	r3, [r7, #28]
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3720      	adds	r7, #32
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}
 8007bac:	2000073c 	.word	0x2000073c
 8007bb0:	20000750 	.word	0x20000750

08007bb4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007bb8:	4b03      	ldr	r3, [pc, #12]	; (8007bc8 <vTaskMissedYield+0x14>)
 8007bba:	2201      	movs	r2, #1
 8007bbc:	601a      	str	r2, [r3, #0]
}
 8007bbe:	bf00      	nop
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr
 8007bc8:	2000074c 	.word	0x2000074c

08007bcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b082      	sub	sp, #8
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007bd4:	f000 f852 	bl	8007c7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007bd8:	4b06      	ldr	r3, [pc, #24]	; (8007bf4 <prvIdleTask+0x28>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2b01      	cmp	r3, #1
 8007bde:	d9f9      	bls.n	8007bd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007be0:	4b05      	ldr	r3, [pc, #20]	; (8007bf8 <prvIdleTask+0x2c>)
 8007be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007be6:	601a      	str	r2, [r3, #0]
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007bf0:	e7f0      	b.n	8007bd4 <prvIdleTask+0x8>
 8007bf2:	bf00      	nop
 8007bf4:	2000063c 	.word	0x2000063c
 8007bf8:	e000ed04 	.word	0xe000ed04

08007bfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c02:	2300      	movs	r3, #0
 8007c04:	607b      	str	r3, [r7, #4]
 8007c06:	e00c      	b.n	8007c22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c08:	687a      	ldr	r2, [r7, #4]
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	4413      	add	r3, r2
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4a12      	ldr	r2, [pc, #72]	; (8007c5c <prvInitialiseTaskLists+0x60>)
 8007c14:	4413      	add	r3, r2
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7fe fed9 	bl	80069ce <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	3301      	adds	r3, #1
 8007c20:	607b      	str	r3, [r7, #4]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2b06      	cmp	r3, #6
 8007c26:	d9ef      	bls.n	8007c08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007c28:	480d      	ldr	r0, [pc, #52]	; (8007c60 <prvInitialiseTaskLists+0x64>)
 8007c2a:	f7fe fed0 	bl	80069ce <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c2e:	480d      	ldr	r0, [pc, #52]	; (8007c64 <prvInitialiseTaskLists+0x68>)
 8007c30:	f7fe fecd 	bl	80069ce <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c34:	480c      	ldr	r0, [pc, #48]	; (8007c68 <prvInitialiseTaskLists+0x6c>)
 8007c36:	f7fe feca 	bl	80069ce <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007c3a:	480c      	ldr	r0, [pc, #48]	; (8007c6c <prvInitialiseTaskLists+0x70>)
 8007c3c:	f7fe fec7 	bl	80069ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007c40:	480b      	ldr	r0, [pc, #44]	; (8007c70 <prvInitialiseTaskLists+0x74>)
 8007c42:	f7fe fec4 	bl	80069ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007c46:	4b0b      	ldr	r3, [pc, #44]	; (8007c74 <prvInitialiseTaskLists+0x78>)
 8007c48:	4a05      	ldr	r2, [pc, #20]	; (8007c60 <prvInitialiseTaskLists+0x64>)
 8007c4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007c4c:	4b0a      	ldr	r3, [pc, #40]	; (8007c78 <prvInitialiseTaskLists+0x7c>)
 8007c4e:	4a05      	ldr	r2, [pc, #20]	; (8007c64 <prvInitialiseTaskLists+0x68>)
 8007c50:	601a      	str	r2, [r3, #0]
}
 8007c52:	bf00      	nop
 8007c54:	3708      	adds	r7, #8
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}
 8007c5a:	bf00      	nop
 8007c5c:	2000063c 	.word	0x2000063c
 8007c60:	200006c8 	.word	0x200006c8
 8007c64:	200006dc 	.word	0x200006dc
 8007c68:	200006f8 	.word	0x200006f8
 8007c6c:	2000070c 	.word	0x2000070c
 8007c70:	20000724 	.word	0x20000724
 8007c74:	200006f0 	.word	0x200006f0
 8007c78:	200006f4 	.word	0x200006f4

08007c7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c82:	e019      	b.n	8007cb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c84:	f000 fab6 	bl	80081f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c88:	4b10      	ldr	r3, [pc, #64]	; (8007ccc <prvCheckTasksWaitingTermination+0x50>)
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	3304      	adds	r3, #4
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7fe ff24 	bl	8006ae2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c9a:	4b0d      	ldr	r3, [pc, #52]	; (8007cd0 <prvCheckTasksWaitingTermination+0x54>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	4a0b      	ldr	r2, [pc, #44]	; (8007cd0 <prvCheckTasksWaitingTermination+0x54>)
 8007ca2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ca4:	4b0b      	ldr	r3, [pc, #44]	; (8007cd4 <prvCheckTasksWaitingTermination+0x58>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3b01      	subs	r3, #1
 8007caa:	4a0a      	ldr	r2, [pc, #40]	; (8007cd4 <prvCheckTasksWaitingTermination+0x58>)
 8007cac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007cae:	f000 fad1 	bl	8008254 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 f810 	bl	8007cd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007cb8:	4b06      	ldr	r3, [pc, #24]	; (8007cd4 <prvCheckTasksWaitingTermination+0x58>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1e1      	bne.n	8007c84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007cc0:	bf00      	nop
 8007cc2:	bf00      	nop
 8007cc4:	3708      	adds	r7, #8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop
 8007ccc:	2000070c 	.word	0x2000070c
 8007cd0:	20000738 	.word	0x20000738
 8007cd4:	20000720 	.word	0x20000720

08007cd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	334c      	adds	r3, #76	; 0x4c
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f001 fc33 	bl	8009550 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d108      	bne.n	8007d06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f000 fc69 	bl	80085d0 <vPortFree>
				vPortFree( pxTCB );
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f000 fc66 	bl	80085d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007d04:	e018      	b.n	8007d38 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d103      	bne.n	8007d18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fc5d 	bl	80085d0 <vPortFree>
	}
 8007d16:	e00f      	b.n	8007d38 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007d1e:	2b02      	cmp	r3, #2
 8007d20:	d00a      	beq.n	8007d38 <prvDeleteTCB+0x60>
	__asm volatile
 8007d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d26:	f383 8811 	msr	BASEPRI, r3
 8007d2a:	f3bf 8f6f 	isb	sy
 8007d2e:	f3bf 8f4f 	dsb	sy
 8007d32:	60fb      	str	r3, [r7, #12]
}
 8007d34:	bf00      	nop
 8007d36:	e7fe      	b.n	8007d36 <prvDeleteTCB+0x5e>
	}
 8007d38:	bf00      	nop
 8007d3a:	3710      	adds	r7, #16
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d46:	4b0c      	ldr	r3, [pc, #48]	; (8007d78 <prvResetNextTaskUnblockTime+0x38>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d104      	bne.n	8007d5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007d50:	4b0a      	ldr	r3, [pc, #40]	; (8007d7c <prvResetNextTaskUnblockTime+0x3c>)
 8007d52:	f04f 32ff 	mov.w	r2, #4294967295
 8007d56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007d58:	e008      	b.n	8007d6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d5a:	4b07      	ldr	r3, [pc, #28]	; (8007d78 <prvResetNextTaskUnblockTime+0x38>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	68db      	ldr	r3, [r3, #12]
 8007d62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	4a04      	ldr	r2, [pc, #16]	; (8007d7c <prvResetNextTaskUnblockTime+0x3c>)
 8007d6a:	6013      	str	r3, [r2, #0]
}
 8007d6c:	bf00      	nop
 8007d6e:	370c      	adds	r7, #12
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr
 8007d78:	200006f0 	.word	0x200006f0
 8007d7c:	20000758 	.word	0x20000758

08007d80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007d86:	4b0b      	ldr	r3, [pc, #44]	; (8007db4 <xTaskGetSchedulerState+0x34>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d102      	bne.n	8007d94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	607b      	str	r3, [r7, #4]
 8007d92:	e008      	b.n	8007da6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d94:	4b08      	ldr	r3, [pc, #32]	; (8007db8 <xTaskGetSchedulerState+0x38>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d102      	bne.n	8007da2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007d9c:	2302      	movs	r3, #2
 8007d9e:	607b      	str	r3, [r7, #4]
 8007da0:	e001      	b.n	8007da6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007da2:	2300      	movs	r3, #0
 8007da4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007da6:	687b      	ldr	r3, [r7, #4]
	}
 8007da8:	4618      	mov	r0, r3
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr
 8007db4:	20000744 	.word	0x20000744
 8007db8:	20000760 	.word	0x20000760

08007dbc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b086      	sub	sp, #24
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d06e      	beq.n	8007eb0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007dd2:	4b3a      	ldr	r3, [pc, #232]	; (8007ebc <xTaskPriorityDisinherit+0x100>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	693a      	ldr	r2, [r7, #16]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d00a      	beq.n	8007df2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de0:	f383 8811 	msr	BASEPRI, r3
 8007de4:	f3bf 8f6f 	isb	sy
 8007de8:	f3bf 8f4f 	dsb	sy
 8007dec:	60fb      	str	r3, [r7, #12]
}
 8007dee:	bf00      	nop
 8007df0:	e7fe      	b.n	8007df0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d10a      	bne.n	8007e10 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dfe:	f383 8811 	msr	BASEPRI, r3
 8007e02:	f3bf 8f6f 	isb	sy
 8007e06:	f3bf 8f4f 	dsb	sy
 8007e0a:	60bb      	str	r3, [r7, #8]
}
 8007e0c:	bf00      	nop
 8007e0e:	e7fe      	b.n	8007e0e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e14:	1e5a      	subs	r2, r3, #1
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e22:	429a      	cmp	r2, r3
 8007e24:	d044      	beq.n	8007eb0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d140      	bne.n	8007eb0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	3304      	adds	r3, #4
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7fe fe55 	bl	8006ae2 <uxListRemove>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d115      	bne.n	8007e6a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e42:	491f      	ldr	r1, [pc, #124]	; (8007ec0 <xTaskPriorityDisinherit+0x104>)
 8007e44:	4613      	mov	r3, r2
 8007e46:	009b      	lsls	r3, r3, #2
 8007e48:	4413      	add	r3, r2
 8007e4a:	009b      	lsls	r3, r3, #2
 8007e4c:	440b      	add	r3, r1
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d10a      	bne.n	8007e6a <xTaskPriorityDisinherit+0xae>
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e58:	2201      	movs	r2, #1
 8007e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e5e:	43da      	mvns	r2, r3
 8007e60:	4b18      	ldr	r3, [pc, #96]	; (8007ec4 <xTaskPriorityDisinherit+0x108>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4013      	ands	r3, r2
 8007e66:	4a17      	ldr	r2, [pc, #92]	; (8007ec4 <xTaskPriorityDisinherit+0x108>)
 8007e68:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e76:	f1c3 0207 	rsb	r2, r3, #7
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e82:	2201      	movs	r2, #1
 8007e84:	409a      	lsls	r2, r3
 8007e86:	4b0f      	ldr	r3, [pc, #60]	; (8007ec4 <xTaskPriorityDisinherit+0x108>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	4a0d      	ldr	r2, [pc, #52]	; (8007ec4 <xTaskPriorityDisinherit+0x108>)
 8007e8e:	6013      	str	r3, [r2, #0]
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e94:	4613      	mov	r3, r2
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	4413      	add	r3, r2
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4a08      	ldr	r2, [pc, #32]	; (8007ec0 <xTaskPriorityDisinherit+0x104>)
 8007e9e:	441a      	add	r2, r3
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	3304      	adds	r3, #4
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	4610      	mov	r0, r2
 8007ea8:	f7fe fdbe 	bl	8006a28 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007eac:	2301      	movs	r3, #1
 8007eae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007eb0:	697b      	ldr	r3, [r7, #20]
	}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3718      	adds	r7, #24
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	20000638 	.word	0x20000638
 8007ec0:	2000063c 	.word	0x2000063c
 8007ec4:	20000740 	.word	0x20000740

08007ec8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007ed2:	4b29      	ldr	r3, [pc, #164]	; (8007f78 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ed8:	4b28      	ldr	r3, [pc, #160]	; (8007f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	3304      	adds	r3, #4
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f7fe fdff 	bl	8006ae2 <uxListRemove>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10b      	bne.n	8007f02 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007eea:	4b24      	ldr	r3, [pc, #144]	; (8007f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef6:	43da      	mvns	r2, r3
 8007ef8:	4b21      	ldr	r3, [pc, #132]	; (8007f80 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4013      	ands	r3, r2
 8007efe:	4a20      	ldr	r2, [pc, #128]	; (8007f80 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007f00:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f08:	d10a      	bne.n	8007f20 <prvAddCurrentTaskToDelayedList+0x58>
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d007      	beq.n	8007f20 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f10:	4b1a      	ldr	r3, [pc, #104]	; (8007f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	3304      	adds	r3, #4
 8007f16:	4619      	mov	r1, r3
 8007f18:	481a      	ldr	r0, [pc, #104]	; (8007f84 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007f1a:	f7fe fd85 	bl	8006a28 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007f1e:	e026      	b.n	8007f6e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4413      	add	r3, r2
 8007f26:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f28:	4b14      	ldr	r3, [pc, #80]	; (8007f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68ba      	ldr	r2, [r7, #8]
 8007f2e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007f30:	68ba      	ldr	r2, [r7, #8]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d209      	bcs.n	8007f4c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f38:	4b13      	ldr	r3, [pc, #76]	; (8007f88 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	4b0f      	ldr	r3, [pc, #60]	; (8007f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	3304      	adds	r3, #4
 8007f42:	4619      	mov	r1, r3
 8007f44:	4610      	mov	r0, r2
 8007f46:	f7fe fd93 	bl	8006a70 <vListInsert>
}
 8007f4a:	e010      	b.n	8007f6e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f4c:	4b0f      	ldr	r3, [pc, #60]	; (8007f8c <prvAddCurrentTaskToDelayedList+0xc4>)
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	4b0a      	ldr	r3, [pc, #40]	; (8007f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	3304      	adds	r3, #4
 8007f56:	4619      	mov	r1, r3
 8007f58:	4610      	mov	r0, r2
 8007f5a:	f7fe fd89 	bl	8006a70 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007f5e:	4b0c      	ldr	r3, [pc, #48]	; (8007f90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68ba      	ldr	r2, [r7, #8]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d202      	bcs.n	8007f6e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007f68:	4a09      	ldr	r2, [pc, #36]	; (8007f90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	6013      	str	r3, [r2, #0]
}
 8007f6e:	bf00      	nop
 8007f70:	3710      	adds	r7, #16
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	2000073c 	.word	0x2000073c
 8007f7c:	20000638 	.word	0x20000638
 8007f80:	20000740 	.word	0x20000740
 8007f84:	20000724 	.word	0x20000724
 8007f88:	200006f4 	.word	0x200006f4
 8007f8c:	200006f0 	.word	0x200006f0
 8007f90:	20000758 	.word	0x20000758

08007f94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007f94:	b480      	push	{r7}
 8007f96:	b085      	sub	sp, #20
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	3b04      	subs	r3, #4
 8007fa4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007fac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	3b04      	subs	r3, #4
 8007fb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	f023 0201 	bic.w	r2, r3, #1
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	3b04      	subs	r3, #4
 8007fc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007fc4:	4a0c      	ldr	r2, [pc, #48]	; (8007ff8 <pxPortInitialiseStack+0x64>)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	3b14      	subs	r3, #20
 8007fce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	3b04      	subs	r3, #4
 8007fda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f06f 0202 	mvn.w	r2, #2
 8007fe2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	3b20      	subs	r3, #32
 8007fe8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007fea:	68fb      	ldr	r3, [r7, #12]
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3714      	adds	r7, #20
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr
 8007ff8:	08007ffd 	.word	0x08007ffd

08007ffc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b085      	sub	sp, #20
 8008000:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008002:	2300      	movs	r3, #0
 8008004:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008006:	4b12      	ldr	r3, [pc, #72]	; (8008050 <prvTaskExitError+0x54>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800800e:	d00a      	beq.n	8008026 <prvTaskExitError+0x2a>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	60fb      	str	r3, [r7, #12]
}
 8008022:	bf00      	nop
 8008024:	e7fe      	b.n	8008024 <prvTaskExitError+0x28>
	__asm volatile
 8008026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800802a:	f383 8811 	msr	BASEPRI, r3
 800802e:	f3bf 8f6f 	isb	sy
 8008032:	f3bf 8f4f 	dsb	sy
 8008036:	60bb      	str	r3, [r7, #8]
}
 8008038:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800803a:	bf00      	nop
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d0fc      	beq.n	800803c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008042:	bf00      	nop
 8008044:	bf00      	nop
 8008046:	3714      	adds	r7, #20
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr
 8008050:	20000044 	.word	0x20000044
	...

08008060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008060:	4b07      	ldr	r3, [pc, #28]	; (8008080 <pxCurrentTCBConst2>)
 8008062:	6819      	ldr	r1, [r3, #0]
 8008064:	6808      	ldr	r0, [r1, #0]
 8008066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800806a:	f380 8809 	msr	PSP, r0
 800806e:	f3bf 8f6f 	isb	sy
 8008072:	f04f 0000 	mov.w	r0, #0
 8008076:	f380 8811 	msr	BASEPRI, r0
 800807a:	4770      	bx	lr
 800807c:	f3af 8000 	nop.w

08008080 <pxCurrentTCBConst2>:
 8008080:	20000638 	.word	0x20000638
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008084:	bf00      	nop
 8008086:	bf00      	nop

08008088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008088:	4808      	ldr	r0, [pc, #32]	; (80080ac <prvPortStartFirstTask+0x24>)
 800808a:	6800      	ldr	r0, [r0, #0]
 800808c:	6800      	ldr	r0, [r0, #0]
 800808e:	f380 8808 	msr	MSP, r0
 8008092:	f04f 0000 	mov.w	r0, #0
 8008096:	f380 8814 	msr	CONTROL, r0
 800809a:	b662      	cpsie	i
 800809c:	b661      	cpsie	f
 800809e:	f3bf 8f4f 	dsb	sy
 80080a2:	f3bf 8f6f 	isb	sy
 80080a6:	df00      	svc	0
 80080a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80080aa:	bf00      	nop
 80080ac:	e000ed08 	.word	0xe000ed08

080080b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b086      	sub	sp, #24
 80080b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80080b6:	4b46      	ldr	r3, [pc, #280]	; (80081d0 <xPortStartScheduler+0x120>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a46      	ldr	r2, [pc, #280]	; (80081d4 <xPortStartScheduler+0x124>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d10a      	bne.n	80080d6 <xPortStartScheduler+0x26>
	__asm volatile
 80080c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c4:	f383 8811 	msr	BASEPRI, r3
 80080c8:	f3bf 8f6f 	isb	sy
 80080cc:	f3bf 8f4f 	dsb	sy
 80080d0:	613b      	str	r3, [r7, #16]
}
 80080d2:	bf00      	nop
 80080d4:	e7fe      	b.n	80080d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80080d6:	4b3e      	ldr	r3, [pc, #248]	; (80081d0 <xPortStartScheduler+0x120>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a3f      	ldr	r2, [pc, #252]	; (80081d8 <xPortStartScheduler+0x128>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d10a      	bne.n	80080f6 <xPortStartScheduler+0x46>
	__asm volatile
 80080e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e4:	f383 8811 	msr	BASEPRI, r3
 80080e8:	f3bf 8f6f 	isb	sy
 80080ec:	f3bf 8f4f 	dsb	sy
 80080f0:	60fb      	str	r3, [r7, #12]
}
 80080f2:	bf00      	nop
 80080f4:	e7fe      	b.n	80080f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80080f6:	4b39      	ldr	r3, [pc, #228]	; (80081dc <xPortStartScheduler+0x12c>)
 80080f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	781b      	ldrb	r3, [r3, #0]
 80080fe:	b2db      	uxtb	r3, r3
 8008100:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	22ff      	movs	r2, #255	; 0xff
 8008106:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	b2db      	uxtb	r3, r3
 800810e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008110:	78fb      	ldrb	r3, [r7, #3]
 8008112:	b2db      	uxtb	r3, r3
 8008114:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008118:	b2da      	uxtb	r2, r3
 800811a:	4b31      	ldr	r3, [pc, #196]	; (80081e0 <xPortStartScheduler+0x130>)
 800811c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800811e:	4b31      	ldr	r3, [pc, #196]	; (80081e4 <xPortStartScheduler+0x134>)
 8008120:	2207      	movs	r2, #7
 8008122:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008124:	e009      	b.n	800813a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008126:	4b2f      	ldr	r3, [pc, #188]	; (80081e4 <xPortStartScheduler+0x134>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	3b01      	subs	r3, #1
 800812c:	4a2d      	ldr	r2, [pc, #180]	; (80081e4 <xPortStartScheduler+0x134>)
 800812e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008130:	78fb      	ldrb	r3, [r7, #3]
 8008132:	b2db      	uxtb	r3, r3
 8008134:	005b      	lsls	r3, r3, #1
 8008136:	b2db      	uxtb	r3, r3
 8008138:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800813a:	78fb      	ldrb	r3, [r7, #3]
 800813c:	b2db      	uxtb	r3, r3
 800813e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008142:	2b80      	cmp	r3, #128	; 0x80
 8008144:	d0ef      	beq.n	8008126 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008146:	4b27      	ldr	r3, [pc, #156]	; (80081e4 <xPortStartScheduler+0x134>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f1c3 0307 	rsb	r3, r3, #7
 800814e:	2b04      	cmp	r3, #4
 8008150:	d00a      	beq.n	8008168 <xPortStartScheduler+0xb8>
	__asm volatile
 8008152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008156:	f383 8811 	msr	BASEPRI, r3
 800815a:	f3bf 8f6f 	isb	sy
 800815e:	f3bf 8f4f 	dsb	sy
 8008162:	60bb      	str	r3, [r7, #8]
}
 8008164:	bf00      	nop
 8008166:	e7fe      	b.n	8008166 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008168:	4b1e      	ldr	r3, [pc, #120]	; (80081e4 <xPortStartScheduler+0x134>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	021b      	lsls	r3, r3, #8
 800816e:	4a1d      	ldr	r2, [pc, #116]	; (80081e4 <xPortStartScheduler+0x134>)
 8008170:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008172:	4b1c      	ldr	r3, [pc, #112]	; (80081e4 <xPortStartScheduler+0x134>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800817a:	4a1a      	ldr	r2, [pc, #104]	; (80081e4 <xPortStartScheduler+0x134>)
 800817c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	b2da      	uxtb	r2, r3
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008186:	4b18      	ldr	r3, [pc, #96]	; (80081e8 <xPortStartScheduler+0x138>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a17      	ldr	r2, [pc, #92]	; (80081e8 <xPortStartScheduler+0x138>)
 800818c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008190:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008192:	4b15      	ldr	r3, [pc, #84]	; (80081e8 <xPortStartScheduler+0x138>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a14      	ldr	r2, [pc, #80]	; (80081e8 <xPortStartScheduler+0x138>)
 8008198:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800819c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800819e:	f000 f8dd 	bl	800835c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80081a2:	4b12      	ldr	r3, [pc, #72]	; (80081ec <xPortStartScheduler+0x13c>)
 80081a4:	2200      	movs	r2, #0
 80081a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80081a8:	f000 f8fc 	bl	80083a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80081ac:	4b10      	ldr	r3, [pc, #64]	; (80081f0 <xPortStartScheduler+0x140>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a0f      	ldr	r2, [pc, #60]	; (80081f0 <xPortStartScheduler+0x140>)
 80081b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80081b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80081b8:	f7ff ff66 	bl	8008088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80081bc:	f7ff fb9a 	bl	80078f4 <vTaskSwitchContext>
	prvTaskExitError();
 80081c0:	f7ff ff1c 	bl	8007ffc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3718      	adds	r7, #24
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	e000ed00 	.word	0xe000ed00
 80081d4:	410fc271 	.word	0x410fc271
 80081d8:	410fc270 	.word	0x410fc270
 80081dc:	e000e400 	.word	0xe000e400
 80081e0:	20000764 	.word	0x20000764
 80081e4:	20000768 	.word	0x20000768
 80081e8:	e000ed20 	.word	0xe000ed20
 80081ec:	20000044 	.word	0x20000044
 80081f0:	e000ef34 	.word	0xe000ef34

080081f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80081f4:	b480      	push	{r7}
 80081f6:	b083      	sub	sp, #12
 80081f8:	af00      	add	r7, sp, #0
	__asm volatile
 80081fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fe:	f383 8811 	msr	BASEPRI, r3
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	607b      	str	r3, [r7, #4]
}
 800820c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800820e:	4b0f      	ldr	r3, [pc, #60]	; (800824c <vPortEnterCritical+0x58>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3301      	adds	r3, #1
 8008214:	4a0d      	ldr	r2, [pc, #52]	; (800824c <vPortEnterCritical+0x58>)
 8008216:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008218:	4b0c      	ldr	r3, [pc, #48]	; (800824c <vPortEnterCritical+0x58>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	2b01      	cmp	r3, #1
 800821e:	d10f      	bne.n	8008240 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008220:	4b0b      	ldr	r3, [pc, #44]	; (8008250 <vPortEnterCritical+0x5c>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b00      	cmp	r3, #0
 8008228:	d00a      	beq.n	8008240 <vPortEnterCritical+0x4c>
	__asm volatile
 800822a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800822e:	f383 8811 	msr	BASEPRI, r3
 8008232:	f3bf 8f6f 	isb	sy
 8008236:	f3bf 8f4f 	dsb	sy
 800823a:	603b      	str	r3, [r7, #0]
}
 800823c:	bf00      	nop
 800823e:	e7fe      	b.n	800823e <vPortEnterCritical+0x4a>
	}
}
 8008240:	bf00      	nop
 8008242:	370c      	adds	r7, #12
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr
 800824c:	20000044 	.word	0x20000044
 8008250:	e000ed04 	.word	0xe000ed04

08008254 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800825a:	4b12      	ldr	r3, [pc, #72]	; (80082a4 <vPortExitCritical+0x50>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d10a      	bne.n	8008278 <vPortExitCritical+0x24>
	__asm volatile
 8008262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008266:	f383 8811 	msr	BASEPRI, r3
 800826a:	f3bf 8f6f 	isb	sy
 800826e:	f3bf 8f4f 	dsb	sy
 8008272:	607b      	str	r3, [r7, #4]
}
 8008274:	bf00      	nop
 8008276:	e7fe      	b.n	8008276 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008278:	4b0a      	ldr	r3, [pc, #40]	; (80082a4 <vPortExitCritical+0x50>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	3b01      	subs	r3, #1
 800827e:	4a09      	ldr	r2, [pc, #36]	; (80082a4 <vPortExitCritical+0x50>)
 8008280:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008282:	4b08      	ldr	r3, [pc, #32]	; (80082a4 <vPortExitCritical+0x50>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d105      	bne.n	8008296 <vPortExitCritical+0x42>
 800828a:	2300      	movs	r3, #0
 800828c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	f383 8811 	msr	BASEPRI, r3
}
 8008294:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008296:	bf00      	nop
 8008298:	370c      	adds	r7, #12
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr
 80082a2:	bf00      	nop
 80082a4:	20000044 	.word	0x20000044
	...

080082b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80082b0:	f3ef 8009 	mrs	r0, PSP
 80082b4:	f3bf 8f6f 	isb	sy
 80082b8:	4b15      	ldr	r3, [pc, #84]	; (8008310 <pxCurrentTCBConst>)
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	f01e 0f10 	tst.w	lr, #16
 80082c0:	bf08      	it	eq
 80082c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80082c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ca:	6010      	str	r0, [r2, #0]
 80082cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80082d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80082d4:	f380 8811 	msr	BASEPRI, r0
 80082d8:	f3bf 8f4f 	dsb	sy
 80082dc:	f3bf 8f6f 	isb	sy
 80082e0:	f7ff fb08 	bl	80078f4 <vTaskSwitchContext>
 80082e4:	f04f 0000 	mov.w	r0, #0
 80082e8:	f380 8811 	msr	BASEPRI, r0
 80082ec:	bc09      	pop	{r0, r3}
 80082ee:	6819      	ldr	r1, [r3, #0]
 80082f0:	6808      	ldr	r0, [r1, #0]
 80082f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f6:	f01e 0f10 	tst.w	lr, #16
 80082fa:	bf08      	it	eq
 80082fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008300:	f380 8809 	msr	PSP, r0
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	4770      	bx	lr
 800830a:	bf00      	nop
 800830c:	f3af 8000 	nop.w

08008310 <pxCurrentTCBConst>:
 8008310:	20000638 	.word	0x20000638
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008314:	bf00      	nop
 8008316:	bf00      	nop

08008318 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
	__asm volatile
 800831e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008322:	f383 8811 	msr	BASEPRI, r3
 8008326:	f3bf 8f6f 	isb	sy
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	607b      	str	r3, [r7, #4]
}
 8008330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008332:	f7ff fa27 	bl	8007784 <xTaskIncrementTick>
 8008336:	4603      	mov	r3, r0
 8008338:	2b00      	cmp	r3, #0
 800833a:	d003      	beq.n	8008344 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800833c:	4b06      	ldr	r3, [pc, #24]	; (8008358 <SysTick_Handler+0x40>)
 800833e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008342:	601a      	str	r2, [r3, #0]
 8008344:	2300      	movs	r3, #0
 8008346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	f383 8811 	msr	BASEPRI, r3
}
 800834e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008350:	bf00      	nop
 8008352:	3708      	adds	r7, #8
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}
 8008358:	e000ed04 	.word	0xe000ed04

0800835c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800835c:	b480      	push	{r7}
 800835e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008360:	4b0b      	ldr	r3, [pc, #44]	; (8008390 <vPortSetupTimerInterrupt+0x34>)
 8008362:	2200      	movs	r2, #0
 8008364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008366:	4b0b      	ldr	r3, [pc, #44]	; (8008394 <vPortSetupTimerInterrupt+0x38>)
 8008368:	2200      	movs	r2, #0
 800836a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800836c:	4b0a      	ldr	r3, [pc, #40]	; (8008398 <vPortSetupTimerInterrupt+0x3c>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a0a      	ldr	r2, [pc, #40]	; (800839c <vPortSetupTimerInterrupt+0x40>)
 8008372:	fba2 2303 	umull	r2, r3, r2, r3
 8008376:	099b      	lsrs	r3, r3, #6
 8008378:	4a09      	ldr	r2, [pc, #36]	; (80083a0 <vPortSetupTimerInterrupt+0x44>)
 800837a:	3b01      	subs	r3, #1
 800837c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800837e:	4b04      	ldr	r3, [pc, #16]	; (8008390 <vPortSetupTimerInterrupt+0x34>)
 8008380:	2207      	movs	r2, #7
 8008382:	601a      	str	r2, [r3, #0]
}
 8008384:	bf00      	nop
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr
 800838e:	bf00      	nop
 8008390:	e000e010 	.word	0xe000e010
 8008394:	e000e018 	.word	0xe000e018
 8008398:	20000038 	.word	0x20000038
 800839c:	10624dd3 	.word	0x10624dd3
 80083a0:	e000e014 	.word	0xe000e014

080083a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80083a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80083b4 <vPortEnableVFP+0x10>
 80083a8:	6801      	ldr	r1, [r0, #0]
 80083aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80083ae:	6001      	str	r1, [r0, #0]
 80083b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80083b2:	bf00      	nop
 80083b4:	e000ed88 	.word	0xe000ed88

080083b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80083b8:	b480      	push	{r7}
 80083ba:	b085      	sub	sp, #20
 80083bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80083be:	f3ef 8305 	mrs	r3, IPSR
 80083c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2b0f      	cmp	r3, #15
 80083c8:	d914      	bls.n	80083f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80083ca:	4a17      	ldr	r2, [pc, #92]	; (8008428 <vPortValidateInterruptPriority+0x70>)
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	4413      	add	r3, r2
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80083d4:	4b15      	ldr	r3, [pc, #84]	; (800842c <vPortValidateInterruptPriority+0x74>)
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	7afa      	ldrb	r2, [r7, #11]
 80083da:	429a      	cmp	r2, r3
 80083dc:	d20a      	bcs.n	80083f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	607b      	str	r3, [r7, #4]
}
 80083f0:	bf00      	nop
 80083f2:	e7fe      	b.n	80083f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80083f4:	4b0e      	ldr	r3, [pc, #56]	; (8008430 <vPortValidateInterruptPriority+0x78>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80083fc:	4b0d      	ldr	r3, [pc, #52]	; (8008434 <vPortValidateInterruptPriority+0x7c>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	429a      	cmp	r2, r3
 8008402:	d90a      	bls.n	800841a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008408:	f383 8811 	msr	BASEPRI, r3
 800840c:	f3bf 8f6f 	isb	sy
 8008410:	f3bf 8f4f 	dsb	sy
 8008414:	603b      	str	r3, [r7, #0]
}
 8008416:	bf00      	nop
 8008418:	e7fe      	b.n	8008418 <vPortValidateInterruptPriority+0x60>
	}
 800841a:	bf00      	nop
 800841c:	3714      	adds	r7, #20
 800841e:	46bd      	mov	sp, r7
 8008420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008424:	4770      	bx	lr
 8008426:	bf00      	nop
 8008428:	e000e3f0 	.word	0xe000e3f0
 800842c:	20000764 	.word	0x20000764
 8008430:	e000ed0c 	.word	0xe000ed0c
 8008434:	20000768 	.word	0x20000768

08008438 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b08a      	sub	sp, #40	; 0x28
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008440:	2300      	movs	r3, #0
 8008442:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008444:	f7ff f8f4 	bl	8007630 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008448:	4b5b      	ldr	r3, [pc, #364]	; (80085b8 <pvPortMalloc+0x180>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d101      	bne.n	8008454 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008450:	f000 f920 	bl	8008694 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008454:	4b59      	ldr	r3, [pc, #356]	; (80085bc <pvPortMalloc+0x184>)
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	4013      	ands	r3, r2
 800845c:	2b00      	cmp	r3, #0
 800845e:	f040 8093 	bne.w	8008588 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d01d      	beq.n	80084a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008468:	2208      	movs	r2, #8
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4413      	add	r3, r2
 800846e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f003 0307 	and.w	r3, r3, #7
 8008476:	2b00      	cmp	r3, #0
 8008478:	d014      	beq.n	80084a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f023 0307 	bic.w	r3, r3, #7
 8008480:	3308      	adds	r3, #8
 8008482:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f003 0307 	and.w	r3, r3, #7
 800848a:	2b00      	cmp	r3, #0
 800848c:	d00a      	beq.n	80084a4 <pvPortMalloc+0x6c>
	__asm volatile
 800848e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008492:	f383 8811 	msr	BASEPRI, r3
 8008496:	f3bf 8f6f 	isb	sy
 800849a:	f3bf 8f4f 	dsb	sy
 800849e:	617b      	str	r3, [r7, #20]
}
 80084a0:	bf00      	nop
 80084a2:	e7fe      	b.n	80084a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d06e      	beq.n	8008588 <pvPortMalloc+0x150>
 80084aa:	4b45      	ldr	r3, [pc, #276]	; (80085c0 <pvPortMalloc+0x188>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d869      	bhi.n	8008588 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80084b4:	4b43      	ldr	r3, [pc, #268]	; (80085c4 <pvPortMalloc+0x18c>)
 80084b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80084b8:	4b42      	ldr	r3, [pc, #264]	; (80085c4 <pvPortMalloc+0x18c>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80084be:	e004      	b.n	80084ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80084c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80084c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80084ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	687a      	ldr	r2, [r7, #4]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d903      	bls.n	80084dc <pvPortMalloc+0xa4>
 80084d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d1f1      	bne.n	80084c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80084dc:	4b36      	ldr	r3, [pc, #216]	; (80085b8 <pvPortMalloc+0x180>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d050      	beq.n	8008588 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80084e6:	6a3b      	ldr	r3, [r7, #32]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2208      	movs	r2, #8
 80084ec:	4413      	add	r3, r2
 80084ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80084f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	6a3b      	ldr	r3, [r7, #32]
 80084f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80084f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fa:	685a      	ldr	r2, [r3, #4]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	1ad2      	subs	r2, r2, r3
 8008500:	2308      	movs	r3, #8
 8008502:	005b      	lsls	r3, r3, #1
 8008504:	429a      	cmp	r2, r3
 8008506:	d91f      	bls.n	8008548 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	4413      	add	r3, r2
 800850e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	f003 0307 	and.w	r3, r3, #7
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00a      	beq.n	8008530 <pvPortMalloc+0xf8>
	__asm volatile
 800851a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800851e:	f383 8811 	msr	BASEPRI, r3
 8008522:	f3bf 8f6f 	isb	sy
 8008526:	f3bf 8f4f 	dsb	sy
 800852a:	613b      	str	r3, [r7, #16]
}
 800852c:	bf00      	nop
 800852e:	e7fe      	b.n	800852e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008532:	685a      	ldr	r2, [r3, #4]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	1ad2      	subs	r2, r2, r3
 8008538:	69bb      	ldr	r3, [r7, #24]
 800853a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800853c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008542:	69b8      	ldr	r0, [r7, #24]
 8008544:	f000 f908 	bl	8008758 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008548:	4b1d      	ldr	r3, [pc, #116]	; (80085c0 <pvPortMalloc+0x188>)
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	1ad3      	subs	r3, r2, r3
 8008552:	4a1b      	ldr	r2, [pc, #108]	; (80085c0 <pvPortMalloc+0x188>)
 8008554:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008556:	4b1a      	ldr	r3, [pc, #104]	; (80085c0 <pvPortMalloc+0x188>)
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	4b1b      	ldr	r3, [pc, #108]	; (80085c8 <pvPortMalloc+0x190>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	429a      	cmp	r2, r3
 8008560:	d203      	bcs.n	800856a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008562:	4b17      	ldr	r3, [pc, #92]	; (80085c0 <pvPortMalloc+0x188>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a18      	ldr	r2, [pc, #96]	; (80085c8 <pvPortMalloc+0x190>)
 8008568:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800856a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856c:	685a      	ldr	r2, [r3, #4]
 800856e:	4b13      	ldr	r3, [pc, #76]	; (80085bc <pvPortMalloc+0x184>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	431a      	orrs	r2, r3
 8008574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008576:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800857a:	2200      	movs	r2, #0
 800857c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800857e:	4b13      	ldr	r3, [pc, #76]	; (80085cc <pvPortMalloc+0x194>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	3301      	adds	r3, #1
 8008584:	4a11      	ldr	r2, [pc, #68]	; (80085cc <pvPortMalloc+0x194>)
 8008586:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008588:	f7ff f860 	bl	800764c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800858c:	69fb      	ldr	r3, [r7, #28]
 800858e:	f003 0307 	and.w	r3, r3, #7
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00a      	beq.n	80085ac <pvPortMalloc+0x174>
	__asm volatile
 8008596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800859a:	f383 8811 	msr	BASEPRI, r3
 800859e:	f3bf 8f6f 	isb	sy
 80085a2:	f3bf 8f4f 	dsb	sy
 80085a6:	60fb      	str	r3, [r7, #12]
}
 80085a8:	bf00      	nop
 80085aa:	e7fe      	b.n	80085aa <pvPortMalloc+0x172>
	return pvReturn;
 80085ac:	69fb      	ldr	r3, [r7, #28]
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3728      	adds	r7, #40	; 0x28
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	bf00      	nop
 80085b8:	20004374 	.word	0x20004374
 80085bc:	20004388 	.word	0x20004388
 80085c0:	20004378 	.word	0x20004378
 80085c4:	2000436c 	.word	0x2000436c
 80085c8:	2000437c 	.word	0x2000437c
 80085cc:	20004380 	.word	0x20004380

080085d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b086      	sub	sp, #24
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d04d      	beq.n	800867e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80085e2:	2308      	movs	r3, #8
 80085e4:	425b      	negs	r3, r3
 80085e6:	697a      	ldr	r2, [r7, #20]
 80085e8:	4413      	add	r3, r2
 80085ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	685a      	ldr	r2, [r3, #4]
 80085f4:	4b24      	ldr	r3, [pc, #144]	; (8008688 <vPortFree+0xb8>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4013      	ands	r3, r2
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d10a      	bne.n	8008614 <vPortFree+0x44>
	__asm volatile
 80085fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008602:	f383 8811 	msr	BASEPRI, r3
 8008606:	f3bf 8f6f 	isb	sy
 800860a:	f3bf 8f4f 	dsb	sy
 800860e:	60fb      	str	r3, [r7, #12]
}
 8008610:	bf00      	nop
 8008612:	e7fe      	b.n	8008612 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d00a      	beq.n	8008632 <vPortFree+0x62>
	__asm volatile
 800861c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008620:	f383 8811 	msr	BASEPRI, r3
 8008624:	f3bf 8f6f 	isb	sy
 8008628:	f3bf 8f4f 	dsb	sy
 800862c:	60bb      	str	r3, [r7, #8]
}
 800862e:	bf00      	nop
 8008630:	e7fe      	b.n	8008630 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	685a      	ldr	r2, [r3, #4]
 8008636:	4b14      	ldr	r3, [pc, #80]	; (8008688 <vPortFree+0xb8>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4013      	ands	r3, r2
 800863c:	2b00      	cmp	r3, #0
 800863e:	d01e      	beq.n	800867e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d11a      	bne.n	800867e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	685a      	ldr	r2, [r3, #4]
 800864c:	4b0e      	ldr	r3, [pc, #56]	; (8008688 <vPortFree+0xb8>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	43db      	mvns	r3, r3
 8008652:	401a      	ands	r2, r3
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008658:	f7fe ffea 	bl	8007630 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	685a      	ldr	r2, [r3, #4]
 8008660:	4b0a      	ldr	r3, [pc, #40]	; (800868c <vPortFree+0xbc>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4413      	add	r3, r2
 8008666:	4a09      	ldr	r2, [pc, #36]	; (800868c <vPortFree+0xbc>)
 8008668:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800866a:	6938      	ldr	r0, [r7, #16]
 800866c:	f000 f874 	bl	8008758 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008670:	4b07      	ldr	r3, [pc, #28]	; (8008690 <vPortFree+0xc0>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	3301      	adds	r3, #1
 8008676:	4a06      	ldr	r2, [pc, #24]	; (8008690 <vPortFree+0xc0>)
 8008678:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800867a:	f7fe ffe7 	bl	800764c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800867e:	bf00      	nop
 8008680:	3718      	adds	r7, #24
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	20004388 	.word	0x20004388
 800868c:	20004378 	.word	0x20004378
 8008690:	20004384 	.word	0x20004384

08008694 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800869a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800869e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80086a0:	4b27      	ldr	r3, [pc, #156]	; (8008740 <prvHeapInit+0xac>)
 80086a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f003 0307 	and.w	r3, r3, #7
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00c      	beq.n	80086c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	3307      	adds	r3, #7
 80086b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f023 0307 	bic.w	r3, r3, #7
 80086ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80086bc:	68ba      	ldr	r2, [r7, #8]
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	4a1f      	ldr	r2, [pc, #124]	; (8008740 <prvHeapInit+0xac>)
 80086c4:	4413      	add	r3, r2
 80086c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80086cc:	4a1d      	ldr	r2, [pc, #116]	; (8008744 <prvHeapInit+0xb0>)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80086d2:	4b1c      	ldr	r3, [pc, #112]	; (8008744 <prvHeapInit+0xb0>)
 80086d4:	2200      	movs	r2, #0
 80086d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	68ba      	ldr	r2, [r7, #8]
 80086dc:	4413      	add	r3, r2
 80086de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80086e0:	2208      	movs	r2, #8
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	1a9b      	subs	r3, r3, r2
 80086e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f023 0307 	bic.w	r3, r3, #7
 80086ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	4a15      	ldr	r2, [pc, #84]	; (8008748 <prvHeapInit+0xb4>)
 80086f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80086f6:	4b14      	ldr	r3, [pc, #80]	; (8008748 <prvHeapInit+0xb4>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2200      	movs	r2, #0
 80086fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80086fe:	4b12      	ldr	r3, [pc, #72]	; (8008748 <prvHeapInit+0xb4>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2200      	movs	r2, #0
 8008704:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	68fa      	ldr	r2, [r7, #12]
 800870e:	1ad2      	subs	r2, r2, r3
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008714:	4b0c      	ldr	r3, [pc, #48]	; (8008748 <prvHeapInit+0xb4>)
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	4a0a      	ldr	r2, [pc, #40]	; (800874c <prvHeapInit+0xb8>)
 8008722:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	4a09      	ldr	r2, [pc, #36]	; (8008750 <prvHeapInit+0xbc>)
 800872a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800872c:	4b09      	ldr	r3, [pc, #36]	; (8008754 <prvHeapInit+0xc0>)
 800872e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008732:	601a      	str	r2, [r3, #0]
}
 8008734:	bf00      	nop
 8008736:	3714      	adds	r7, #20
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr
 8008740:	2000076c 	.word	0x2000076c
 8008744:	2000436c 	.word	0x2000436c
 8008748:	20004374 	.word	0x20004374
 800874c:	2000437c 	.word	0x2000437c
 8008750:	20004378 	.word	0x20004378
 8008754:	20004388 	.word	0x20004388

08008758 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008758:	b480      	push	{r7}
 800875a:	b085      	sub	sp, #20
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008760:	4b28      	ldr	r3, [pc, #160]	; (8008804 <prvInsertBlockIntoFreeList+0xac>)
 8008762:	60fb      	str	r3, [r7, #12]
 8008764:	e002      	b.n	800876c <prvInsertBlockIntoFreeList+0x14>
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	60fb      	str	r3, [r7, #12]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	429a      	cmp	r2, r3
 8008774:	d8f7      	bhi.n	8008766 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	68ba      	ldr	r2, [r7, #8]
 8008780:	4413      	add	r3, r2
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	429a      	cmp	r2, r3
 8008786:	d108      	bne.n	800879a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	685a      	ldr	r2, [r3, #4]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	441a      	add	r2, r3
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	68ba      	ldr	r2, [r7, #8]
 80087a4:	441a      	add	r2, r3
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d118      	bne.n	80087e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	4b15      	ldr	r3, [pc, #84]	; (8008808 <prvInsertBlockIntoFreeList+0xb0>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d00d      	beq.n	80087d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	685a      	ldr	r2, [r3, #4]
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	441a      	add	r2, r3
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	681a      	ldr	r2, [r3, #0]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	601a      	str	r2, [r3, #0]
 80087d4:	e008      	b.n	80087e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80087d6:	4b0c      	ldr	r3, [pc, #48]	; (8008808 <prvInsertBlockIntoFreeList+0xb0>)
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	601a      	str	r2, [r3, #0]
 80087de:	e003      	b.n	80087e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d002      	beq.n	80087f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	687a      	ldr	r2, [r7, #4]
 80087f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087f6:	bf00      	nop
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	2000436c 	.word	0x2000436c
 8008808:	20004374 	.word	0x20004374

0800880c <atof>:
 800880c:	2100      	movs	r1, #0
 800880e:	f001 bd75 	b.w	800a2fc <strtod>

08008812 <atoi>:
 8008812:	220a      	movs	r2, #10
 8008814:	2100      	movs	r1, #0
 8008816:	f001 be01 	b.w	800a41c <strtol>
	...

0800881c <__errno>:
 800881c:	4b01      	ldr	r3, [pc, #4]	; (8008824 <__errno+0x8>)
 800881e:	6818      	ldr	r0, [r3, #0]
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	20000048 	.word	0x20000048

08008828 <std>:
 8008828:	2300      	movs	r3, #0
 800882a:	b510      	push	{r4, lr}
 800882c:	4604      	mov	r4, r0
 800882e:	e9c0 3300 	strd	r3, r3, [r0]
 8008832:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008836:	6083      	str	r3, [r0, #8]
 8008838:	8181      	strh	r1, [r0, #12]
 800883a:	6643      	str	r3, [r0, #100]	; 0x64
 800883c:	81c2      	strh	r2, [r0, #14]
 800883e:	6183      	str	r3, [r0, #24]
 8008840:	4619      	mov	r1, r3
 8008842:	2208      	movs	r2, #8
 8008844:	305c      	adds	r0, #92	; 0x5c
 8008846:	f000 f91a 	bl	8008a7e <memset>
 800884a:	4b05      	ldr	r3, [pc, #20]	; (8008860 <std+0x38>)
 800884c:	6263      	str	r3, [r4, #36]	; 0x24
 800884e:	4b05      	ldr	r3, [pc, #20]	; (8008864 <std+0x3c>)
 8008850:	62a3      	str	r3, [r4, #40]	; 0x28
 8008852:	4b05      	ldr	r3, [pc, #20]	; (8008868 <std+0x40>)
 8008854:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008856:	4b05      	ldr	r3, [pc, #20]	; (800886c <std+0x44>)
 8008858:	6224      	str	r4, [r4, #32]
 800885a:	6323      	str	r3, [r4, #48]	; 0x30
 800885c:	bd10      	pop	{r4, pc}
 800885e:	bf00      	nop
 8008860:	08009629 	.word	0x08009629
 8008864:	0800964b 	.word	0x0800964b
 8008868:	08009683 	.word	0x08009683
 800886c:	080096a7 	.word	0x080096a7

08008870 <_cleanup_r>:
 8008870:	4901      	ldr	r1, [pc, #4]	; (8008878 <_cleanup_r+0x8>)
 8008872:	f000 b8af 	b.w	80089d4 <_fwalk_reent>
 8008876:	bf00      	nop
 8008878:	0800b3f5 	.word	0x0800b3f5

0800887c <__sfmoreglue>:
 800887c:	b570      	push	{r4, r5, r6, lr}
 800887e:	1e4a      	subs	r2, r1, #1
 8008880:	2568      	movs	r5, #104	; 0x68
 8008882:	4355      	muls	r5, r2
 8008884:	460e      	mov	r6, r1
 8008886:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800888a:	f000 f901 	bl	8008a90 <_malloc_r>
 800888e:	4604      	mov	r4, r0
 8008890:	b140      	cbz	r0, 80088a4 <__sfmoreglue+0x28>
 8008892:	2100      	movs	r1, #0
 8008894:	e9c0 1600 	strd	r1, r6, [r0]
 8008898:	300c      	adds	r0, #12
 800889a:	60a0      	str	r0, [r4, #8]
 800889c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80088a0:	f000 f8ed 	bl	8008a7e <memset>
 80088a4:	4620      	mov	r0, r4
 80088a6:	bd70      	pop	{r4, r5, r6, pc}

080088a8 <__sfp_lock_acquire>:
 80088a8:	4801      	ldr	r0, [pc, #4]	; (80088b0 <__sfp_lock_acquire+0x8>)
 80088aa:	f000 b8d8 	b.w	8008a5e <__retarget_lock_acquire_recursive>
 80088ae:	bf00      	nop
 80088b0:	2000461c 	.word	0x2000461c

080088b4 <__sfp_lock_release>:
 80088b4:	4801      	ldr	r0, [pc, #4]	; (80088bc <__sfp_lock_release+0x8>)
 80088b6:	f000 b8d3 	b.w	8008a60 <__retarget_lock_release_recursive>
 80088ba:	bf00      	nop
 80088bc:	2000461c 	.word	0x2000461c

080088c0 <__sinit_lock_acquire>:
 80088c0:	4801      	ldr	r0, [pc, #4]	; (80088c8 <__sinit_lock_acquire+0x8>)
 80088c2:	f000 b8cc 	b.w	8008a5e <__retarget_lock_acquire_recursive>
 80088c6:	bf00      	nop
 80088c8:	20004617 	.word	0x20004617

080088cc <__sinit_lock_release>:
 80088cc:	4801      	ldr	r0, [pc, #4]	; (80088d4 <__sinit_lock_release+0x8>)
 80088ce:	f000 b8c7 	b.w	8008a60 <__retarget_lock_release_recursive>
 80088d2:	bf00      	nop
 80088d4:	20004617 	.word	0x20004617

080088d8 <__sinit>:
 80088d8:	b510      	push	{r4, lr}
 80088da:	4604      	mov	r4, r0
 80088dc:	f7ff fff0 	bl	80088c0 <__sinit_lock_acquire>
 80088e0:	69a3      	ldr	r3, [r4, #24]
 80088e2:	b11b      	cbz	r3, 80088ec <__sinit+0x14>
 80088e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088e8:	f7ff bff0 	b.w	80088cc <__sinit_lock_release>
 80088ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80088f0:	6523      	str	r3, [r4, #80]	; 0x50
 80088f2:	4b13      	ldr	r3, [pc, #76]	; (8008940 <__sinit+0x68>)
 80088f4:	4a13      	ldr	r2, [pc, #76]	; (8008944 <__sinit+0x6c>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	62a2      	str	r2, [r4, #40]	; 0x28
 80088fa:	42a3      	cmp	r3, r4
 80088fc:	bf04      	itt	eq
 80088fe:	2301      	moveq	r3, #1
 8008900:	61a3      	streq	r3, [r4, #24]
 8008902:	4620      	mov	r0, r4
 8008904:	f000 f820 	bl	8008948 <__sfp>
 8008908:	6060      	str	r0, [r4, #4]
 800890a:	4620      	mov	r0, r4
 800890c:	f000 f81c 	bl	8008948 <__sfp>
 8008910:	60a0      	str	r0, [r4, #8]
 8008912:	4620      	mov	r0, r4
 8008914:	f000 f818 	bl	8008948 <__sfp>
 8008918:	2200      	movs	r2, #0
 800891a:	60e0      	str	r0, [r4, #12]
 800891c:	2104      	movs	r1, #4
 800891e:	6860      	ldr	r0, [r4, #4]
 8008920:	f7ff ff82 	bl	8008828 <std>
 8008924:	68a0      	ldr	r0, [r4, #8]
 8008926:	2201      	movs	r2, #1
 8008928:	2109      	movs	r1, #9
 800892a:	f7ff ff7d 	bl	8008828 <std>
 800892e:	68e0      	ldr	r0, [r4, #12]
 8008930:	2202      	movs	r2, #2
 8008932:	2112      	movs	r1, #18
 8008934:	f7ff ff78 	bl	8008828 <std>
 8008938:	2301      	movs	r3, #1
 800893a:	61a3      	str	r3, [r4, #24]
 800893c:	e7d2      	b.n	80088e4 <__sinit+0xc>
 800893e:	bf00      	nop
 8008940:	0800f700 	.word	0x0800f700
 8008944:	08008871 	.word	0x08008871

08008948 <__sfp>:
 8008948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800894a:	4607      	mov	r7, r0
 800894c:	f7ff ffac 	bl	80088a8 <__sfp_lock_acquire>
 8008950:	4b1e      	ldr	r3, [pc, #120]	; (80089cc <__sfp+0x84>)
 8008952:	681e      	ldr	r6, [r3, #0]
 8008954:	69b3      	ldr	r3, [r6, #24]
 8008956:	b913      	cbnz	r3, 800895e <__sfp+0x16>
 8008958:	4630      	mov	r0, r6
 800895a:	f7ff ffbd 	bl	80088d8 <__sinit>
 800895e:	3648      	adds	r6, #72	; 0x48
 8008960:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008964:	3b01      	subs	r3, #1
 8008966:	d503      	bpl.n	8008970 <__sfp+0x28>
 8008968:	6833      	ldr	r3, [r6, #0]
 800896a:	b30b      	cbz	r3, 80089b0 <__sfp+0x68>
 800896c:	6836      	ldr	r6, [r6, #0]
 800896e:	e7f7      	b.n	8008960 <__sfp+0x18>
 8008970:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008974:	b9d5      	cbnz	r5, 80089ac <__sfp+0x64>
 8008976:	4b16      	ldr	r3, [pc, #88]	; (80089d0 <__sfp+0x88>)
 8008978:	60e3      	str	r3, [r4, #12]
 800897a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800897e:	6665      	str	r5, [r4, #100]	; 0x64
 8008980:	f000 f86c 	bl	8008a5c <__retarget_lock_init_recursive>
 8008984:	f7ff ff96 	bl	80088b4 <__sfp_lock_release>
 8008988:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800898c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008990:	6025      	str	r5, [r4, #0]
 8008992:	61a5      	str	r5, [r4, #24]
 8008994:	2208      	movs	r2, #8
 8008996:	4629      	mov	r1, r5
 8008998:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800899c:	f000 f86f 	bl	8008a7e <memset>
 80089a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80089a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80089a8:	4620      	mov	r0, r4
 80089aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089ac:	3468      	adds	r4, #104	; 0x68
 80089ae:	e7d9      	b.n	8008964 <__sfp+0x1c>
 80089b0:	2104      	movs	r1, #4
 80089b2:	4638      	mov	r0, r7
 80089b4:	f7ff ff62 	bl	800887c <__sfmoreglue>
 80089b8:	4604      	mov	r4, r0
 80089ba:	6030      	str	r0, [r6, #0]
 80089bc:	2800      	cmp	r0, #0
 80089be:	d1d5      	bne.n	800896c <__sfp+0x24>
 80089c0:	f7ff ff78 	bl	80088b4 <__sfp_lock_release>
 80089c4:	230c      	movs	r3, #12
 80089c6:	603b      	str	r3, [r7, #0]
 80089c8:	e7ee      	b.n	80089a8 <__sfp+0x60>
 80089ca:	bf00      	nop
 80089cc:	0800f700 	.word	0x0800f700
 80089d0:	ffff0001 	.word	0xffff0001

080089d4 <_fwalk_reent>:
 80089d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089d8:	4606      	mov	r6, r0
 80089da:	4688      	mov	r8, r1
 80089dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80089e0:	2700      	movs	r7, #0
 80089e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089e6:	f1b9 0901 	subs.w	r9, r9, #1
 80089ea:	d505      	bpl.n	80089f8 <_fwalk_reent+0x24>
 80089ec:	6824      	ldr	r4, [r4, #0]
 80089ee:	2c00      	cmp	r4, #0
 80089f0:	d1f7      	bne.n	80089e2 <_fwalk_reent+0xe>
 80089f2:	4638      	mov	r0, r7
 80089f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089f8:	89ab      	ldrh	r3, [r5, #12]
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	d907      	bls.n	8008a0e <_fwalk_reent+0x3a>
 80089fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a02:	3301      	adds	r3, #1
 8008a04:	d003      	beq.n	8008a0e <_fwalk_reent+0x3a>
 8008a06:	4629      	mov	r1, r5
 8008a08:	4630      	mov	r0, r6
 8008a0a:	47c0      	blx	r8
 8008a0c:	4307      	orrs	r7, r0
 8008a0e:	3568      	adds	r5, #104	; 0x68
 8008a10:	e7e9      	b.n	80089e6 <_fwalk_reent+0x12>
	...

08008a14 <__libc_init_array>:
 8008a14:	b570      	push	{r4, r5, r6, lr}
 8008a16:	4d0d      	ldr	r5, [pc, #52]	; (8008a4c <__libc_init_array+0x38>)
 8008a18:	4c0d      	ldr	r4, [pc, #52]	; (8008a50 <__libc_init_array+0x3c>)
 8008a1a:	1b64      	subs	r4, r4, r5
 8008a1c:	10a4      	asrs	r4, r4, #2
 8008a1e:	2600      	movs	r6, #0
 8008a20:	42a6      	cmp	r6, r4
 8008a22:	d109      	bne.n	8008a38 <__libc_init_array+0x24>
 8008a24:	4d0b      	ldr	r5, [pc, #44]	; (8008a54 <__libc_init_array+0x40>)
 8008a26:	4c0c      	ldr	r4, [pc, #48]	; (8008a58 <__libc_init_array+0x44>)
 8008a28:	f006 fc14 	bl	800f254 <_init>
 8008a2c:	1b64      	subs	r4, r4, r5
 8008a2e:	10a4      	asrs	r4, r4, #2
 8008a30:	2600      	movs	r6, #0
 8008a32:	42a6      	cmp	r6, r4
 8008a34:	d105      	bne.n	8008a42 <__libc_init_array+0x2e>
 8008a36:	bd70      	pop	{r4, r5, r6, pc}
 8008a38:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a3c:	4798      	blx	r3
 8008a3e:	3601      	adds	r6, #1
 8008a40:	e7ee      	b.n	8008a20 <__libc_init_array+0xc>
 8008a42:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a46:	4798      	blx	r3
 8008a48:	3601      	adds	r6, #1
 8008a4a:	e7f2      	b.n	8008a32 <__libc_init_array+0x1e>
 8008a4c:	0800fdf0 	.word	0x0800fdf0
 8008a50:	0800fdf0 	.word	0x0800fdf0
 8008a54:	0800fdf0 	.word	0x0800fdf0
 8008a58:	0800fdf4 	.word	0x0800fdf4

08008a5c <__retarget_lock_init_recursive>:
 8008a5c:	4770      	bx	lr

08008a5e <__retarget_lock_acquire_recursive>:
 8008a5e:	4770      	bx	lr

08008a60 <__retarget_lock_release_recursive>:
 8008a60:	4770      	bx	lr

08008a62 <memcpy>:
 8008a62:	440a      	add	r2, r1
 8008a64:	4291      	cmp	r1, r2
 8008a66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a6a:	d100      	bne.n	8008a6e <memcpy+0xc>
 8008a6c:	4770      	bx	lr
 8008a6e:	b510      	push	{r4, lr}
 8008a70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a78:	4291      	cmp	r1, r2
 8008a7a:	d1f9      	bne.n	8008a70 <memcpy+0xe>
 8008a7c:	bd10      	pop	{r4, pc}

08008a7e <memset>:
 8008a7e:	4402      	add	r2, r0
 8008a80:	4603      	mov	r3, r0
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d100      	bne.n	8008a88 <memset+0xa>
 8008a86:	4770      	bx	lr
 8008a88:	f803 1b01 	strb.w	r1, [r3], #1
 8008a8c:	e7f9      	b.n	8008a82 <memset+0x4>
	...

08008a90 <_malloc_r>:
 8008a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a92:	1ccd      	adds	r5, r1, #3
 8008a94:	f025 0503 	bic.w	r5, r5, #3
 8008a98:	3508      	adds	r5, #8
 8008a9a:	2d0c      	cmp	r5, #12
 8008a9c:	bf38      	it	cc
 8008a9e:	250c      	movcc	r5, #12
 8008aa0:	2d00      	cmp	r5, #0
 8008aa2:	4606      	mov	r6, r0
 8008aa4:	db01      	blt.n	8008aaa <_malloc_r+0x1a>
 8008aa6:	42a9      	cmp	r1, r5
 8008aa8:	d903      	bls.n	8008ab2 <_malloc_r+0x22>
 8008aaa:	230c      	movs	r3, #12
 8008aac:	6033      	str	r3, [r6, #0]
 8008aae:	2000      	movs	r0, #0
 8008ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ab2:	f003 f8df 	bl	800bc74 <__malloc_lock>
 8008ab6:	4921      	ldr	r1, [pc, #132]	; (8008b3c <_malloc_r+0xac>)
 8008ab8:	680a      	ldr	r2, [r1, #0]
 8008aba:	4614      	mov	r4, r2
 8008abc:	b99c      	cbnz	r4, 8008ae6 <_malloc_r+0x56>
 8008abe:	4f20      	ldr	r7, [pc, #128]	; (8008b40 <_malloc_r+0xb0>)
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	b923      	cbnz	r3, 8008ace <_malloc_r+0x3e>
 8008ac4:	4621      	mov	r1, r4
 8008ac6:	4630      	mov	r0, r6
 8008ac8:	f000 fd9e 	bl	8009608 <_sbrk_r>
 8008acc:	6038      	str	r0, [r7, #0]
 8008ace:	4629      	mov	r1, r5
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	f000 fd99 	bl	8009608 <_sbrk_r>
 8008ad6:	1c43      	adds	r3, r0, #1
 8008ad8:	d123      	bne.n	8008b22 <_malloc_r+0x92>
 8008ada:	230c      	movs	r3, #12
 8008adc:	6033      	str	r3, [r6, #0]
 8008ade:	4630      	mov	r0, r6
 8008ae0:	f003 f8ce 	bl	800bc80 <__malloc_unlock>
 8008ae4:	e7e3      	b.n	8008aae <_malloc_r+0x1e>
 8008ae6:	6823      	ldr	r3, [r4, #0]
 8008ae8:	1b5b      	subs	r3, r3, r5
 8008aea:	d417      	bmi.n	8008b1c <_malloc_r+0x8c>
 8008aec:	2b0b      	cmp	r3, #11
 8008aee:	d903      	bls.n	8008af8 <_malloc_r+0x68>
 8008af0:	6023      	str	r3, [r4, #0]
 8008af2:	441c      	add	r4, r3
 8008af4:	6025      	str	r5, [r4, #0]
 8008af6:	e004      	b.n	8008b02 <_malloc_r+0x72>
 8008af8:	6863      	ldr	r3, [r4, #4]
 8008afa:	42a2      	cmp	r2, r4
 8008afc:	bf0c      	ite	eq
 8008afe:	600b      	streq	r3, [r1, #0]
 8008b00:	6053      	strne	r3, [r2, #4]
 8008b02:	4630      	mov	r0, r6
 8008b04:	f003 f8bc 	bl	800bc80 <__malloc_unlock>
 8008b08:	f104 000b 	add.w	r0, r4, #11
 8008b0c:	1d23      	adds	r3, r4, #4
 8008b0e:	f020 0007 	bic.w	r0, r0, #7
 8008b12:	1ac2      	subs	r2, r0, r3
 8008b14:	d0cc      	beq.n	8008ab0 <_malloc_r+0x20>
 8008b16:	1a1b      	subs	r3, r3, r0
 8008b18:	50a3      	str	r3, [r4, r2]
 8008b1a:	e7c9      	b.n	8008ab0 <_malloc_r+0x20>
 8008b1c:	4622      	mov	r2, r4
 8008b1e:	6864      	ldr	r4, [r4, #4]
 8008b20:	e7cc      	b.n	8008abc <_malloc_r+0x2c>
 8008b22:	1cc4      	adds	r4, r0, #3
 8008b24:	f024 0403 	bic.w	r4, r4, #3
 8008b28:	42a0      	cmp	r0, r4
 8008b2a:	d0e3      	beq.n	8008af4 <_malloc_r+0x64>
 8008b2c:	1a21      	subs	r1, r4, r0
 8008b2e:	4630      	mov	r0, r6
 8008b30:	f000 fd6a 	bl	8009608 <_sbrk_r>
 8008b34:	3001      	adds	r0, #1
 8008b36:	d1dd      	bne.n	8008af4 <_malloc_r+0x64>
 8008b38:	e7cf      	b.n	8008ada <_malloc_r+0x4a>
 8008b3a:	bf00      	nop
 8008b3c:	2000438c 	.word	0x2000438c
 8008b40:	20004390 	.word	0x20004390

08008b44 <__cvt>:
 8008b44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b48:	ec55 4b10 	vmov	r4, r5, d0
 8008b4c:	2d00      	cmp	r5, #0
 8008b4e:	460e      	mov	r6, r1
 8008b50:	4619      	mov	r1, r3
 8008b52:	462b      	mov	r3, r5
 8008b54:	bfbb      	ittet	lt
 8008b56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008b5a:	461d      	movlt	r5, r3
 8008b5c:	2300      	movge	r3, #0
 8008b5e:	232d      	movlt	r3, #45	; 0x2d
 8008b60:	700b      	strb	r3, [r1, #0]
 8008b62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008b68:	4691      	mov	r9, r2
 8008b6a:	f023 0820 	bic.w	r8, r3, #32
 8008b6e:	bfbc      	itt	lt
 8008b70:	4622      	movlt	r2, r4
 8008b72:	4614      	movlt	r4, r2
 8008b74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008b78:	d005      	beq.n	8008b86 <__cvt+0x42>
 8008b7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008b7e:	d100      	bne.n	8008b82 <__cvt+0x3e>
 8008b80:	3601      	adds	r6, #1
 8008b82:	2102      	movs	r1, #2
 8008b84:	e000      	b.n	8008b88 <__cvt+0x44>
 8008b86:	2103      	movs	r1, #3
 8008b88:	ab03      	add	r3, sp, #12
 8008b8a:	9301      	str	r3, [sp, #4]
 8008b8c:	ab02      	add	r3, sp, #8
 8008b8e:	9300      	str	r3, [sp, #0]
 8008b90:	ec45 4b10 	vmov	d0, r4, r5
 8008b94:	4653      	mov	r3, sl
 8008b96:	4632      	mov	r2, r6
 8008b98:	f001 fdba 	bl	800a710 <_dtoa_r>
 8008b9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008ba0:	4607      	mov	r7, r0
 8008ba2:	d102      	bne.n	8008baa <__cvt+0x66>
 8008ba4:	f019 0f01 	tst.w	r9, #1
 8008ba8:	d022      	beq.n	8008bf0 <__cvt+0xac>
 8008baa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008bae:	eb07 0906 	add.w	r9, r7, r6
 8008bb2:	d110      	bne.n	8008bd6 <__cvt+0x92>
 8008bb4:	783b      	ldrb	r3, [r7, #0]
 8008bb6:	2b30      	cmp	r3, #48	; 0x30
 8008bb8:	d10a      	bne.n	8008bd0 <__cvt+0x8c>
 8008bba:	2200      	movs	r2, #0
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	4629      	mov	r1, r5
 8008bc2:	f7f7 ffb1 	bl	8000b28 <__aeabi_dcmpeq>
 8008bc6:	b918      	cbnz	r0, 8008bd0 <__cvt+0x8c>
 8008bc8:	f1c6 0601 	rsb	r6, r6, #1
 8008bcc:	f8ca 6000 	str.w	r6, [sl]
 8008bd0:	f8da 3000 	ldr.w	r3, [sl]
 8008bd4:	4499      	add	r9, r3
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	2300      	movs	r3, #0
 8008bda:	4620      	mov	r0, r4
 8008bdc:	4629      	mov	r1, r5
 8008bde:	f7f7 ffa3 	bl	8000b28 <__aeabi_dcmpeq>
 8008be2:	b108      	cbz	r0, 8008be8 <__cvt+0xa4>
 8008be4:	f8cd 900c 	str.w	r9, [sp, #12]
 8008be8:	2230      	movs	r2, #48	; 0x30
 8008bea:	9b03      	ldr	r3, [sp, #12]
 8008bec:	454b      	cmp	r3, r9
 8008bee:	d307      	bcc.n	8008c00 <__cvt+0xbc>
 8008bf0:	9b03      	ldr	r3, [sp, #12]
 8008bf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008bf4:	1bdb      	subs	r3, r3, r7
 8008bf6:	4638      	mov	r0, r7
 8008bf8:	6013      	str	r3, [r2, #0]
 8008bfa:	b004      	add	sp, #16
 8008bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c00:	1c59      	adds	r1, r3, #1
 8008c02:	9103      	str	r1, [sp, #12]
 8008c04:	701a      	strb	r2, [r3, #0]
 8008c06:	e7f0      	b.n	8008bea <__cvt+0xa6>

08008c08 <__exponent>:
 8008c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	2900      	cmp	r1, #0
 8008c0e:	bfb8      	it	lt
 8008c10:	4249      	neglt	r1, r1
 8008c12:	f803 2b02 	strb.w	r2, [r3], #2
 8008c16:	bfb4      	ite	lt
 8008c18:	222d      	movlt	r2, #45	; 0x2d
 8008c1a:	222b      	movge	r2, #43	; 0x2b
 8008c1c:	2909      	cmp	r1, #9
 8008c1e:	7042      	strb	r2, [r0, #1]
 8008c20:	dd2a      	ble.n	8008c78 <__exponent+0x70>
 8008c22:	f10d 0407 	add.w	r4, sp, #7
 8008c26:	46a4      	mov	ip, r4
 8008c28:	270a      	movs	r7, #10
 8008c2a:	46a6      	mov	lr, r4
 8008c2c:	460a      	mov	r2, r1
 8008c2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008c32:	fb07 1516 	mls	r5, r7, r6, r1
 8008c36:	3530      	adds	r5, #48	; 0x30
 8008c38:	2a63      	cmp	r2, #99	; 0x63
 8008c3a:	f104 34ff 	add.w	r4, r4, #4294967295
 8008c3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008c42:	4631      	mov	r1, r6
 8008c44:	dcf1      	bgt.n	8008c2a <__exponent+0x22>
 8008c46:	3130      	adds	r1, #48	; 0x30
 8008c48:	f1ae 0502 	sub.w	r5, lr, #2
 8008c4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008c50:	1c44      	adds	r4, r0, #1
 8008c52:	4629      	mov	r1, r5
 8008c54:	4561      	cmp	r1, ip
 8008c56:	d30a      	bcc.n	8008c6e <__exponent+0x66>
 8008c58:	f10d 0209 	add.w	r2, sp, #9
 8008c5c:	eba2 020e 	sub.w	r2, r2, lr
 8008c60:	4565      	cmp	r5, ip
 8008c62:	bf88      	it	hi
 8008c64:	2200      	movhi	r2, #0
 8008c66:	4413      	add	r3, r2
 8008c68:	1a18      	subs	r0, r3, r0
 8008c6a:	b003      	add	sp, #12
 8008c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008c76:	e7ed      	b.n	8008c54 <__exponent+0x4c>
 8008c78:	2330      	movs	r3, #48	; 0x30
 8008c7a:	3130      	adds	r1, #48	; 0x30
 8008c7c:	7083      	strb	r3, [r0, #2]
 8008c7e:	70c1      	strb	r1, [r0, #3]
 8008c80:	1d03      	adds	r3, r0, #4
 8008c82:	e7f1      	b.n	8008c68 <__exponent+0x60>

08008c84 <_printf_float>:
 8008c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c88:	ed2d 8b02 	vpush	{d8}
 8008c8c:	b08d      	sub	sp, #52	; 0x34
 8008c8e:	460c      	mov	r4, r1
 8008c90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008c94:	4616      	mov	r6, r2
 8008c96:	461f      	mov	r7, r3
 8008c98:	4605      	mov	r5, r0
 8008c9a:	f002 ff57 	bl	800bb4c <_localeconv_r>
 8008c9e:	f8d0 a000 	ldr.w	sl, [r0]
 8008ca2:	4650      	mov	r0, sl
 8008ca4:	f7f7 fabe 	bl	8000224 <strlen>
 8008ca8:	2300      	movs	r3, #0
 8008caa:	930a      	str	r3, [sp, #40]	; 0x28
 8008cac:	6823      	ldr	r3, [r4, #0]
 8008cae:	9305      	str	r3, [sp, #20]
 8008cb0:	f8d8 3000 	ldr.w	r3, [r8]
 8008cb4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008cb8:	3307      	adds	r3, #7
 8008cba:	f023 0307 	bic.w	r3, r3, #7
 8008cbe:	f103 0208 	add.w	r2, r3, #8
 8008cc2:	f8c8 2000 	str.w	r2, [r8]
 8008cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008cce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008cd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008cd6:	9307      	str	r3, [sp, #28]
 8008cd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8008cdc:	ee08 0a10 	vmov	s16, r0
 8008ce0:	4b9f      	ldr	r3, [pc, #636]	; (8008f60 <_printf_float+0x2dc>)
 8008ce2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8008cea:	f7f7 ff4f 	bl	8000b8c <__aeabi_dcmpun>
 8008cee:	bb88      	cbnz	r0, 8008d54 <_printf_float+0xd0>
 8008cf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008cf4:	4b9a      	ldr	r3, [pc, #616]	; (8008f60 <_printf_float+0x2dc>)
 8008cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8008cfa:	f7f7 ff29 	bl	8000b50 <__aeabi_dcmple>
 8008cfe:	bb48      	cbnz	r0, 8008d54 <_printf_float+0xd0>
 8008d00:	2200      	movs	r2, #0
 8008d02:	2300      	movs	r3, #0
 8008d04:	4640      	mov	r0, r8
 8008d06:	4649      	mov	r1, r9
 8008d08:	f7f7 ff18 	bl	8000b3c <__aeabi_dcmplt>
 8008d0c:	b110      	cbz	r0, 8008d14 <_printf_float+0x90>
 8008d0e:	232d      	movs	r3, #45	; 0x2d
 8008d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d14:	4b93      	ldr	r3, [pc, #588]	; (8008f64 <_printf_float+0x2e0>)
 8008d16:	4894      	ldr	r0, [pc, #592]	; (8008f68 <_printf_float+0x2e4>)
 8008d18:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008d1c:	bf94      	ite	ls
 8008d1e:	4698      	movls	r8, r3
 8008d20:	4680      	movhi	r8, r0
 8008d22:	2303      	movs	r3, #3
 8008d24:	6123      	str	r3, [r4, #16]
 8008d26:	9b05      	ldr	r3, [sp, #20]
 8008d28:	f023 0204 	bic.w	r2, r3, #4
 8008d2c:	6022      	str	r2, [r4, #0]
 8008d2e:	f04f 0900 	mov.w	r9, #0
 8008d32:	9700      	str	r7, [sp, #0]
 8008d34:	4633      	mov	r3, r6
 8008d36:	aa0b      	add	r2, sp, #44	; 0x2c
 8008d38:	4621      	mov	r1, r4
 8008d3a:	4628      	mov	r0, r5
 8008d3c:	f000 f9d8 	bl	80090f0 <_printf_common>
 8008d40:	3001      	adds	r0, #1
 8008d42:	f040 8090 	bne.w	8008e66 <_printf_float+0x1e2>
 8008d46:	f04f 30ff 	mov.w	r0, #4294967295
 8008d4a:	b00d      	add	sp, #52	; 0x34
 8008d4c:	ecbd 8b02 	vpop	{d8}
 8008d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d54:	4642      	mov	r2, r8
 8008d56:	464b      	mov	r3, r9
 8008d58:	4640      	mov	r0, r8
 8008d5a:	4649      	mov	r1, r9
 8008d5c:	f7f7 ff16 	bl	8000b8c <__aeabi_dcmpun>
 8008d60:	b140      	cbz	r0, 8008d74 <_printf_float+0xf0>
 8008d62:	464b      	mov	r3, r9
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	bfbc      	itt	lt
 8008d68:	232d      	movlt	r3, #45	; 0x2d
 8008d6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008d6e:	487f      	ldr	r0, [pc, #508]	; (8008f6c <_printf_float+0x2e8>)
 8008d70:	4b7f      	ldr	r3, [pc, #508]	; (8008f70 <_printf_float+0x2ec>)
 8008d72:	e7d1      	b.n	8008d18 <_printf_float+0x94>
 8008d74:	6863      	ldr	r3, [r4, #4]
 8008d76:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008d7a:	9206      	str	r2, [sp, #24]
 8008d7c:	1c5a      	adds	r2, r3, #1
 8008d7e:	d13f      	bne.n	8008e00 <_printf_float+0x17c>
 8008d80:	2306      	movs	r3, #6
 8008d82:	6063      	str	r3, [r4, #4]
 8008d84:	9b05      	ldr	r3, [sp, #20]
 8008d86:	6861      	ldr	r1, [r4, #4]
 8008d88:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	9303      	str	r3, [sp, #12]
 8008d90:	ab0a      	add	r3, sp, #40	; 0x28
 8008d92:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008d96:	ab09      	add	r3, sp, #36	; 0x24
 8008d98:	ec49 8b10 	vmov	d0, r8, r9
 8008d9c:	9300      	str	r3, [sp, #0]
 8008d9e:	6022      	str	r2, [r4, #0]
 8008da0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008da4:	4628      	mov	r0, r5
 8008da6:	f7ff fecd 	bl	8008b44 <__cvt>
 8008daa:	9b06      	ldr	r3, [sp, #24]
 8008dac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dae:	2b47      	cmp	r3, #71	; 0x47
 8008db0:	4680      	mov	r8, r0
 8008db2:	d108      	bne.n	8008dc6 <_printf_float+0x142>
 8008db4:	1cc8      	adds	r0, r1, #3
 8008db6:	db02      	blt.n	8008dbe <_printf_float+0x13a>
 8008db8:	6863      	ldr	r3, [r4, #4]
 8008dba:	4299      	cmp	r1, r3
 8008dbc:	dd41      	ble.n	8008e42 <_printf_float+0x1be>
 8008dbe:	f1ab 0b02 	sub.w	fp, fp, #2
 8008dc2:	fa5f fb8b 	uxtb.w	fp, fp
 8008dc6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008dca:	d820      	bhi.n	8008e0e <_printf_float+0x18a>
 8008dcc:	3901      	subs	r1, #1
 8008dce:	465a      	mov	r2, fp
 8008dd0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008dd4:	9109      	str	r1, [sp, #36]	; 0x24
 8008dd6:	f7ff ff17 	bl	8008c08 <__exponent>
 8008dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ddc:	1813      	adds	r3, r2, r0
 8008dde:	2a01      	cmp	r2, #1
 8008de0:	4681      	mov	r9, r0
 8008de2:	6123      	str	r3, [r4, #16]
 8008de4:	dc02      	bgt.n	8008dec <_printf_float+0x168>
 8008de6:	6822      	ldr	r2, [r4, #0]
 8008de8:	07d2      	lsls	r2, r2, #31
 8008dea:	d501      	bpl.n	8008df0 <_printf_float+0x16c>
 8008dec:	3301      	adds	r3, #1
 8008dee:	6123      	str	r3, [r4, #16]
 8008df0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d09c      	beq.n	8008d32 <_printf_float+0xae>
 8008df8:	232d      	movs	r3, #45	; 0x2d
 8008dfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008dfe:	e798      	b.n	8008d32 <_printf_float+0xae>
 8008e00:	9a06      	ldr	r2, [sp, #24]
 8008e02:	2a47      	cmp	r2, #71	; 0x47
 8008e04:	d1be      	bne.n	8008d84 <_printf_float+0x100>
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d1bc      	bne.n	8008d84 <_printf_float+0x100>
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e7b9      	b.n	8008d82 <_printf_float+0xfe>
 8008e0e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008e12:	d118      	bne.n	8008e46 <_printf_float+0x1c2>
 8008e14:	2900      	cmp	r1, #0
 8008e16:	6863      	ldr	r3, [r4, #4]
 8008e18:	dd0b      	ble.n	8008e32 <_printf_float+0x1ae>
 8008e1a:	6121      	str	r1, [r4, #16]
 8008e1c:	b913      	cbnz	r3, 8008e24 <_printf_float+0x1a0>
 8008e1e:	6822      	ldr	r2, [r4, #0]
 8008e20:	07d0      	lsls	r0, r2, #31
 8008e22:	d502      	bpl.n	8008e2a <_printf_float+0x1a6>
 8008e24:	3301      	adds	r3, #1
 8008e26:	440b      	add	r3, r1
 8008e28:	6123      	str	r3, [r4, #16]
 8008e2a:	65a1      	str	r1, [r4, #88]	; 0x58
 8008e2c:	f04f 0900 	mov.w	r9, #0
 8008e30:	e7de      	b.n	8008df0 <_printf_float+0x16c>
 8008e32:	b913      	cbnz	r3, 8008e3a <_printf_float+0x1b6>
 8008e34:	6822      	ldr	r2, [r4, #0]
 8008e36:	07d2      	lsls	r2, r2, #31
 8008e38:	d501      	bpl.n	8008e3e <_printf_float+0x1ba>
 8008e3a:	3302      	adds	r3, #2
 8008e3c:	e7f4      	b.n	8008e28 <_printf_float+0x1a4>
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e7f2      	b.n	8008e28 <_printf_float+0x1a4>
 8008e42:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e48:	4299      	cmp	r1, r3
 8008e4a:	db05      	blt.n	8008e58 <_printf_float+0x1d4>
 8008e4c:	6823      	ldr	r3, [r4, #0]
 8008e4e:	6121      	str	r1, [r4, #16]
 8008e50:	07d8      	lsls	r0, r3, #31
 8008e52:	d5ea      	bpl.n	8008e2a <_printf_float+0x1a6>
 8008e54:	1c4b      	adds	r3, r1, #1
 8008e56:	e7e7      	b.n	8008e28 <_printf_float+0x1a4>
 8008e58:	2900      	cmp	r1, #0
 8008e5a:	bfd4      	ite	le
 8008e5c:	f1c1 0202 	rsble	r2, r1, #2
 8008e60:	2201      	movgt	r2, #1
 8008e62:	4413      	add	r3, r2
 8008e64:	e7e0      	b.n	8008e28 <_printf_float+0x1a4>
 8008e66:	6823      	ldr	r3, [r4, #0]
 8008e68:	055a      	lsls	r2, r3, #21
 8008e6a:	d407      	bmi.n	8008e7c <_printf_float+0x1f8>
 8008e6c:	6923      	ldr	r3, [r4, #16]
 8008e6e:	4642      	mov	r2, r8
 8008e70:	4631      	mov	r1, r6
 8008e72:	4628      	mov	r0, r5
 8008e74:	47b8      	blx	r7
 8008e76:	3001      	adds	r0, #1
 8008e78:	d12c      	bne.n	8008ed4 <_printf_float+0x250>
 8008e7a:	e764      	b.n	8008d46 <_printf_float+0xc2>
 8008e7c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008e80:	f240 80e0 	bls.w	8009044 <_printf_float+0x3c0>
 8008e84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e88:	2200      	movs	r2, #0
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	f7f7 fe4c 	bl	8000b28 <__aeabi_dcmpeq>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	d034      	beq.n	8008efe <_printf_float+0x27a>
 8008e94:	4a37      	ldr	r2, [pc, #220]	; (8008f74 <_printf_float+0x2f0>)
 8008e96:	2301      	movs	r3, #1
 8008e98:	4631      	mov	r1, r6
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	47b8      	blx	r7
 8008e9e:	3001      	adds	r0, #1
 8008ea0:	f43f af51 	beq.w	8008d46 <_printf_float+0xc2>
 8008ea4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	db02      	blt.n	8008eb2 <_printf_float+0x22e>
 8008eac:	6823      	ldr	r3, [r4, #0]
 8008eae:	07d8      	lsls	r0, r3, #31
 8008eb0:	d510      	bpl.n	8008ed4 <_printf_float+0x250>
 8008eb2:	ee18 3a10 	vmov	r3, s16
 8008eb6:	4652      	mov	r2, sl
 8008eb8:	4631      	mov	r1, r6
 8008eba:	4628      	mov	r0, r5
 8008ebc:	47b8      	blx	r7
 8008ebe:	3001      	adds	r0, #1
 8008ec0:	f43f af41 	beq.w	8008d46 <_printf_float+0xc2>
 8008ec4:	f04f 0800 	mov.w	r8, #0
 8008ec8:	f104 091a 	add.w	r9, r4, #26
 8008ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	4543      	cmp	r3, r8
 8008ed2:	dc09      	bgt.n	8008ee8 <_printf_float+0x264>
 8008ed4:	6823      	ldr	r3, [r4, #0]
 8008ed6:	079b      	lsls	r3, r3, #30
 8008ed8:	f100 8105 	bmi.w	80090e6 <_printf_float+0x462>
 8008edc:	68e0      	ldr	r0, [r4, #12]
 8008ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ee0:	4298      	cmp	r0, r3
 8008ee2:	bfb8      	it	lt
 8008ee4:	4618      	movlt	r0, r3
 8008ee6:	e730      	b.n	8008d4a <_printf_float+0xc6>
 8008ee8:	2301      	movs	r3, #1
 8008eea:	464a      	mov	r2, r9
 8008eec:	4631      	mov	r1, r6
 8008eee:	4628      	mov	r0, r5
 8008ef0:	47b8      	blx	r7
 8008ef2:	3001      	adds	r0, #1
 8008ef4:	f43f af27 	beq.w	8008d46 <_printf_float+0xc2>
 8008ef8:	f108 0801 	add.w	r8, r8, #1
 8008efc:	e7e6      	b.n	8008ecc <_printf_float+0x248>
 8008efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	dc39      	bgt.n	8008f78 <_printf_float+0x2f4>
 8008f04:	4a1b      	ldr	r2, [pc, #108]	; (8008f74 <_printf_float+0x2f0>)
 8008f06:	2301      	movs	r3, #1
 8008f08:	4631      	mov	r1, r6
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	47b8      	blx	r7
 8008f0e:	3001      	adds	r0, #1
 8008f10:	f43f af19 	beq.w	8008d46 <_printf_float+0xc2>
 8008f14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	d102      	bne.n	8008f22 <_printf_float+0x29e>
 8008f1c:	6823      	ldr	r3, [r4, #0]
 8008f1e:	07d9      	lsls	r1, r3, #31
 8008f20:	d5d8      	bpl.n	8008ed4 <_printf_float+0x250>
 8008f22:	ee18 3a10 	vmov	r3, s16
 8008f26:	4652      	mov	r2, sl
 8008f28:	4631      	mov	r1, r6
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	47b8      	blx	r7
 8008f2e:	3001      	adds	r0, #1
 8008f30:	f43f af09 	beq.w	8008d46 <_printf_float+0xc2>
 8008f34:	f04f 0900 	mov.w	r9, #0
 8008f38:	f104 0a1a 	add.w	sl, r4, #26
 8008f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f3e:	425b      	negs	r3, r3
 8008f40:	454b      	cmp	r3, r9
 8008f42:	dc01      	bgt.n	8008f48 <_printf_float+0x2c4>
 8008f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f46:	e792      	b.n	8008e6e <_printf_float+0x1ea>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	4652      	mov	r2, sl
 8008f4c:	4631      	mov	r1, r6
 8008f4e:	4628      	mov	r0, r5
 8008f50:	47b8      	blx	r7
 8008f52:	3001      	adds	r0, #1
 8008f54:	f43f aef7 	beq.w	8008d46 <_printf_float+0xc2>
 8008f58:	f109 0901 	add.w	r9, r9, #1
 8008f5c:	e7ee      	b.n	8008f3c <_printf_float+0x2b8>
 8008f5e:	bf00      	nop
 8008f60:	7fefffff 	.word	0x7fefffff
 8008f64:	0800f704 	.word	0x0800f704
 8008f68:	0800f708 	.word	0x0800f708
 8008f6c:	0800f710 	.word	0x0800f710
 8008f70:	0800f70c 	.word	0x0800f70c
 8008f74:	0800f714 	.word	0x0800f714
 8008f78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	bfa8      	it	ge
 8008f80:	461a      	movge	r2, r3
 8008f82:	2a00      	cmp	r2, #0
 8008f84:	4691      	mov	r9, r2
 8008f86:	dc37      	bgt.n	8008ff8 <_printf_float+0x374>
 8008f88:	f04f 0b00 	mov.w	fp, #0
 8008f8c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f90:	f104 021a 	add.w	r2, r4, #26
 8008f94:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f96:	9305      	str	r3, [sp, #20]
 8008f98:	eba3 0309 	sub.w	r3, r3, r9
 8008f9c:	455b      	cmp	r3, fp
 8008f9e:	dc33      	bgt.n	8009008 <_printf_float+0x384>
 8008fa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	db3b      	blt.n	8009020 <_printf_float+0x39c>
 8008fa8:	6823      	ldr	r3, [r4, #0]
 8008faa:	07da      	lsls	r2, r3, #31
 8008fac:	d438      	bmi.n	8009020 <_printf_float+0x39c>
 8008fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fb0:	9b05      	ldr	r3, [sp, #20]
 8008fb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	eba2 0901 	sub.w	r9, r2, r1
 8008fba:	4599      	cmp	r9, r3
 8008fbc:	bfa8      	it	ge
 8008fbe:	4699      	movge	r9, r3
 8008fc0:	f1b9 0f00 	cmp.w	r9, #0
 8008fc4:	dc35      	bgt.n	8009032 <_printf_float+0x3ae>
 8008fc6:	f04f 0800 	mov.w	r8, #0
 8008fca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fce:	f104 0a1a 	add.w	sl, r4, #26
 8008fd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fd6:	1a9b      	subs	r3, r3, r2
 8008fd8:	eba3 0309 	sub.w	r3, r3, r9
 8008fdc:	4543      	cmp	r3, r8
 8008fde:	f77f af79 	ble.w	8008ed4 <_printf_float+0x250>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	4652      	mov	r2, sl
 8008fe6:	4631      	mov	r1, r6
 8008fe8:	4628      	mov	r0, r5
 8008fea:	47b8      	blx	r7
 8008fec:	3001      	adds	r0, #1
 8008fee:	f43f aeaa 	beq.w	8008d46 <_printf_float+0xc2>
 8008ff2:	f108 0801 	add.w	r8, r8, #1
 8008ff6:	e7ec      	b.n	8008fd2 <_printf_float+0x34e>
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	4631      	mov	r1, r6
 8008ffc:	4642      	mov	r2, r8
 8008ffe:	4628      	mov	r0, r5
 8009000:	47b8      	blx	r7
 8009002:	3001      	adds	r0, #1
 8009004:	d1c0      	bne.n	8008f88 <_printf_float+0x304>
 8009006:	e69e      	b.n	8008d46 <_printf_float+0xc2>
 8009008:	2301      	movs	r3, #1
 800900a:	4631      	mov	r1, r6
 800900c:	4628      	mov	r0, r5
 800900e:	9205      	str	r2, [sp, #20]
 8009010:	47b8      	blx	r7
 8009012:	3001      	adds	r0, #1
 8009014:	f43f ae97 	beq.w	8008d46 <_printf_float+0xc2>
 8009018:	9a05      	ldr	r2, [sp, #20]
 800901a:	f10b 0b01 	add.w	fp, fp, #1
 800901e:	e7b9      	b.n	8008f94 <_printf_float+0x310>
 8009020:	ee18 3a10 	vmov	r3, s16
 8009024:	4652      	mov	r2, sl
 8009026:	4631      	mov	r1, r6
 8009028:	4628      	mov	r0, r5
 800902a:	47b8      	blx	r7
 800902c:	3001      	adds	r0, #1
 800902e:	d1be      	bne.n	8008fae <_printf_float+0x32a>
 8009030:	e689      	b.n	8008d46 <_printf_float+0xc2>
 8009032:	9a05      	ldr	r2, [sp, #20]
 8009034:	464b      	mov	r3, r9
 8009036:	4442      	add	r2, r8
 8009038:	4631      	mov	r1, r6
 800903a:	4628      	mov	r0, r5
 800903c:	47b8      	blx	r7
 800903e:	3001      	adds	r0, #1
 8009040:	d1c1      	bne.n	8008fc6 <_printf_float+0x342>
 8009042:	e680      	b.n	8008d46 <_printf_float+0xc2>
 8009044:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009046:	2a01      	cmp	r2, #1
 8009048:	dc01      	bgt.n	800904e <_printf_float+0x3ca>
 800904a:	07db      	lsls	r3, r3, #31
 800904c:	d538      	bpl.n	80090c0 <_printf_float+0x43c>
 800904e:	2301      	movs	r3, #1
 8009050:	4642      	mov	r2, r8
 8009052:	4631      	mov	r1, r6
 8009054:	4628      	mov	r0, r5
 8009056:	47b8      	blx	r7
 8009058:	3001      	adds	r0, #1
 800905a:	f43f ae74 	beq.w	8008d46 <_printf_float+0xc2>
 800905e:	ee18 3a10 	vmov	r3, s16
 8009062:	4652      	mov	r2, sl
 8009064:	4631      	mov	r1, r6
 8009066:	4628      	mov	r0, r5
 8009068:	47b8      	blx	r7
 800906a:	3001      	adds	r0, #1
 800906c:	f43f ae6b 	beq.w	8008d46 <_printf_float+0xc2>
 8009070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009074:	2200      	movs	r2, #0
 8009076:	2300      	movs	r3, #0
 8009078:	f7f7 fd56 	bl	8000b28 <__aeabi_dcmpeq>
 800907c:	b9d8      	cbnz	r0, 80090b6 <_printf_float+0x432>
 800907e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009080:	f108 0201 	add.w	r2, r8, #1
 8009084:	3b01      	subs	r3, #1
 8009086:	4631      	mov	r1, r6
 8009088:	4628      	mov	r0, r5
 800908a:	47b8      	blx	r7
 800908c:	3001      	adds	r0, #1
 800908e:	d10e      	bne.n	80090ae <_printf_float+0x42a>
 8009090:	e659      	b.n	8008d46 <_printf_float+0xc2>
 8009092:	2301      	movs	r3, #1
 8009094:	4652      	mov	r2, sl
 8009096:	4631      	mov	r1, r6
 8009098:	4628      	mov	r0, r5
 800909a:	47b8      	blx	r7
 800909c:	3001      	adds	r0, #1
 800909e:	f43f ae52 	beq.w	8008d46 <_printf_float+0xc2>
 80090a2:	f108 0801 	add.w	r8, r8, #1
 80090a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090a8:	3b01      	subs	r3, #1
 80090aa:	4543      	cmp	r3, r8
 80090ac:	dcf1      	bgt.n	8009092 <_printf_float+0x40e>
 80090ae:	464b      	mov	r3, r9
 80090b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80090b4:	e6dc      	b.n	8008e70 <_printf_float+0x1ec>
 80090b6:	f04f 0800 	mov.w	r8, #0
 80090ba:	f104 0a1a 	add.w	sl, r4, #26
 80090be:	e7f2      	b.n	80090a6 <_printf_float+0x422>
 80090c0:	2301      	movs	r3, #1
 80090c2:	4642      	mov	r2, r8
 80090c4:	e7df      	b.n	8009086 <_printf_float+0x402>
 80090c6:	2301      	movs	r3, #1
 80090c8:	464a      	mov	r2, r9
 80090ca:	4631      	mov	r1, r6
 80090cc:	4628      	mov	r0, r5
 80090ce:	47b8      	blx	r7
 80090d0:	3001      	adds	r0, #1
 80090d2:	f43f ae38 	beq.w	8008d46 <_printf_float+0xc2>
 80090d6:	f108 0801 	add.w	r8, r8, #1
 80090da:	68e3      	ldr	r3, [r4, #12]
 80090dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80090de:	1a5b      	subs	r3, r3, r1
 80090e0:	4543      	cmp	r3, r8
 80090e2:	dcf0      	bgt.n	80090c6 <_printf_float+0x442>
 80090e4:	e6fa      	b.n	8008edc <_printf_float+0x258>
 80090e6:	f04f 0800 	mov.w	r8, #0
 80090ea:	f104 0919 	add.w	r9, r4, #25
 80090ee:	e7f4      	b.n	80090da <_printf_float+0x456>

080090f0 <_printf_common>:
 80090f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090f4:	4616      	mov	r6, r2
 80090f6:	4699      	mov	r9, r3
 80090f8:	688a      	ldr	r2, [r1, #8]
 80090fa:	690b      	ldr	r3, [r1, #16]
 80090fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009100:	4293      	cmp	r3, r2
 8009102:	bfb8      	it	lt
 8009104:	4613      	movlt	r3, r2
 8009106:	6033      	str	r3, [r6, #0]
 8009108:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800910c:	4607      	mov	r7, r0
 800910e:	460c      	mov	r4, r1
 8009110:	b10a      	cbz	r2, 8009116 <_printf_common+0x26>
 8009112:	3301      	adds	r3, #1
 8009114:	6033      	str	r3, [r6, #0]
 8009116:	6823      	ldr	r3, [r4, #0]
 8009118:	0699      	lsls	r1, r3, #26
 800911a:	bf42      	ittt	mi
 800911c:	6833      	ldrmi	r3, [r6, #0]
 800911e:	3302      	addmi	r3, #2
 8009120:	6033      	strmi	r3, [r6, #0]
 8009122:	6825      	ldr	r5, [r4, #0]
 8009124:	f015 0506 	ands.w	r5, r5, #6
 8009128:	d106      	bne.n	8009138 <_printf_common+0x48>
 800912a:	f104 0a19 	add.w	sl, r4, #25
 800912e:	68e3      	ldr	r3, [r4, #12]
 8009130:	6832      	ldr	r2, [r6, #0]
 8009132:	1a9b      	subs	r3, r3, r2
 8009134:	42ab      	cmp	r3, r5
 8009136:	dc26      	bgt.n	8009186 <_printf_common+0x96>
 8009138:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800913c:	1e13      	subs	r3, r2, #0
 800913e:	6822      	ldr	r2, [r4, #0]
 8009140:	bf18      	it	ne
 8009142:	2301      	movne	r3, #1
 8009144:	0692      	lsls	r2, r2, #26
 8009146:	d42b      	bmi.n	80091a0 <_printf_common+0xb0>
 8009148:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800914c:	4649      	mov	r1, r9
 800914e:	4638      	mov	r0, r7
 8009150:	47c0      	blx	r8
 8009152:	3001      	adds	r0, #1
 8009154:	d01e      	beq.n	8009194 <_printf_common+0xa4>
 8009156:	6823      	ldr	r3, [r4, #0]
 8009158:	68e5      	ldr	r5, [r4, #12]
 800915a:	6832      	ldr	r2, [r6, #0]
 800915c:	f003 0306 	and.w	r3, r3, #6
 8009160:	2b04      	cmp	r3, #4
 8009162:	bf08      	it	eq
 8009164:	1aad      	subeq	r5, r5, r2
 8009166:	68a3      	ldr	r3, [r4, #8]
 8009168:	6922      	ldr	r2, [r4, #16]
 800916a:	bf0c      	ite	eq
 800916c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009170:	2500      	movne	r5, #0
 8009172:	4293      	cmp	r3, r2
 8009174:	bfc4      	itt	gt
 8009176:	1a9b      	subgt	r3, r3, r2
 8009178:	18ed      	addgt	r5, r5, r3
 800917a:	2600      	movs	r6, #0
 800917c:	341a      	adds	r4, #26
 800917e:	42b5      	cmp	r5, r6
 8009180:	d11a      	bne.n	80091b8 <_printf_common+0xc8>
 8009182:	2000      	movs	r0, #0
 8009184:	e008      	b.n	8009198 <_printf_common+0xa8>
 8009186:	2301      	movs	r3, #1
 8009188:	4652      	mov	r2, sl
 800918a:	4649      	mov	r1, r9
 800918c:	4638      	mov	r0, r7
 800918e:	47c0      	blx	r8
 8009190:	3001      	adds	r0, #1
 8009192:	d103      	bne.n	800919c <_printf_common+0xac>
 8009194:	f04f 30ff 	mov.w	r0, #4294967295
 8009198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800919c:	3501      	adds	r5, #1
 800919e:	e7c6      	b.n	800912e <_printf_common+0x3e>
 80091a0:	18e1      	adds	r1, r4, r3
 80091a2:	1c5a      	adds	r2, r3, #1
 80091a4:	2030      	movs	r0, #48	; 0x30
 80091a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80091aa:	4422      	add	r2, r4
 80091ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80091b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80091b4:	3302      	adds	r3, #2
 80091b6:	e7c7      	b.n	8009148 <_printf_common+0x58>
 80091b8:	2301      	movs	r3, #1
 80091ba:	4622      	mov	r2, r4
 80091bc:	4649      	mov	r1, r9
 80091be:	4638      	mov	r0, r7
 80091c0:	47c0      	blx	r8
 80091c2:	3001      	adds	r0, #1
 80091c4:	d0e6      	beq.n	8009194 <_printf_common+0xa4>
 80091c6:	3601      	adds	r6, #1
 80091c8:	e7d9      	b.n	800917e <_printf_common+0x8e>
	...

080091cc <_printf_i>:
 80091cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091d0:	460c      	mov	r4, r1
 80091d2:	4691      	mov	r9, r2
 80091d4:	7e27      	ldrb	r7, [r4, #24]
 80091d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80091d8:	2f78      	cmp	r7, #120	; 0x78
 80091da:	4680      	mov	r8, r0
 80091dc:	469a      	mov	sl, r3
 80091de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80091e2:	d807      	bhi.n	80091f4 <_printf_i+0x28>
 80091e4:	2f62      	cmp	r7, #98	; 0x62
 80091e6:	d80a      	bhi.n	80091fe <_printf_i+0x32>
 80091e8:	2f00      	cmp	r7, #0
 80091ea:	f000 80d8 	beq.w	800939e <_printf_i+0x1d2>
 80091ee:	2f58      	cmp	r7, #88	; 0x58
 80091f0:	f000 80a3 	beq.w	800933a <_printf_i+0x16e>
 80091f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80091f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80091fc:	e03a      	b.n	8009274 <_printf_i+0xa8>
 80091fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009202:	2b15      	cmp	r3, #21
 8009204:	d8f6      	bhi.n	80091f4 <_printf_i+0x28>
 8009206:	a001      	add	r0, pc, #4	; (adr r0, 800920c <_printf_i+0x40>)
 8009208:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800920c:	08009265 	.word	0x08009265
 8009210:	08009279 	.word	0x08009279
 8009214:	080091f5 	.word	0x080091f5
 8009218:	080091f5 	.word	0x080091f5
 800921c:	080091f5 	.word	0x080091f5
 8009220:	080091f5 	.word	0x080091f5
 8009224:	08009279 	.word	0x08009279
 8009228:	080091f5 	.word	0x080091f5
 800922c:	080091f5 	.word	0x080091f5
 8009230:	080091f5 	.word	0x080091f5
 8009234:	080091f5 	.word	0x080091f5
 8009238:	08009385 	.word	0x08009385
 800923c:	080092a9 	.word	0x080092a9
 8009240:	08009367 	.word	0x08009367
 8009244:	080091f5 	.word	0x080091f5
 8009248:	080091f5 	.word	0x080091f5
 800924c:	080093a7 	.word	0x080093a7
 8009250:	080091f5 	.word	0x080091f5
 8009254:	080092a9 	.word	0x080092a9
 8009258:	080091f5 	.word	0x080091f5
 800925c:	080091f5 	.word	0x080091f5
 8009260:	0800936f 	.word	0x0800936f
 8009264:	680b      	ldr	r3, [r1, #0]
 8009266:	1d1a      	adds	r2, r3, #4
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	600a      	str	r2, [r1, #0]
 800926c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009270:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009274:	2301      	movs	r3, #1
 8009276:	e0a3      	b.n	80093c0 <_printf_i+0x1f4>
 8009278:	6825      	ldr	r5, [r4, #0]
 800927a:	6808      	ldr	r0, [r1, #0]
 800927c:	062e      	lsls	r6, r5, #24
 800927e:	f100 0304 	add.w	r3, r0, #4
 8009282:	d50a      	bpl.n	800929a <_printf_i+0xce>
 8009284:	6805      	ldr	r5, [r0, #0]
 8009286:	600b      	str	r3, [r1, #0]
 8009288:	2d00      	cmp	r5, #0
 800928a:	da03      	bge.n	8009294 <_printf_i+0xc8>
 800928c:	232d      	movs	r3, #45	; 0x2d
 800928e:	426d      	negs	r5, r5
 8009290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009294:	485e      	ldr	r0, [pc, #376]	; (8009410 <_printf_i+0x244>)
 8009296:	230a      	movs	r3, #10
 8009298:	e019      	b.n	80092ce <_printf_i+0x102>
 800929a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800929e:	6805      	ldr	r5, [r0, #0]
 80092a0:	600b      	str	r3, [r1, #0]
 80092a2:	bf18      	it	ne
 80092a4:	b22d      	sxthne	r5, r5
 80092a6:	e7ef      	b.n	8009288 <_printf_i+0xbc>
 80092a8:	680b      	ldr	r3, [r1, #0]
 80092aa:	6825      	ldr	r5, [r4, #0]
 80092ac:	1d18      	adds	r0, r3, #4
 80092ae:	6008      	str	r0, [r1, #0]
 80092b0:	0628      	lsls	r0, r5, #24
 80092b2:	d501      	bpl.n	80092b8 <_printf_i+0xec>
 80092b4:	681d      	ldr	r5, [r3, #0]
 80092b6:	e002      	b.n	80092be <_printf_i+0xf2>
 80092b8:	0669      	lsls	r1, r5, #25
 80092ba:	d5fb      	bpl.n	80092b4 <_printf_i+0xe8>
 80092bc:	881d      	ldrh	r5, [r3, #0]
 80092be:	4854      	ldr	r0, [pc, #336]	; (8009410 <_printf_i+0x244>)
 80092c0:	2f6f      	cmp	r7, #111	; 0x6f
 80092c2:	bf0c      	ite	eq
 80092c4:	2308      	moveq	r3, #8
 80092c6:	230a      	movne	r3, #10
 80092c8:	2100      	movs	r1, #0
 80092ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80092ce:	6866      	ldr	r6, [r4, #4]
 80092d0:	60a6      	str	r6, [r4, #8]
 80092d2:	2e00      	cmp	r6, #0
 80092d4:	bfa2      	ittt	ge
 80092d6:	6821      	ldrge	r1, [r4, #0]
 80092d8:	f021 0104 	bicge.w	r1, r1, #4
 80092dc:	6021      	strge	r1, [r4, #0]
 80092de:	b90d      	cbnz	r5, 80092e4 <_printf_i+0x118>
 80092e0:	2e00      	cmp	r6, #0
 80092e2:	d04d      	beq.n	8009380 <_printf_i+0x1b4>
 80092e4:	4616      	mov	r6, r2
 80092e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80092ea:	fb03 5711 	mls	r7, r3, r1, r5
 80092ee:	5dc7      	ldrb	r7, [r0, r7]
 80092f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80092f4:	462f      	mov	r7, r5
 80092f6:	42bb      	cmp	r3, r7
 80092f8:	460d      	mov	r5, r1
 80092fa:	d9f4      	bls.n	80092e6 <_printf_i+0x11a>
 80092fc:	2b08      	cmp	r3, #8
 80092fe:	d10b      	bne.n	8009318 <_printf_i+0x14c>
 8009300:	6823      	ldr	r3, [r4, #0]
 8009302:	07df      	lsls	r7, r3, #31
 8009304:	d508      	bpl.n	8009318 <_printf_i+0x14c>
 8009306:	6923      	ldr	r3, [r4, #16]
 8009308:	6861      	ldr	r1, [r4, #4]
 800930a:	4299      	cmp	r1, r3
 800930c:	bfde      	ittt	le
 800930e:	2330      	movle	r3, #48	; 0x30
 8009310:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009314:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009318:	1b92      	subs	r2, r2, r6
 800931a:	6122      	str	r2, [r4, #16]
 800931c:	f8cd a000 	str.w	sl, [sp]
 8009320:	464b      	mov	r3, r9
 8009322:	aa03      	add	r2, sp, #12
 8009324:	4621      	mov	r1, r4
 8009326:	4640      	mov	r0, r8
 8009328:	f7ff fee2 	bl	80090f0 <_printf_common>
 800932c:	3001      	adds	r0, #1
 800932e:	d14c      	bne.n	80093ca <_printf_i+0x1fe>
 8009330:	f04f 30ff 	mov.w	r0, #4294967295
 8009334:	b004      	add	sp, #16
 8009336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800933a:	4835      	ldr	r0, [pc, #212]	; (8009410 <_printf_i+0x244>)
 800933c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009340:	6823      	ldr	r3, [r4, #0]
 8009342:	680e      	ldr	r6, [r1, #0]
 8009344:	061f      	lsls	r7, r3, #24
 8009346:	f856 5b04 	ldr.w	r5, [r6], #4
 800934a:	600e      	str	r6, [r1, #0]
 800934c:	d514      	bpl.n	8009378 <_printf_i+0x1ac>
 800934e:	07d9      	lsls	r1, r3, #31
 8009350:	bf44      	itt	mi
 8009352:	f043 0320 	orrmi.w	r3, r3, #32
 8009356:	6023      	strmi	r3, [r4, #0]
 8009358:	b91d      	cbnz	r5, 8009362 <_printf_i+0x196>
 800935a:	6823      	ldr	r3, [r4, #0]
 800935c:	f023 0320 	bic.w	r3, r3, #32
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	2310      	movs	r3, #16
 8009364:	e7b0      	b.n	80092c8 <_printf_i+0xfc>
 8009366:	6823      	ldr	r3, [r4, #0]
 8009368:	f043 0320 	orr.w	r3, r3, #32
 800936c:	6023      	str	r3, [r4, #0]
 800936e:	2378      	movs	r3, #120	; 0x78
 8009370:	4828      	ldr	r0, [pc, #160]	; (8009414 <_printf_i+0x248>)
 8009372:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009376:	e7e3      	b.n	8009340 <_printf_i+0x174>
 8009378:	065e      	lsls	r6, r3, #25
 800937a:	bf48      	it	mi
 800937c:	b2ad      	uxthmi	r5, r5
 800937e:	e7e6      	b.n	800934e <_printf_i+0x182>
 8009380:	4616      	mov	r6, r2
 8009382:	e7bb      	b.n	80092fc <_printf_i+0x130>
 8009384:	680b      	ldr	r3, [r1, #0]
 8009386:	6826      	ldr	r6, [r4, #0]
 8009388:	6960      	ldr	r0, [r4, #20]
 800938a:	1d1d      	adds	r5, r3, #4
 800938c:	600d      	str	r5, [r1, #0]
 800938e:	0635      	lsls	r5, r6, #24
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	d501      	bpl.n	8009398 <_printf_i+0x1cc>
 8009394:	6018      	str	r0, [r3, #0]
 8009396:	e002      	b.n	800939e <_printf_i+0x1d2>
 8009398:	0671      	lsls	r1, r6, #25
 800939a:	d5fb      	bpl.n	8009394 <_printf_i+0x1c8>
 800939c:	8018      	strh	r0, [r3, #0]
 800939e:	2300      	movs	r3, #0
 80093a0:	6123      	str	r3, [r4, #16]
 80093a2:	4616      	mov	r6, r2
 80093a4:	e7ba      	b.n	800931c <_printf_i+0x150>
 80093a6:	680b      	ldr	r3, [r1, #0]
 80093a8:	1d1a      	adds	r2, r3, #4
 80093aa:	600a      	str	r2, [r1, #0]
 80093ac:	681e      	ldr	r6, [r3, #0]
 80093ae:	6862      	ldr	r2, [r4, #4]
 80093b0:	2100      	movs	r1, #0
 80093b2:	4630      	mov	r0, r6
 80093b4:	f7f6 ff44 	bl	8000240 <memchr>
 80093b8:	b108      	cbz	r0, 80093be <_printf_i+0x1f2>
 80093ba:	1b80      	subs	r0, r0, r6
 80093bc:	6060      	str	r0, [r4, #4]
 80093be:	6863      	ldr	r3, [r4, #4]
 80093c0:	6123      	str	r3, [r4, #16]
 80093c2:	2300      	movs	r3, #0
 80093c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093c8:	e7a8      	b.n	800931c <_printf_i+0x150>
 80093ca:	6923      	ldr	r3, [r4, #16]
 80093cc:	4632      	mov	r2, r6
 80093ce:	4649      	mov	r1, r9
 80093d0:	4640      	mov	r0, r8
 80093d2:	47d0      	blx	sl
 80093d4:	3001      	adds	r0, #1
 80093d6:	d0ab      	beq.n	8009330 <_printf_i+0x164>
 80093d8:	6823      	ldr	r3, [r4, #0]
 80093da:	079b      	lsls	r3, r3, #30
 80093dc:	d413      	bmi.n	8009406 <_printf_i+0x23a>
 80093de:	68e0      	ldr	r0, [r4, #12]
 80093e0:	9b03      	ldr	r3, [sp, #12]
 80093e2:	4298      	cmp	r0, r3
 80093e4:	bfb8      	it	lt
 80093e6:	4618      	movlt	r0, r3
 80093e8:	e7a4      	b.n	8009334 <_printf_i+0x168>
 80093ea:	2301      	movs	r3, #1
 80093ec:	4632      	mov	r2, r6
 80093ee:	4649      	mov	r1, r9
 80093f0:	4640      	mov	r0, r8
 80093f2:	47d0      	blx	sl
 80093f4:	3001      	adds	r0, #1
 80093f6:	d09b      	beq.n	8009330 <_printf_i+0x164>
 80093f8:	3501      	adds	r5, #1
 80093fa:	68e3      	ldr	r3, [r4, #12]
 80093fc:	9903      	ldr	r1, [sp, #12]
 80093fe:	1a5b      	subs	r3, r3, r1
 8009400:	42ab      	cmp	r3, r5
 8009402:	dcf2      	bgt.n	80093ea <_printf_i+0x21e>
 8009404:	e7eb      	b.n	80093de <_printf_i+0x212>
 8009406:	2500      	movs	r5, #0
 8009408:	f104 0619 	add.w	r6, r4, #25
 800940c:	e7f5      	b.n	80093fa <_printf_i+0x22e>
 800940e:	bf00      	nop
 8009410:	0800f716 	.word	0x0800f716
 8009414:	0800f727 	.word	0x0800f727

08009418 <iprintf>:
 8009418:	b40f      	push	{r0, r1, r2, r3}
 800941a:	4b0a      	ldr	r3, [pc, #40]	; (8009444 <iprintf+0x2c>)
 800941c:	b513      	push	{r0, r1, r4, lr}
 800941e:	681c      	ldr	r4, [r3, #0]
 8009420:	b124      	cbz	r4, 800942c <iprintf+0x14>
 8009422:	69a3      	ldr	r3, [r4, #24]
 8009424:	b913      	cbnz	r3, 800942c <iprintf+0x14>
 8009426:	4620      	mov	r0, r4
 8009428:	f7ff fa56 	bl	80088d8 <__sinit>
 800942c:	ab05      	add	r3, sp, #20
 800942e:	9a04      	ldr	r2, [sp, #16]
 8009430:	68a1      	ldr	r1, [r4, #8]
 8009432:	9301      	str	r3, [sp, #4]
 8009434:	4620      	mov	r0, r4
 8009436:	f003 f96d 	bl	800c714 <_vfiprintf_r>
 800943a:	b002      	add	sp, #8
 800943c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009440:	b004      	add	sp, #16
 8009442:	4770      	bx	lr
 8009444:	20000048 	.word	0x20000048

08009448 <_puts_r>:
 8009448:	b570      	push	{r4, r5, r6, lr}
 800944a:	460e      	mov	r6, r1
 800944c:	4605      	mov	r5, r0
 800944e:	b118      	cbz	r0, 8009458 <_puts_r+0x10>
 8009450:	6983      	ldr	r3, [r0, #24]
 8009452:	b90b      	cbnz	r3, 8009458 <_puts_r+0x10>
 8009454:	f7ff fa40 	bl	80088d8 <__sinit>
 8009458:	69ab      	ldr	r3, [r5, #24]
 800945a:	68ac      	ldr	r4, [r5, #8]
 800945c:	b913      	cbnz	r3, 8009464 <_puts_r+0x1c>
 800945e:	4628      	mov	r0, r5
 8009460:	f7ff fa3a 	bl	80088d8 <__sinit>
 8009464:	4b2c      	ldr	r3, [pc, #176]	; (8009518 <_puts_r+0xd0>)
 8009466:	429c      	cmp	r4, r3
 8009468:	d120      	bne.n	80094ac <_puts_r+0x64>
 800946a:	686c      	ldr	r4, [r5, #4]
 800946c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800946e:	07db      	lsls	r3, r3, #31
 8009470:	d405      	bmi.n	800947e <_puts_r+0x36>
 8009472:	89a3      	ldrh	r3, [r4, #12]
 8009474:	0598      	lsls	r0, r3, #22
 8009476:	d402      	bmi.n	800947e <_puts_r+0x36>
 8009478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800947a:	f7ff faf0 	bl	8008a5e <__retarget_lock_acquire_recursive>
 800947e:	89a3      	ldrh	r3, [r4, #12]
 8009480:	0719      	lsls	r1, r3, #28
 8009482:	d51d      	bpl.n	80094c0 <_puts_r+0x78>
 8009484:	6923      	ldr	r3, [r4, #16]
 8009486:	b1db      	cbz	r3, 80094c0 <_puts_r+0x78>
 8009488:	3e01      	subs	r6, #1
 800948a:	68a3      	ldr	r3, [r4, #8]
 800948c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009490:	3b01      	subs	r3, #1
 8009492:	60a3      	str	r3, [r4, #8]
 8009494:	bb39      	cbnz	r1, 80094e6 <_puts_r+0x9e>
 8009496:	2b00      	cmp	r3, #0
 8009498:	da38      	bge.n	800950c <_puts_r+0xc4>
 800949a:	4622      	mov	r2, r4
 800949c:	210a      	movs	r1, #10
 800949e:	4628      	mov	r0, r5
 80094a0:	f000 ffc6 	bl	800a430 <__swbuf_r>
 80094a4:	3001      	adds	r0, #1
 80094a6:	d011      	beq.n	80094cc <_puts_r+0x84>
 80094a8:	250a      	movs	r5, #10
 80094aa:	e011      	b.n	80094d0 <_puts_r+0x88>
 80094ac:	4b1b      	ldr	r3, [pc, #108]	; (800951c <_puts_r+0xd4>)
 80094ae:	429c      	cmp	r4, r3
 80094b0:	d101      	bne.n	80094b6 <_puts_r+0x6e>
 80094b2:	68ac      	ldr	r4, [r5, #8]
 80094b4:	e7da      	b.n	800946c <_puts_r+0x24>
 80094b6:	4b1a      	ldr	r3, [pc, #104]	; (8009520 <_puts_r+0xd8>)
 80094b8:	429c      	cmp	r4, r3
 80094ba:	bf08      	it	eq
 80094bc:	68ec      	ldreq	r4, [r5, #12]
 80094be:	e7d5      	b.n	800946c <_puts_r+0x24>
 80094c0:	4621      	mov	r1, r4
 80094c2:	4628      	mov	r0, r5
 80094c4:	f001 f818 	bl	800a4f8 <__swsetup_r>
 80094c8:	2800      	cmp	r0, #0
 80094ca:	d0dd      	beq.n	8009488 <_puts_r+0x40>
 80094cc:	f04f 35ff 	mov.w	r5, #4294967295
 80094d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80094d2:	07da      	lsls	r2, r3, #31
 80094d4:	d405      	bmi.n	80094e2 <_puts_r+0x9a>
 80094d6:	89a3      	ldrh	r3, [r4, #12]
 80094d8:	059b      	lsls	r3, r3, #22
 80094da:	d402      	bmi.n	80094e2 <_puts_r+0x9a>
 80094dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094de:	f7ff fabf 	bl	8008a60 <__retarget_lock_release_recursive>
 80094e2:	4628      	mov	r0, r5
 80094e4:	bd70      	pop	{r4, r5, r6, pc}
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	da04      	bge.n	80094f4 <_puts_r+0xac>
 80094ea:	69a2      	ldr	r2, [r4, #24]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	dc06      	bgt.n	80094fe <_puts_r+0xb6>
 80094f0:	290a      	cmp	r1, #10
 80094f2:	d004      	beq.n	80094fe <_puts_r+0xb6>
 80094f4:	6823      	ldr	r3, [r4, #0]
 80094f6:	1c5a      	adds	r2, r3, #1
 80094f8:	6022      	str	r2, [r4, #0]
 80094fa:	7019      	strb	r1, [r3, #0]
 80094fc:	e7c5      	b.n	800948a <_puts_r+0x42>
 80094fe:	4622      	mov	r2, r4
 8009500:	4628      	mov	r0, r5
 8009502:	f000 ff95 	bl	800a430 <__swbuf_r>
 8009506:	3001      	adds	r0, #1
 8009508:	d1bf      	bne.n	800948a <_puts_r+0x42>
 800950a:	e7df      	b.n	80094cc <_puts_r+0x84>
 800950c:	6823      	ldr	r3, [r4, #0]
 800950e:	250a      	movs	r5, #10
 8009510:	1c5a      	adds	r2, r3, #1
 8009512:	6022      	str	r2, [r4, #0]
 8009514:	701d      	strb	r5, [r3, #0]
 8009516:	e7db      	b.n	80094d0 <_puts_r+0x88>
 8009518:	0800f6c0 	.word	0x0800f6c0
 800951c:	0800f6e0 	.word	0x0800f6e0
 8009520:	0800f6a0 	.word	0x0800f6a0

08009524 <puts>:
 8009524:	4b02      	ldr	r3, [pc, #8]	; (8009530 <puts+0xc>)
 8009526:	4601      	mov	r1, r0
 8009528:	6818      	ldr	r0, [r3, #0]
 800952a:	f7ff bf8d 	b.w	8009448 <_puts_r>
 800952e:	bf00      	nop
 8009530:	20000048 	.word	0x20000048

08009534 <cleanup_glue>:
 8009534:	b538      	push	{r3, r4, r5, lr}
 8009536:	460c      	mov	r4, r1
 8009538:	6809      	ldr	r1, [r1, #0]
 800953a:	4605      	mov	r5, r0
 800953c:	b109      	cbz	r1, 8009542 <cleanup_glue+0xe>
 800953e:	f7ff fff9 	bl	8009534 <cleanup_glue>
 8009542:	4621      	mov	r1, r4
 8009544:	4628      	mov	r0, r5
 8009546:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800954a:	f003 b869 	b.w	800c620 <_free_r>
	...

08009550 <_reclaim_reent>:
 8009550:	4b2c      	ldr	r3, [pc, #176]	; (8009604 <_reclaim_reent+0xb4>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4283      	cmp	r3, r0
 8009556:	b570      	push	{r4, r5, r6, lr}
 8009558:	4604      	mov	r4, r0
 800955a:	d051      	beq.n	8009600 <_reclaim_reent+0xb0>
 800955c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800955e:	b143      	cbz	r3, 8009572 <_reclaim_reent+0x22>
 8009560:	68db      	ldr	r3, [r3, #12]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d14a      	bne.n	80095fc <_reclaim_reent+0xac>
 8009566:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009568:	6819      	ldr	r1, [r3, #0]
 800956a:	b111      	cbz	r1, 8009572 <_reclaim_reent+0x22>
 800956c:	4620      	mov	r0, r4
 800956e:	f003 f857 	bl	800c620 <_free_r>
 8009572:	6961      	ldr	r1, [r4, #20]
 8009574:	b111      	cbz	r1, 800957c <_reclaim_reent+0x2c>
 8009576:	4620      	mov	r0, r4
 8009578:	f003 f852 	bl	800c620 <_free_r>
 800957c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800957e:	b111      	cbz	r1, 8009586 <_reclaim_reent+0x36>
 8009580:	4620      	mov	r0, r4
 8009582:	f003 f84d 	bl	800c620 <_free_r>
 8009586:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009588:	b111      	cbz	r1, 8009590 <_reclaim_reent+0x40>
 800958a:	4620      	mov	r0, r4
 800958c:	f003 f848 	bl	800c620 <_free_r>
 8009590:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009592:	b111      	cbz	r1, 800959a <_reclaim_reent+0x4a>
 8009594:	4620      	mov	r0, r4
 8009596:	f003 f843 	bl	800c620 <_free_r>
 800959a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800959c:	b111      	cbz	r1, 80095a4 <_reclaim_reent+0x54>
 800959e:	4620      	mov	r0, r4
 80095a0:	f003 f83e 	bl	800c620 <_free_r>
 80095a4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80095a6:	b111      	cbz	r1, 80095ae <_reclaim_reent+0x5e>
 80095a8:	4620      	mov	r0, r4
 80095aa:	f003 f839 	bl	800c620 <_free_r>
 80095ae:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80095b0:	b111      	cbz	r1, 80095b8 <_reclaim_reent+0x68>
 80095b2:	4620      	mov	r0, r4
 80095b4:	f003 f834 	bl	800c620 <_free_r>
 80095b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095ba:	b111      	cbz	r1, 80095c2 <_reclaim_reent+0x72>
 80095bc:	4620      	mov	r0, r4
 80095be:	f003 f82f 	bl	800c620 <_free_r>
 80095c2:	69a3      	ldr	r3, [r4, #24]
 80095c4:	b1e3      	cbz	r3, 8009600 <_reclaim_reent+0xb0>
 80095c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80095c8:	4620      	mov	r0, r4
 80095ca:	4798      	blx	r3
 80095cc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80095ce:	b1b9      	cbz	r1, 8009600 <_reclaim_reent+0xb0>
 80095d0:	4620      	mov	r0, r4
 80095d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80095d6:	f7ff bfad 	b.w	8009534 <cleanup_glue>
 80095da:	5949      	ldr	r1, [r1, r5]
 80095dc:	b941      	cbnz	r1, 80095f0 <_reclaim_reent+0xa0>
 80095de:	3504      	adds	r5, #4
 80095e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095e2:	2d80      	cmp	r5, #128	; 0x80
 80095e4:	68d9      	ldr	r1, [r3, #12]
 80095e6:	d1f8      	bne.n	80095da <_reclaim_reent+0x8a>
 80095e8:	4620      	mov	r0, r4
 80095ea:	f003 f819 	bl	800c620 <_free_r>
 80095ee:	e7ba      	b.n	8009566 <_reclaim_reent+0x16>
 80095f0:	680e      	ldr	r6, [r1, #0]
 80095f2:	4620      	mov	r0, r4
 80095f4:	f003 f814 	bl	800c620 <_free_r>
 80095f8:	4631      	mov	r1, r6
 80095fa:	e7ef      	b.n	80095dc <_reclaim_reent+0x8c>
 80095fc:	2500      	movs	r5, #0
 80095fe:	e7ef      	b.n	80095e0 <_reclaim_reent+0x90>
 8009600:	bd70      	pop	{r4, r5, r6, pc}
 8009602:	bf00      	nop
 8009604:	20000048 	.word	0x20000048

08009608 <_sbrk_r>:
 8009608:	b538      	push	{r3, r4, r5, lr}
 800960a:	4d06      	ldr	r5, [pc, #24]	; (8009624 <_sbrk_r+0x1c>)
 800960c:	2300      	movs	r3, #0
 800960e:	4604      	mov	r4, r0
 8009610:	4608      	mov	r0, r1
 8009612:	602b      	str	r3, [r5, #0]
 8009614:	f7f9 fba4 	bl	8002d60 <_sbrk>
 8009618:	1c43      	adds	r3, r0, #1
 800961a:	d102      	bne.n	8009622 <_sbrk_r+0x1a>
 800961c:	682b      	ldr	r3, [r5, #0]
 800961e:	b103      	cbz	r3, 8009622 <_sbrk_r+0x1a>
 8009620:	6023      	str	r3, [r4, #0]
 8009622:	bd38      	pop	{r3, r4, r5, pc}
 8009624:	20004620 	.word	0x20004620

08009628 <__sread>:
 8009628:	b510      	push	{r4, lr}
 800962a:	460c      	mov	r4, r1
 800962c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009630:	f003 f9a0 	bl	800c974 <_read_r>
 8009634:	2800      	cmp	r0, #0
 8009636:	bfab      	itete	ge
 8009638:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800963a:	89a3      	ldrhlt	r3, [r4, #12]
 800963c:	181b      	addge	r3, r3, r0
 800963e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009642:	bfac      	ite	ge
 8009644:	6563      	strge	r3, [r4, #84]	; 0x54
 8009646:	81a3      	strhlt	r3, [r4, #12]
 8009648:	bd10      	pop	{r4, pc}

0800964a <__swrite>:
 800964a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800964e:	461f      	mov	r7, r3
 8009650:	898b      	ldrh	r3, [r1, #12]
 8009652:	05db      	lsls	r3, r3, #23
 8009654:	4605      	mov	r5, r0
 8009656:	460c      	mov	r4, r1
 8009658:	4616      	mov	r6, r2
 800965a:	d505      	bpl.n	8009668 <__swrite+0x1e>
 800965c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009660:	2302      	movs	r3, #2
 8009662:	2200      	movs	r2, #0
 8009664:	f002 fa76 	bl	800bb54 <_lseek_r>
 8009668:	89a3      	ldrh	r3, [r4, #12]
 800966a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800966e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009672:	81a3      	strh	r3, [r4, #12]
 8009674:	4632      	mov	r2, r6
 8009676:	463b      	mov	r3, r7
 8009678:	4628      	mov	r0, r5
 800967a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800967e:	f000 bf29 	b.w	800a4d4 <_write_r>

08009682 <__sseek>:
 8009682:	b510      	push	{r4, lr}
 8009684:	460c      	mov	r4, r1
 8009686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800968a:	f002 fa63 	bl	800bb54 <_lseek_r>
 800968e:	1c43      	adds	r3, r0, #1
 8009690:	89a3      	ldrh	r3, [r4, #12]
 8009692:	bf15      	itete	ne
 8009694:	6560      	strne	r0, [r4, #84]	; 0x54
 8009696:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800969a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800969e:	81a3      	strheq	r3, [r4, #12]
 80096a0:	bf18      	it	ne
 80096a2:	81a3      	strhne	r3, [r4, #12]
 80096a4:	bd10      	pop	{r4, pc}

080096a6 <__sclose>:
 80096a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096aa:	f000 bf93 	b.w	800a5d4 <_close_r>

080096ae <sulp>:
 80096ae:	b570      	push	{r4, r5, r6, lr}
 80096b0:	4604      	mov	r4, r0
 80096b2:	460d      	mov	r5, r1
 80096b4:	ec45 4b10 	vmov	d0, r4, r5
 80096b8:	4616      	mov	r6, r2
 80096ba:	f002 fe53 	bl	800c364 <__ulp>
 80096be:	ec51 0b10 	vmov	r0, r1, d0
 80096c2:	b17e      	cbz	r6, 80096e4 <sulp+0x36>
 80096c4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80096c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	dd09      	ble.n	80096e4 <sulp+0x36>
 80096d0:	051b      	lsls	r3, r3, #20
 80096d2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80096d6:	2400      	movs	r4, #0
 80096d8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80096dc:	4622      	mov	r2, r4
 80096de:	462b      	mov	r3, r5
 80096e0:	f7f6 ffba 	bl	8000658 <__aeabi_dmul>
 80096e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080096e8 <_strtod_l>:
 80096e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096ec:	b0a3      	sub	sp, #140	; 0x8c
 80096ee:	461f      	mov	r7, r3
 80096f0:	2300      	movs	r3, #0
 80096f2:	931e      	str	r3, [sp, #120]	; 0x78
 80096f4:	4ba4      	ldr	r3, [pc, #656]	; (8009988 <_strtod_l+0x2a0>)
 80096f6:	9219      	str	r2, [sp, #100]	; 0x64
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	9307      	str	r3, [sp, #28]
 80096fc:	4604      	mov	r4, r0
 80096fe:	4618      	mov	r0, r3
 8009700:	4688      	mov	r8, r1
 8009702:	f7f6 fd8f 	bl	8000224 <strlen>
 8009706:	f04f 0a00 	mov.w	sl, #0
 800970a:	4605      	mov	r5, r0
 800970c:	f04f 0b00 	mov.w	fp, #0
 8009710:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8009714:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009716:	781a      	ldrb	r2, [r3, #0]
 8009718:	2a2b      	cmp	r2, #43	; 0x2b
 800971a:	d04c      	beq.n	80097b6 <_strtod_l+0xce>
 800971c:	d839      	bhi.n	8009792 <_strtod_l+0xaa>
 800971e:	2a0d      	cmp	r2, #13
 8009720:	d832      	bhi.n	8009788 <_strtod_l+0xa0>
 8009722:	2a08      	cmp	r2, #8
 8009724:	d832      	bhi.n	800978c <_strtod_l+0xa4>
 8009726:	2a00      	cmp	r2, #0
 8009728:	d03c      	beq.n	80097a4 <_strtod_l+0xbc>
 800972a:	2300      	movs	r3, #0
 800972c:	930e      	str	r3, [sp, #56]	; 0x38
 800972e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009730:	7833      	ldrb	r3, [r6, #0]
 8009732:	2b30      	cmp	r3, #48	; 0x30
 8009734:	f040 80b4 	bne.w	80098a0 <_strtod_l+0x1b8>
 8009738:	7873      	ldrb	r3, [r6, #1]
 800973a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800973e:	2b58      	cmp	r3, #88	; 0x58
 8009740:	d16c      	bne.n	800981c <_strtod_l+0x134>
 8009742:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009744:	9301      	str	r3, [sp, #4]
 8009746:	ab1e      	add	r3, sp, #120	; 0x78
 8009748:	9702      	str	r7, [sp, #8]
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	4a8f      	ldr	r2, [pc, #572]	; (800998c <_strtod_l+0x2a4>)
 800974e:	ab1f      	add	r3, sp, #124	; 0x7c
 8009750:	a91d      	add	r1, sp, #116	; 0x74
 8009752:	4620      	mov	r0, r4
 8009754:	f001 fef2 	bl	800b53c <__gethex>
 8009758:	f010 0707 	ands.w	r7, r0, #7
 800975c:	4605      	mov	r5, r0
 800975e:	d005      	beq.n	800976c <_strtod_l+0x84>
 8009760:	2f06      	cmp	r7, #6
 8009762:	d12a      	bne.n	80097ba <_strtod_l+0xd2>
 8009764:	3601      	adds	r6, #1
 8009766:	2300      	movs	r3, #0
 8009768:	961d      	str	r6, [sp, #116]	; 0x74
 800976a:	930e      	str	r3, [sp, #56]	; 0x38
 800976c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800976e:	2b00      	cmp	r3, #0
 8009770:	f040 8596 	bne.w	800a2a0 <_strtod_l+0xbb8>
 8009774:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009776:	b1db      	cbz	r3, 80097b0 <_strtod_l+0xc8>
 8009778:	4652      	mov	r2, sl
 800977a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800977e:	ec43 2b10 	vmov	d0, r2, r3
 8009782:	b023      	add	sp, #140	; 0x8c
 8009784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009788:	2a20      	cmp	r2, #32
 800978a:	d1ce      	bne.n	800972a <_strtod_l+0x42>
 800978c:	3301      	adds	r3, #1
 800978e:	931d      	str	r3, [sp, #116]	; 0x74
 8009790:	e7c0      	b.n	8009714 <_strtod_l+0x2c>
 8009792:	2a2d      	cmp	r2, #45	; 0x2d
 8009794:	d1c9      	bne.n	800972a <_strtod_l+0x42>
 8009796:	2201      	movs	r2, #1
 8009798:	920e      	str	r2, [sp, #56]	; 0x38
 800979a:	1c5a      	adds	r2, r3, #1
 800979c:	921d      	str	r2, [sp, #116]	; 0x74
 800979e:	785b      	ldrb	r3, [r3, #1]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1c4      	bne.n	800972e <_strtod_l+0x46>
 80097a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80097a6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	f040 8576 	bne.w	800a29c <_strtod_l+0xbb4>
 80097b0:	4652      	mov	r2, sl
 80097b2:	465b      	mov	r3, fp
 80097b4:	e7e3      	b.n	800977e <_strtod_l+0x96>
 80097b6:	2200      	movs	r2, #0
 80097b8:	e7ee      	b.n	8009798 <_strtod_l+0xb0>
 80097ba:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80097bc:	b13a      	cbz	r2, 80097ce <_strtod_l+0xe6>
 80097be:	2135      	movs	r1, #53	; 0x35
 80097c0:	a820      	add	r0, sp, #128	; 0x80
 80097c2:	f002 feda 	bl	800c57a <__copybits>
 80097c6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80097c8:	4620      	mov	r0, r4
 80097ca:	f002 fa9f 	bl	800bd0c <_Bfree>
 80097ce:	3f01      	subs	r7, #1
 80097d0:	2f05      	cmp	r7, #5
 80097d2:	d807      	bhi.n	80097e4 <_strtod_l+0xfc>
 80097d4:	e8df f007 	tbb	[pc, r7]
 80097d8:	1d180b0e 	.word	0x1d180b0e
 80097dc:	030e      	.short	0x030e
 80097de:	f04f 0b00 	mov.w	fp, #0
 80097e2:	46da      	mov	sl, fp
 80097e4:	0728      	lsls	r0, r5, #28
 80097e6:	d5c1      	bpl.n	800976c <_strtod_l+0x84>
 80097e8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80097ec:	e7be      	b.n	800976c <_strtod_l+0x84>
 80097ee:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80097f2:	e7f7      	b.n	80097e4 <_strtod_l+0xfc>
 80097f4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80097f8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80097fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80097fe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009802:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009806:	e7ed      	b.n	80097e4 <_strtod_l+0xfc>
 8009808:	f8df b184 	ldr.w	fp, [pc, #388]	; 8009990 <_strtod_l+0x2a8>
 800980c:	f04f 0a00 	mov.w	sl, #0
 8009810:	e7e8      	b.n	80097e4 <_strtod_l+0xfc>
 8009812:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009816:	f04f 3aff 	mov.w	sl, #4294967295
 800981a:	e7e3      	b.n	80097e4 <_strtod_l+0xfc>
 800981c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800981e:	1c5a      	adds	r2, r3, #1
 8009820:	921d      	str	r2, [sp, #116]	; 0x74
 8009822:	785b      	ldrb	r3, [r3, #1]
 8009824:	2b30      	cmp	r3, #48	; 0x30
 8009826:	d0f9      	beq.n	800981c <_strtod_l+0x134>
 8009828:	2b00      	cmp	r3, #0
 800982a:	d09f      	beq.n	800976c <_strtod_l+0x84>
 800982c:	2301      	movs	r3, #1
 800982e:	f04f 0900 	mov.w	r9, #0
 8009832:	9304      	str	r3, [sp, #16]
 8009834:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009836:	930a      	str	r3, [sp, #40]	; 0x28
 8009838:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800983c:	464f      	mov	r7, r9
 800983e:	220a      	movs	r2, #10
 8009840:	981d      	ldr	r0, [sp, #116]	; 0x74
 8009842:	7806      	ldrb	r6, [r0, #0]
 8009844:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009848:	b2d9      	uxtb	r1, r3
 800984a:	2909      	cmp	r1, #9
 800984c:	d92a      	bls.n	80098a4 <_strtod_l+0x1bc>
 800984e:	9907      	ldr	r1, [sp, #28]
 8009850:	462a      	mov	r2, r5
 8009852:	f003 f8a9 	bl	800c9a8 <strncmp>
 8009856:	b398      	cbz	r0, 80098c0 <_strtod_l+0x1d8>
 8009858:	2000      	movs	r0, #0
 800985a:	4633      	mov	r3, r6
 800985c:	463d      	mov	r5, r7
 800985e:	9007      	str	r0, [sp, #28]
 8009860:	4602      	mov	r2, r0
 8009862:	2b65      	cmp	r3, #101	; 0x65
 8009864:	d001      	beq.n	800986a <_strtod_l+0x182>
 8009866:	2b45      	cmp	r3, #69	; 0x45
 8009868:	d118      	bne.n	800989c <_strtod_l+0x1b4>
 800986a:	b91d      	cbnz	r5, 8009874 <_strtod_l+0x18c>
 800986c:	9b04      	ldr	r3, [sp, #16]
 800986e:	4303      	orrs	r3, r0
 8009870:	d098      	beq.n	80097a4 <_strtod_l+0xbc>
 8009872:	2500      	movs	r5, #0
 8009874:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8009878:	f108 0301 	add.w	r3, r8, #1
 800987c:	931d      	str	r3, [sp, #116]	; 0x74
 800987e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009882:	2b2b      	cmp	r3, #43	; 0x2b
 8009884:	d075      	beq.n	8009972 <_strtod_l+0x28a>
 8009886:	2b2d      	cmp	r3, #45	; 0x2d
 8009888:	d07b      	beq.n	8009982 <_strtod_l+0x29a>
 800988a:	f04f 0c00 	mov.w	ip, #0
 800988e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009892:	2909      	cmp	r1, #9
 8009894:	f240 8082 	bls.w	800999c <_strtod_l+0x2b4>
 8009898:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800989c:	2600      	movs	r6, #0
 800989e:	e09d      	b.n	80099dc <_strtod_l+0x2f4>
 80098a0:	2300      	movs	r3, #0
 80098a2:	e7c4      	b.n	800982e <_strtod_l+0x146>
 80098a4:	2f08      	cmp	r7, #8
 80098a6:	bfd8      	it	le
 80098a8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80098aa:	f100 0001 	add.w	r0, r0, #1
 80098ae:	bfda      	itte	le
 80098b0:	fb02 3301 	mlale	r3, r2, r1, r3
 80098b4:	9309      	strle	r3, [sp, #36]	; 0x24
 80098b6:	fb02 3909 	mlagt	r9, r2, r9, r3
 80098ba:	3701      	adds	r7, #1
 80098bc:	901d      	str	r0, [sp, #116]	; 0x74
 80098be:	e7bf      	b.n	8009840 <_strtod_l+0x158>
 80098c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80098c2:	195a      	adds	r2, r3, r5
 80098c4:	921d      	str	r2, [sp, #116]	; 0x74
 80098c6:	5d5b      	ldrb	r3, [r3, r5]
 80098c8:	2f00      	cmp	r7, #0
 80098ca:	d037      	beq.n	800993c <_strtod_l+0x254>
 80098cc:	9007      	str	r0, [sp, #28]
 80098ce:	463d      	mov	r5, r7
 80098d0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80098d4:	2a09      	cmp	r2, #9
 80098d6:	d912      	bls.n	80098fe <_strtod_l+0x216>
 80098d8:	2201      	movs	r2, #1
 80098da:	e7c2      	b.n	8009862 <_strtod_l+0x17a>
 80098dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80098de:	1c5a      	adds	r2, r3, #1
 80098e0:	921d      	str	r2, [sp, #116]	; 0x74
 80098e2:	785b      	ldrb	r3, [r3, #1]
 80098e4:	3001      	adds	r0, #1
 80098e6:	2b30      	cmp	r3, #48	; 0x30
 80098e8:	d0f8      	beq.n	80098dc <_strtod_l+0x1f4>
 80098ea:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80098ee:	2a08      	cmp	r2, #8
 80098f0:	f200 84db 	bhi.w	800a2aa <_strtod_l+0xbc2>
 80098f4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80098f6:	9007      	str	r0, [sp, #28]
 80098f8:	2000      	movs	r0, #0
 80098fa:	920a      	str	r2, [sp, #40]	; 0x28
 80098fc:	4605      	mov	r5, r0
 80098fe:	3b30      	subs	r3, #48	; 0x30
 8009900:	f100 0201 	add.w	r2, r0, #1
 8009904:	d014      	beq.n	8009930 <_strtod_l+0x248>
 8009906:	9907      	ldr	r1, [sp, #28]
 8009908:	4411      	add	r1, r2
 800990a:	9107      	str	r1, [sp, #28]
 800990c:	462a      	mov	r2, r5
 800990e:	eb00 0e05 	add.w	lr, r0, r5
 8009912:	210a      	movs	r1, #10
 8009914:	4572      	cmp	r2, lr
 8009916:	d113      	bne.n	8009940 <_strtod_l+0x258>
 8009918:	182a      	adds	r2, r5, r0
 800991a:	2a08      	cmp	r2, #8
 800991c:	f105 0501 	add.w	r5, r5, #1
 8009920:	4405      	add	r5, r0
 8009922:	dc1c      	bgt.n	800995e <_strtod_l+0x276>
 8009924:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009926:	220a      	movs	r2, #10
 8009928:	fb02 3301 	mla	r3, r2, r1, r3
 800992c:	9309      	str	r3, [sp, #36]	; 0x24
 800992e:	2200      	movs	r2, #0
 8009930:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009932:	1c59      	adds	r1, r3, #1
 8009934:	911d      	str	r1, [sp, #116]	; 0x74
 8009936:	785b      	ldrb	r3, [r3, #1]
 8009938:	4610      	mov	r0, r2
 800993a:	e7c9      	b.n	80098d0 <_strtod_l+0x1e8>
 800993c:	4638      	mov	r0, r7
 800993e:	e7d2      	b.n	80098e6 <_strtod_l+0x1fe>
 8009940:	2a08      	cmp	r2, #8
 8009942:	dc04      	bgt.n	800994e <_strtod_l+0x266>
 8009944:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009946:	434e      	muls	r6, r1
 8009948:	9609      	str	r6, [sp, #36]	; 0x24
 800994a:	3201      	adds	r2, #1
 800994c:	e7e2      	b.n	8009914 <_strtod_l+0x22c>
 800994e:	f102 0c01 	add.w	ip, r2, #1
 8009952:	f1bc 0f10 	cmp.w	ip, #16
 8009956:	bfd8      	it	le
 8009958:	fb01 f909 	mulle.w	r9, r1, r9
 800995c:	e7f5      	b.n	800994a <_strtod_l+0x262>
 800995e:	2d10      	cmp	r5, #16
 8009960:	bfdc      	itt	le
 8009962:	220a      	movle	r2, #10
 8009964:	fb02 3909 	mlale	r9, r2, r9, r3
 8009968:	e7e1      	b.n	800992e <_strtod_l+0x246>
 800996a:	2300      	movs	r3, #0
 800996c:	9307      	str	r3, [sp, #28]
 800996e:	2201      	movs	r2, #1
 8009970:	e77c      	b.n	800986c <_strtod_l+0x184>
 8009972:	f04f 0c00 	mov.w	ip, #0
 8009976:	f108 0302 	add.w	r3, r8, #2
 800997a:	931d      	str	r3, [sp, #116]	; 0x74
 800997c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8009980:	e785      	b.n	800988e <_strtod_l+0x1a6>
 8009982:	f04f 0c01 	mov.w	ip, #1
 8009986:	e7f6      	b.n	8009976 <_strtod_l+0x28e>
 8009988:	0800f988 	.word	0x0800f988
 800998c:	0800f738 	.word	0x0800f738
 8009990:	7ff00000 	.word	0x7ff00000
 8009994:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009996:	1c59      	adds	r1, r3, #1
 8009998:	911d      	str	r1, [sp, #116]	; 0x74
 800999a:	785b      	ldrb	r3, [r3, #1]
 800999c:	2b30      	cmp	r3, #48	; 0x30
 800999e:	d0f9      	beq.n	8009994 <_strtod_l+0x2ac>
 80099a0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80099a4:	2908      	cmp	r1, #8
 80099a6:	f63f af79 	bhi.w	800989c <_strtod_l+0x1b4>
 80099aa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80099ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80099b0:	9308      	str	r3, [sp, #32]
 80099b2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80099b4:	1c59      	adds	r1, r3, #1
 80099b6:	911d      	str	r1, [sp, #116]	; 0x74
 80099b8:	785b      	ldrb	r3, [r3, #1]
 80099ba:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80099be:	2e09      	cmp	r6, #9
 80099c0:	d937      	bls.n	8009a32 <_strtod_l+0x34a>
 80099c2:	9e08      	ldr	r6, [sp, #32]
 80099c4:	1b89      	subs	r1, r1, r6
 80099c6:	2908      	cmp	r1, #8
 80099c8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80099cc:	dc02      	bgt.n	80099d4 <_strtod_l+0x2ec>
 80099ce:	4576      	cmp	r6, lr
 80099d0:	bfa8      	it	ge
 80099d2:	4676      	movge	r6, lr
 80099d4:	f1bc 0f00 	cmp.w	ip, #0
 80099d8:	d000      	beq.n	80099dc <_strtod_l+0x2f4>
 80099da:	4276      	negs	r6, r6
 80099dc:	2d00      	cmp	r5, #0
 80099de:	d14f      	bne.n	8009a80 <_strtod_l+0x398>
 80099e0:	9904      	ldr	r1, [sp, #16]
 80099e2:	4301      	orrs	r1, r0
 80099e4:	f47f aec2 	bne.w	800976c <_strtod_l+0x84>
 80099e8:	2a00      	cmp	r2, #0
 80099ea:	f47f aedb 	bne.w	80097a4 <_strtod_l+0xbc>
 80099ee:	2b69      	cmp	r3, #105	; 0x69
 80099f0:	d027      	beq.n	8009a42 <_strtod_l+0x35a>
 80099f2:	dc24      	bgt.n	8009a3e <_strtod_l+0x356>
 80099f4:	2b49      	cmp	r3, #73	; 0x49
 80099f6:	d024      	beq.n	8009a42 <_strtod_l+0x35a>
 80099f8:	2b4e      	cmp	r3, #78	; 0x4e
 80099fa:	f47f aed3 	bne.w	80097a4 <_strtod_l+0xbc>
 80099fe:	499e      	ldr	r1, [pc, #632]	; (8009c78 <_strtod_l+0x590>)
 8009a00:	a81d      	add	r0, sp, #116	; 0x74
 8009a02:	f001 fff3 	bl	800b9ec <__match>
 8009a06:	2800      	cmp	r0, #0
 8009a08:	f43f aecc 	beq.w	80097a4 <_strtod_l+0xbc>
 8009a0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009a0e:	781b      	ldrb	r3, [r3, #0]
 8009a10:	2b28      	cmp	r3, #40	; 0x28
 8009a12:	d12d      	bne.n	8009a70 <_strtod_l+0x388>
 8009a14:	4999      	ldr	r1, [pc, #612]	; (8009c7c <_strtod_l+0x594>)
 8009a16:	aa20      	add	r2, sp, #128	; 0x80
 8009a18:	a81d      	add	r0, sp, #116	; 0x74
 8009a1a:	f001 fffb 	bl	800ba14 <__hexnan>
 8009a1e:	2805      	cmp	r0, #5
 8009a20:	d126      	bne.n	8009a70 <_strtod_l+0x388>
 8009a22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a24:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8009a28:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009a2c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009a30:	e69c      	b.n	800976c <_strtod_l+0x84>
 8009a32:	210a      	movs	r1, #10
 8009a34:	fb01 3e0e 	mla	lr, r1, lr, r3
 8009a38:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009a3c:	e7b9      	b.n	80099b2 <_strtod_l+0x2ca>
 8009a3e:	2b6e      	cmp	r3, #110	; 0x6e
 8009a40:	e7db      	b.n	80099fa <_strtod_l+0x312>
 8009a42:	498f      	ldr	r1, [pc, #572]	; (8009c80 <_strtod_l+0x598>)
 8009a44:	a81d      	add	r0, sp, #116	; 0x74
 8009a46:	f001 ffd1 	bl	800b9ec <__match>
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	f43f aeaa 	beq.w	80097a4 <_strtod_l+0xbc>
 8009a50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009a52:	498c      	ldr	r1, [pc, #560]	; (8009c84 <_strtod_l+0x59c>)
 8009a54:	3b01      	subs	r3, #1
 8009a56:	a81d      	add	r0, sp, #116	; 0x74
 8009a58:	931d      	str	r3, [sp, #116]	; 0x74
 8009a5a:	f001 ffc7 	bl	800b9ec <__match>
 8009a5e:	b910      	cbnz	r0, 8009a66 <_strtod_l+0x37e>
 8009a60:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009a62:	3301      	adds	r3, #1
 8009a64:	931d      	str	r3, [sp, #116]	; 0x74
 8009a66:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8009c94 <_strtod_l+0x5ac>
 8009a6a:	f04f 0a00 	mov.w	sl, #0
 8009a6e:	e67d      	b.n	800976c <_strtod_l+0x84>
 8009a70:	4885      	ldr	r0, [pc, #532]	; (8009c88 <_strtod_l+0x5a0>)
 8009a72:	f002 ff91 	bl	800c998 <nan>
 8009a76:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009a7a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009a7e:	e675      	b.n	800976c <_strtod_l+0x84>
 8009a80:	9b07      	ldr	r3, [sp, #28]
 8009a82:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a84:	1af3      	subs	r3, r6, r3
 8009a86:	2f00      	cmp	r7, #0
 8009a88:	bf08      	it	eq
 8009a8a:	462f      	moveq	r7, r5
 8009a8c:	2d10      	cmp	r5, #16
 8009a8e:	9308      	str	r3, [sp, #32]
 8009a90:	46a8      	mov	r8, r5
 8009a92:	bfa8      	it	ge
 8009a94:	f04f 0810 	movge.w	r8, #16
 8009a98:	f7f6 fd64 	bl	8000564 <__aeabi_ui2d>
 8009a9c:	2d09      	cmp	r5, #9
 8009a9e:	4682      	mov	sl, r0
 8009aa0:	468b      	mov	fp, r1
 8009aa2:	dd13      	ble.n	8009acc <_strtod_l+0x3e4>
 8009aa4:	4b79      	ldr	r3, [pc, #484]	; (8009c8c <_strtod_l+0x5a4>)
 8009aa6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009aaa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009aae:	f7f6 fdd3 	bl	8000658 <__aeabi_dmul>
 8009ab2:	4682      	mov	sl, r0
 8009ab4:	4648      	mov	r0, r9
 8009ab6:	468b      	mov	fp, r1
 8009ab8:	f7f6 fd54 	bl	8000564 <__aeabi_ui2d>
 8009abc:	4602      	mov	r2, r0
 8009abe:	460b      	mov	r3, r1
 8009ac0:	4650      	mov	r0, sl
 8009ac2:	4659      	mov	r1, fp
 8009ac4:	f7f6 fc12 	bl	80002ec <__adddf3>
 8009ac8:	4682      	mov	sl, r0
 8009aca:	468b      	mov	fp, r1
 8009acc:	2d0f      	cmp	r5, #15
 8009ace:	dc38      	bgt.n	8009b42 <_strtod_l+0x45a>
 8009ad0:	9b08      	ldr	r3, [sp, #32]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	f43f ae4a 	beq.w	800976c <_strtod_l+0x84>
 8009ad8:	dd24      	ble.n	8009b24 <_strtod_l+0x43c>
 8009ada:	2b16      	cmp	r3, #22
 8009adc:	dc0b      	bgt.n	8009af6 <_strtod_l+0x40e>
 8009ade:	4d6b      	ldr	r5, [pc, #428]	; (8009c8c <_strtod_l+0x5a4>)
 8009ae0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8009ae4:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009ae8:	4652      	mov	r2, sl
 8009aea:	465b      	mov	r3, fp
 8009aec:	f7f6 fdb4 	bl	8000658 <__aeabi_dmul>
 8009af0:	4682      	mov	sl, r0
 8009af2:	468b      	mov	fp, r1
 8009af4:	e63a      	b.n	800976c <_strtod_l+0x84>
 8009af6:	9a08      	ldr	r2, [sp, #32]
 8009af8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009afc:	4293      	cmp	r3, r2
 8009afe:	db20      	blt.n	8009b42 <_strtod_l+0x45a>
 8009b00:	4c62      	ldr	r4, [pc, #392]	; (8009c8c <_strtod_l+0x5a4>)
 8009b02:	f1c5 050f 	rsb	r5, r5, #15
 8009b06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009b0a:	4652      	mov	r2, sl
 8009b0c:	465b      	mov	r3, fp
 8009b0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b12:	f7f6 fda1 	bl	8000658 <__aeabi_dmul>
 8009b16:	9b08      	ldr	r3, [sp, #32]
 8009b18:	1b5d      	subs	r5, r3, r5
 8009b1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009b1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009b22:	e7e3      	b.n	8009aec <_strtod_l+0x404>
 8009b24:	9b08      	ldr	r3, [sp, #32]
 8009b26:	3316      	adds	r3, #22
 8009b28:	db0b      	blt.n	8009b42 <_strtod_l+0x45a>
 8009b2a:	9b07      	ldr	r3, [sp, #28]
 8009b2c:	4a57      	ldr	r2, [pc, #348]	; (8009c8c <_strtod_l+0x5a4>)
 8009b2e:	1b9e      	subs	r6, r3, r6
 8009b30:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8009b34:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009b38:	4650      	mov	r0, sl
 8009b3a:	4659      	mov	r1, fp
 8009b3c:	f7f6 feb6 	bl	80008ac <__aeabi_ddiv>
 8009b40:	e7d6      	b.n	8009af0 <_strtod_l+0x408>
 8009b42:	9b08      	ldr	r3, [sp, #32]
 8009b44:	eba5 0808 	sub.w	r8, r5, r8
 8009b48:	4498      	add	r8, r3
 8009b4a:	f1b8 0f00 	cmp.w	r8, #0
 8009b4e:	dd71      	ble.n	8009c34 <_strtod_l+0x54c>
 8009b50:	f018 030f 	ands.w	r3, r8, #15
 8009b54:	d00a      	beq.n	8009b6c <_strtod_l+0x484>
 8009b56:	494d      	ldr	r1, [pc, #308]	; (8009c8c <_strtod_l+0x5a4>)
 8009b58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009b5c:	4652      	mov	r2, sl
 8009b5e:	465b      	mov	r3, fp
 8009b60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b64:	f7f6 fd78 	bl	8000658 <__aeabi_dmul>
 8009b68:	4682      	mov	sl, r0
 8009b6a:	468b      	mov	fp, r1
 8009b6c:	f038 080f 	bics.w	r8, r8, #15
 8009b70:	d04d      	beq.n	8009c0e <_strtod_l+0x526>
 8009b72:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009b76:	dd22      	ble.n	8009bbe <_strtod_l+0x4d6>
 8009b78:	2500      	movs	r5, #0
 8009b7a:	462e      	mov	r6, r5
 8009b7c:	9509      	str	r5, [sp, #36]	; 0x24
 8009b7e:	9507      	str	r5, [sp, #28]
 8009b80:	2322      	movs	r3, #34	; 0x22
 8009b82:	f8df b110 	ldr.w	fp, [pc, #272]	; 8009c94 <_strtod_l+0x5ac>
 8009b86:	6023      	str	r3, [r4, #0]
 8009b88:	f04f 0a00 	mov.w	sl, #0
 8009b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	f43f adec 	beq.w	800976c <_strtod_l+0x84>
 8009b94:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009b96:	4620      	mov	r0, r4
 8009b98:	f002 f8b8 	bl	800bd0c <_Bfree>
 8009b9c:	9907      	ldr	r1, [sp, #28]
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	f002 f8b4 	bl	800bd0c <_Bfree>
 8009ba4:	4631      	mov	r1, r6
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	f002 f8b0 	bl	800bd0c <_Bfree>
 8009bac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009bae:	4620      	mov	r0, r4
 8009bb0:	f002 f8ac 	bl	800bd0c <_Bfree>
 8009bb4:	4629      	mov	r1, r5
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	f002 f8a8 	bl	800bd0c <_Bfree>
 8009bbc:	e5d6      	b.n	800976c <_strtod_l+0x84>
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009bc4:	4650      	mov	r0, sl
 8009bc6:	4659      	mov	r1, fp
 8009bc8:	4699      	mov	r9, r3
 8009bca:	f1b8 0f01 	cmp.w	r8, #1
 8009bce:	dc21      	bgt.n	8009c14 <_strtod_l+0x52c>
 8009bd0:	b10b      	cbz	r3, 8009bd6 <_strtod_l+0x4ee>
 8009bd2:	4682      	mov	sl, r0
 8009bd4:	468b      	mov	fp, r1
 8009bd6:	4b2e      	ldr	r3, [pc, #184]	; (8009c90 <_strtod_l+0x5a8>)
 8009bd8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009bdc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009be0:	4652      	mov	r2, sl
 8009be2:	465b      	mov	r3, fp
 8009be4:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009be8:	f7f6 fd36 	bl	8000658 <__aeabi_dmul>
 8009bec:	4b29      	ldr	r3, [pc, #164]	; (8009c94 <_strtod_l+0x5ac>)
 8009bee:	460a      	mov	r2, r1
 8009bf0:	400b      	ands	r3, r1
 8009bf2:	4929      	ldr	r1, [pc, #164]	; (8009c98 <_strtod_l+0x5b0>)
 8009bf4:	428b      	cmp	r3, r1
 8009bf6:	4682      	mov	sl, r0
 8009bf8:	d8be      	bhi.n	8009b78 <_strtod_l+0x490>
 8009bfa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009bfe:	428b      	cmp	r3, r1
 8009c00:	bf86      	itte	hi
 8009c02:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8009c9c <_strtod_l+0x5b4>
 8009c06:	f04f 3aff 	movhi.w	sl, #4294967295
 8009c0a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009c0e:	2300      	movs	r3, #0
 8009c10:	9304      	str	r3, [sp, #16]
 8009c12:	e081      	b.n	8009d18 <_strtod_l+0x630>
 8009c14:	f018 0f01 	tst.w	r8, #1
 8009c18:	d007      	beq.n	8009c2a <_strtod_l+0x542>
 8009c1a:	4b1d      	ldr	r3, [pc, #116]	; (8009c90 <_strtod_l+0x5a8>)
 8009c1c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8009c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c24:	f7f6 fd18 	bl	8000658 <__aeabi_dmul>
 8009c28:	2301      	movs	r3, #1
 8009c2a:	f109 0901 	add.w	r9, r9, #1
 8009c2e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009c32:	e7ca      	b.n	8009bca <_strtod_l+0x4e2>
 8009c34:	d0eb      	beq.n	8009c0e <_strtod_l+0x526>
 8009c36:	f1c8 0800 	rsb	r8, r8, #0
 8009c3a:	f018 020f 	ands.w	r2, r8, #15
 8009c3e:	d00a      	beq.n	8009c56 <_strtod_l+0x56e>
 8009c40:	4b12      	ldr	r3, [pc, #72]	; (8009c8c <_strtod_l+0x5a4>)
 8009c42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c46:	4650      	mov	r0, sl
 8009c48:	4659      	mov	r1, fp
 8009c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4e:	f7f6 fe2d 	bl	80008ac <__aeabi_ddiv>
 8009c52:	4682      	mov	sl, r0
 8009c54:	468b      	mov	fp, r1
 8009c56:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009c5a:	d0d8      	beq.n	8009c0e <_strtod_l+0x526>
 8009c5c:	f1b8 0f1f 	cmp.w	r8, #31
 8009c60:	dd1e      	ble.n	8009ca0 <_strtod_l+0x5b8>
 8009c62:	2500      	movs	r5, #0
 8009c64:	462e      	mov	r6, r5
 8009c66:	9509      	str	r5, [sp, #36]	; 0x24
 8009c68:	9507      	str	r5, [sp, #28]
 8009c6a:	2322      	movs	r3, #34	; 0x22
 8009c6c:	f04f 0a00 	mov.w	sl, #0
 8009c70:	f04f 0b00 	mov.w	fp, #0
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	e789      	b.n	8009b8c <_strtod_l+0x4a4>
 8009c78:	0800f711 	.word	0x0800f711
 8009c7c:	0800f74c 	.word	0x0800f74c
 8009c80:	0800f709 	.word	0x0800f709
 8009c84:	0800f88c 	.word	0x0800f88c
 8009c88:	0800fb48 	.word	0x0800fb48
 8009c8c:	0800fa28 	.word	0x0800fa28
 8009c90:	0800fa00 	.word	0x0800fa00
 8009c94:	7ff00000 	.word	0x7ff00000
 8009c98:	7ca00000 	.word	0x7ca00000
 8009c9c:	7fefffff 	.word	0x7fefffff
 8009ca0:	f018 0310 	ands.w	r3, r8, #16
 8009ca4:	bf18      	it	ne
 8009ca6:	236a      	movne	r3, #106	; 0x6a
 8009ca8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800a060 <_strtod_l+0x978>
 8009cac:	9304      	str	r3, [sp, #16]
 8009cae:	4650      	mov	r0, sl
 8009cb0:	4659      	mov	r1, fp
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	f018 0f01 	tst.w	r8, #1
 8009cb8:	d004      	beq.n	8009cc4 <_strtod_l+0x5dc>
 8009cba:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009cbe:	f7f6 fccb 	bl	8000658 <__aeabi_dmul>
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009cc8:	f109 0908 	add.w	r9, r9, #8
 8009ccc:	d1f2      	bne.n	8009cb4 <_strtod_l+0x5cc>
 8009cce:	b10b      	cbz	r3, 8009cd4 <_strtod_l+0x5ec>
 8009cd0:	4682      	mov	sl, r0
 8009cd2:	468b      	mov	fp, r1
 8009cd4:	9b04      	ldr	r3, [sp, #16]
 8009cd6:	b1bb      	cbz	r3, 8009d08 <_strtod_l+0x620>
 8009cd8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8009cdc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	4659      	mov	r1, fp
 8009ce4:	dd10      	ble.n	8009d08 <_strtod_l+0x620>
 8009ce6:	2b1f      	cmp	r3, #31
 8009ce8:	f340 8128 	ble.w	8009f3c <_strtod_l+0x854>
 8009cec:	2b34      	cmp	r3, #52	; 0x34
 8009cee:	bfde      	ittt	le
 8009cf0:	3b20      	suble	r3, #32
 8009cf2:	f04f 32ff 	movle.w	r2, #4294967295
 8009cf6:	fa02 f303 	lslle.w	r3, r2, r3
 8009cfa:	f04f 0a00 	mov.w	sl, #0
 8009cfe:	bfcc      	ite	gt
 8009d00:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009d04:	ea03 0b01 	andle.w	fp, r3, r1
 8009d08:	2200      	movs	r2, #0
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	4650      	mov	r0, sl
 8009d0e:	4659      	mov	r1, fp
 8009d10:	f7f6 ff0a 	bl	8000b28 <__aeabi_dcmpeq>
 8009d14:	2800      	cmp	r0, #0
 8009d16:	d1a4      	bne.n	8009c62 <_strtod_l+0x57a>
 8009d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d1a:	9300      	str	r3, [sp, #0]
 8009d1c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009d1e:	462b      	mov	r3, r5
 8009d20:	463a      	mov	r2, r7
 8009d22:	4620      	mov	r0, r4
 8009d24:	f002 f85e 	bl	800bde4 <__s2b>
 8009d28:	9009      	str	r0, [sp, #36]	; 0x24
 8009d2a:	2800      	cmp	r0, #0
 8009d2c:	f43f af24 	beq.w	8009b78 <_strtod_l+0x490>
 8009d30:	9b07      	ldr	r3, [sp, #28]
 8009d32:	1b9e      	subs	r6, r3, r6
 8009d34:	9b08      	ldr	r3, [sp, #32]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	bfb4      	ite	lt
 8009d3a:	4633      	movlt	r3, r6
 8009d3c:	2300      	movge	r3, #0
 8009d3e:	9310      	str	r3, [sp, #64]	; 0x40
 8009d40:	9b08      	ldr	r3, [sp, #32]
 8009d42:	2500      	movs	r5, #0
 8009d44:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009d48:	9318      	str	r3, [sp, #96]	; 0x60
 8009d4a:	462e      	mov	r6, r5
 8009d4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d4e:	4620      	mov	r0, r4
 8009d50:	6859      	ldr	r1, [r3, #4]
 8009d52:	f001 ff9b 	bl	800bc8c <_Balloc>
 8009d56:	9007      	str	r0, [sp, #28]
 8009d58:	2800      	cmp	r0, #0
 8009d5a:	f43f af11 	beq.w	8009b80 <_strtod_l+0x498>
 8009d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d60:	691a      	ldr	r2, [r3, #16]
 8009d62:	3202      	adds	r2, #2
 8009d64:	f103 010c 	add.w	r1, r3, #12
 8009d68:	0092      	lsls	r2, r2, #2
 8009d6a:	300c      	adds	r0, #12
 8009d6c:	f7fe fe79 	bl	8008a62 <memcpy>
 8009d70:	ec4b ab10 	vmov	d0, sl, fp
 8009d74:	aa20      	add	r2, sp, #128	; 0x80
 8009d76:	a91f      	add	r1, sp, #124	; 0x7c
 8009d78:	4620      	mov	r0, r4
 8009d7a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8009d7e:	f002 fb6d 	bl	800c45c <__d2b>
 8009d82:	901e      	str	r0, [sp, #120]	; 0x78
 8009d84:	2800      	cmp	r0, #0
 8009d86:	f43f aefb 	beq.w	8009b80 <_strtod_l+0x498>
 8009d8a:	2101      	movs	r1, #1
 8009d8c:	4620      	mov	r0, r4
 8009d8e:	f002 f8c3 	bl	800bf18 <__i2b>
 8009d92:	4606      	mov	r6, r0
 8009d94:	2800      	cmp	r0, #0
 8009d96:	f43f aef3 	beq.w	8009b80 <_strtod_l+0x498>
 8009d9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009d9c:	9904      	ldr	r1, [sp, #16]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	bfab      	itete	ge
 8009da2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8009da4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8009da6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8009da8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8009dac:	bfac      	ite	ge
 8009dae:	eb03 0902 	addge.w	r9, r3, r2
 8009db2:	1ad7      	sublt	r7, r2, r3
 8009db4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009db6:	eba3 0801 	sub.w	r8, r3, r1
 8009dba:	4490      	add	r8, r2
 8009dbc:	4ba3      	ldr	r3, [pc, #652]	; (800a04c <_strtod_l+0x964>)
 8009dbe:	f108 38ff 	add.w	r8, r8, #4294967295
 8009dc2:	4598      	cmp	r8, r3
 8009dc4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009dc8:	f280 80cc 	bge.w	8009f64 <_strtod_l+0x87c>
 8009dcc:	eba3 0308 	sub.w	r3, r3, r8
 8009dd0:	2b1f      	cmp	r3, #31
 8009dd2:	eba2 0203 	sub.w	r2, r2, r3
 8009dd6:	f04f 0101 	mov.w	r1, #1
 8009dda:	f300 80b6 	bgt.w	8009f4a <_strtod_l+0x862>
 8009dde:	fa01 f303 	lsl.w	r3, r1, r3
 8009de2:	9311      	str	r3, [sp, #68]	; 0x44
 8009de4:	2300      	movs	r3, #0
 8009de6:	930c      	str	r3, [sp, #48]	; 0x30
 8009de8:	eb09 0802 	add.w	r8, r9, r2
 8009dec:	9b04      	ldr	r3, [sp, #16]
 8009dee:	45c1      	cmp	r9, r8
 8009df0:	4417      	add	r7, r2
 8009df2:	441f      	add	r7, r3
 8009df4:	464b      	mov	r3, r9
 8009df6:	bfa8      	it	ge
 8009df8:	4643      	movge	r3, r8
 8009dfa:	42bb      	cmp	r3, r7
 8009dfc:	bfa8      	it	ge
 8009dfe:	463b      	movge	r3, r7
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	bfc2      	ittt	gt
 8009e04:	eba8 0803 	subgt.w	r8, r8, r3
 8009e08:	1aff      	subgt	r7, r7, r3
 8009e0a:	eba9 0903 	subgt.w	r9, r9, r3
 8009e0e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	dd17      	ble.n	8009e44 <_strtod_l+0x75c>
 8009e14:	4631      	mov	r1, r6
 8009e16:	461a      	mov	r2, r3
 8009e18:	4620      	mov	r0, r4
 8009e1a:	f002 f939 	bl	800c090 <__pow5mult>
 8009e1e:	4606      	mov	r6, r0
 8009e20:	2800      	cmp	r0, #0
 8009e22:	f43f aead 	beq.w	8009b80 <_strtod_l+0x498>
 8009e26:	4601      	mov	r1, r0
 8009e28:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009e2a:	4620      	mov	r0, r4
 8009e2c:	f002 f88a 	bl	800bf44 <__multiply>
 8009e30:	900f      	str	r0, [sp, #60]	; 0x3c
 8009e32:	2800      	cmp	r0, #0
 8009e34:	f43f aea4 	beq.w	8009b80 <_strtod_l+0x498>
 8009e38:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009e3a:	4620      	mov	r0, r4
 8009e3c:	f001 ff66 	bl	800bd0c <_Bfree>
 8009e40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e42:	931e      	str	r3, [sp, #120]	; 0x78
 8009e44:	f1b8 0f00 	cmp.w	r8, #0
 8009e48:	f300 8091 	bgt.w	8009f6e <_strtod_l+0x886>
 8009e4c:	9b08      	ldr	r3, [sp, #32]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	dd08      	ble.n	8009e64 <_strtod_l+0x77c>
 8009e52:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009e54:	9907      	ldr	r1, [sp, #28]
 8009e56:	4620      	mov	r0, r4
 8009e58:	f002 f91a 	bl	800c090 <__pow5mult>
 8009e5c:	9007      	str	r0, [sp, #28]
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	f43f ae8e 	beq.w	8009b80 <_strtod_l+0x498>
 8009e64:	2f00      	cmp	r7, #0
 8009e66:	dd08      	ble.n	8009e7a <_strtod_l+0x792>
 8009e68:	9907      	ldr	r1, [sp, #28]
 8009e6a:	463a      	mov	r2, r7
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	f002 f969 	bl	800c144 <__lshift>
 8009e72:	9007      	str	r0, [sp, #28]
 8009e74:	2800      	cmp	r0, #0
 8009e76:	f43f ae83 	beq.w	8009b80 <_strtod_l+0x498>
 8009e7a:	f1b9 0f00 	cmp.w	r9, #0
 8009e7e:	dd08      	ble.n	8009e92 <_strtod_l+0x7aa>
 8009e80:	4631      	mov	r1, r6
 8009e82:	464a      	mov	r2, r9
 8009e84:	4620      	mov	r0, r4
 8009e86:	f002 f95d 	bl	800c144 <__lshift>
 8009e8a:	4606      	mov	r6, r0
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	f43f ae77 	beq.w	8009b80 <_strtod_l+0x498>
 8009e92:	9a07      	ldr	r2, [sp, #28]
 8009e94:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009e96:	4620      	mov	r0, r4
 8009e98:	f002 f9dc 	bl	800c254 <__mdiff>
 8009e9c:	4605      	mov	r5, r0
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	f43f ae6e 	beq.w	8009b80 <_strtod_l+0x498>
 8009ea4:	68c3      	ldr	r3, [r0, #12]
 8009ea6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	60c3      	str	r3, [r0, #12]
 8009eac:	4631      	mov	r1, r6
 8009eae:	f002 f9b5 	bl	800c21c <__mcmp>
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	da65      	bge.n	8009f82 <_strtod_l+0x89a>
 8009eb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009eb8:	ea53 030a 	orrs.w	r3, r3, sl
 8009ebc:	f040 8087 	bne.w	8009fce <_strtod_l+0x8e6>
 8009ec0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	f040 8082 	bne.w	8009fce <_strtod_l+0x8e6>
 8009eca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009ece:	0d1b      	lsrs	r3, r3, #20
 8009ed0:	051b      	lsls	r3, r3, #20
 8009ed2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009ed6:	d97a      	bls.n	8009fce <_strtod_l+0x8e6>
 8009ed8:	696b      	ldr	r3, [r5, #20]
 8009eda:	b913      	cbnz	r3, 8009ee2 <_strtod_l+0x7fa>
 8009edc:	692b      	ldr	r3, [r5, #16]
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	dd75      	ble.n	8009fce <_strtod_l+0x8e6>
 8009ee2:	4629      	mov	r1, r5
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	f002 f92c 	bl	800c144 <__lshift>
 8009eec:	4631      	mov	r1, r6
 8009eee:	4605      	mov	r5, r0
 8009ef0:	f002 f994 	bl	800c21c <__mcmp>
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	dd6a      	ble.n	8009fce <_strtod_l+0x8e6>
 8009ef8:	9904      	ldr	r1, [sp, #16]
 8009efa:	4a55      	ldr	r2, [pc, #340]	; (800a050 <_strtod_l+0x968>)
 8009efc:	465b      	mov	r3, fp
 8009efe:	2900      	cmp	r1, #0
 8009f00:	f000 8085 	beq.w	800a00e <_strtod_l+0x926>
 8009f04:	ea02 010b 	and.w	r1, r2, fp
 8009f08:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009f0c:	dc7f      	bgt.n	800a00e <_strtod_l+0x926>
 8009f0e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009f12:	f77f aeaa 	ble.w	8009c6a <_strtod_l+0x582>
 8009f16:	4a4f      	ldr	r2, [pc, #316]	; (800a054 <_strtod_l+0x96c>)
 8009f18:	2300      	movs	r3, #0
 8009f1a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8009f1e:	4650      	mov	r0, sl
 8009f20:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8009f24:	4659      	mov	r1, fp
 8009f26:	f7f6 fb97 	bl	8000658 <__aeabi_dmul>
 8009f2a:	460b      	mov	r3, r1
 8009f2c:	4303      	orrs	r3, r0
 8009f2e:	bf08      	it	eq
 8009f30:	2322      	moveq	r3, #34	; 0x22
 8009f32:	4682      	mov	sl, r0
 8009f34:	468b      	mov	fp, r1
 8009f36:	bf08      	it	eq
 8009f38:	6023      	streq	r3, [r4, #0]
 8009f3a:	e62b      	b.n	8009b94 <_strtod_l+0x4ac>
 8009f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f40:	fa02 f303 	lsl.w	r3, r2, r3
 8009f44:	ea03 0a0a 	and.w	sl, r3, sl
 8009f48:	e6de      	b.n	8009d08 <_strtod_l+0x620>
 8009f4a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009f4e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009f52:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009f56:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009f5a:	fa01 f308 	lsl.w	r3, r1, r8
 8009f5e:	930c      	str	r3, [sp, #48]	; 0x30
 8009f60:	9111      	str	r1, [sp, #68]	; 0x44
 8009f62:	e741      	b.n	8009de8 <_strtod_l+0x700>
 8009f64:	2300      	movs	r3, #0
 8009f66:	930c      	str	r3, [sp, #48]	; 0x30
 8009f68:	2301      	movs	r3, #1
 8009f6a:	9311      	str	r3, [sp, #68]	; 0x44
 8009f6c:	e73c      	b.n	8009de8 <_strtod_l+0x700>
 8009f6e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009f70:	4642      	mov	r2, r8
 8009f72:	4620      	mov	r0, r4
 8009f74:	f002 f8e6 	bl	800c144 <__lshift>
 8009f78:	901e      	str	r0, [sp, #120]	; 0x78
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	f47f af66 	bne.w	8009e4c <_strtod_l+0x764>
 8009f80:	e5fe      	b.n	8009b80 <_strtod_l+0x498>
 8009f82:	465f      	mov	r7, fp
 8009f84:	d16e      	bne.n	800a064 <_strtod_l+0x97c>
 8009f86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009f88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f8c:	b342      	cbz	r2, 8009fe0 <_strtod_l+0x8f8>
 8009f8e:	4a32      	ldr	r2, [pc, #200]	; (800a058 <_strtod_l+0x970>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d128      	bne.n	8009fe6 <_strtod_l+0x8fe>
 8009f94:	9b04      	ldr	r3, [sp, #16]
 8009f96:	4650      	mov	r0, sl
 8009f98:	b1eb      	cbz	r3, 8009fd6 <_strtod_l+0x8ee>
 8009f9a:	4a2d      	ldr	r2, [pc, #180]	; (800a050 <_strtod_l+0x968>)
 8009f9c:	403a      	ands	r2, r7
 8009f9e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009fa2:	f04f 31ff 	mov.w	r1, #4294967295
 8009fa6:	d819      	bhi.n	8009fdc <_strtod_l+0x8f4>
 8009fa8:	0d12      	lsrs	r2, r2, #20
 8009faa:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009fae:	fa01 f303 	lsl.w	r3, r1, r3
 8009fb2:	4298      	cmp	r0, r3
 8009fb4:	d117      	bne.n	8009fe6 <_strtod_l+0x8fe>
 8009fb6:	4b29      	ldr	r3, [pc, #164]	; (800a05c <_strtod_l+0x974>)
 8009fb8:	429f      	cmp	r7, r3
 8009fba:	d102      	bne.n	8009fc2 <_strtod_l+0x8da>
 8009fbc:	3001      	adds	r0, #1
 8009fbe:	f43f addf 	beq.w	8009b80 <_strtod_l+0x498>
 8009fc2:	4b23      	ldr	r3, [pc, #140]	; (800a050 <_strtod_l+0x968>)
 8009fc4:	403b      	ands	r3, r7
 8009fc6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009fca:	f04f 0a00 	mov.w	sl, #0
 8009fce:	9b04      	ldr	r3, [sp, #16]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d1a0      	bne.n	8009f16 <_strtod_l+0x82e>
 8009fd4:	e5de      	b.n	8009b94 <_strtod_l+0x4ac>
 8009fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8009fda:	e7ea      	b.n	8009fb2 <_strtod_l+0x8ca>
 8009fdc:	460b      	mov	r3, r1
 8009fde:	e7e8      	b.n	8009fb2 <_strtod_l+0x8ca>
 8009fe0:	ea53 030a 	orrs.w	r3, r3, sl
 8009fe4:	d088      	beq.n	8009ef8 <_strtod_l+0x810>
 8009fe6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009fe8:	b1db      	cbz	r3, 800a022 <_strtod_l+0x93a>
 8009fea:	423b      	tst	r3, r7
 8009fec:	d0ef      	beq.n	8009fce <_strtod_l+0x8e6>
 8009fee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ff0:	9a04      	ldr	r2, [sp, #16]
 8009ff2:	4650      	mov	r0, sl
 8009ff4:	4659      	mov	r1, fp
 8009ff6:	b1c3      	cbz	r3, 800a02a <_strtod_l+0x942>
 8009ff8:	f7ff fb59 	bl	80096ae <sulp>
 8009ffc:	4602      	mov	r2, r0
 8009ffe:	460b      	mov	r3, r1
 800a000:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a004:	f7f6 f972 	bl	80002ec <__adddf3>
 800a008:	4682      	mov	sl, r0
 800a00a:	468b      	mov	fp, r1
 800a00c:	e7df      	b.n	8009fce <_strtod_l+0x8e6>
 800a00e:	4013      	ands	r3, r2
 800a010:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a014:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a018:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a01c:	f04f 3aff 	mov.w	sl, #4294967295
 800a020:	e7d5      	b.n	8009fce <_strtod_l+0x8e6>
 800a022:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a024:	ea13 0f0a 	tst.w	r3, sl
 800a028:	e7e0      	b.n	8009fec <_strtod_l+0x904>
 800a02a:	f7ff fb40 	bl	80096ae <sulp>
 800a02e:	4602      	mov	r2, r0
 800a030:	460b      	mov	r3, r1
 800a032:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a036:	f7f6 f957 	bl	80002e8 <__aeabi_dsub>
 800a03a:	2200      	movs	r2, #0
 800a03c:	2300      	movs	r3, #0
 800a03e:	4682      	mov	sl, r0
 800a040:	468b      	mov	fp, r1
 800a042:	f7f6 fd71 	bl	8000b28 <__aeabi_dcmpeq>
 800a046:	2800      	cmp	r0, #0
 800a048:	d0c1      	beq.n	8009fce <_strtod_l+0x8e6>
 800a04a:	e60e      	b.n	8009c6a <_strtod_l+0x582>
 800a04c:	fffffc02 	.word	0xfffffc02
 800a050:	7ff00000 	.word	0x7ff00000
 800a054:	39500000 	.word	0x39500000
 800a058:	000fffff 	.word	0x000fffff
 800a05c:	7fefffff 	.word	0x7fefffff
 800a060:	0800f760 	.word	0x0800f760
 800a064:	4631      	mov	r1, r6
 800a066:	4628      	mov	r0, r5
 800a068:	f002 fa54 	bl	800c514 <__ratio>
 800a06c:	ec59 8b10 	vmov	r8, r9, d0
 800a070:	ee10 0a10 	vmov	r0, s0
 800a074:	2200      	movs	r2, #0
 800a076:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a07a:	4649      	mov	r1, r9
 800a07c:	f7f6 fd68 	bl	8000b50 <__aeabi_dcmple>
 800a080:	2800      	cmp	r0, #0
 800a082:	d07c      	beq.n	800a17e <_strtod_l+0xa96>
 800a084:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a086:	2b00      	cmp	r3, #0
 800a088:	d04c      	beq.n	800a124 <_strtod_l+0xa3c>
 800a08a:	4b95      	ldr	r3, [pc, #596]	; (800a2e0 <_strtod_l+0xbf8>)
 800a08c:	2200      	movs	r2, #0
 800a08e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a092:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a2e0 <_strtod_l+0xbf8>
 800a096:	f04f 0800 	mov.w	r8, #0
 800a09a:	4b92      	ldr	r3, [pc, #584]	; (800a2e4 <_strtod_l+0xbfc>)
 800a09c:	403b      	ands	r3, r7
 800a09e:	9311      	str	r3, [sp, #68]	; 0x44
 800a0a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a0a2:	4b91      	ldr	r3, [pc, #580]	; (800a2e8 <_strtod_l+0xc00>)
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	f040 80b2 	bne.w	800a20e <_strtod_l+0xb26>
 800a0aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a0ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a0b2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a0b6:	ec4b ab10 	vmov	d0, sl, fp
 800a0ba:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800a0be:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a0c2:	f002 f94f 	bl	800c364 <__ulp>
 800a0c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a0ca:	ec53 2b10 	vmov	r2, r3, d0
 800a0ce:	f7f6 fac3 	bl	8000658 <__aeabi_dmul>
 800a0d2:	4652      	mov	r2, sl
 800a0d4:	465b      	mov	r3, fp
 800a0d6:	f7f6 f909 	bl	80002ec <__adddf3>
 800a0da:	460b      	mov	r3, r1
 800a0dc:	4981      	ldr	r1, [pc, #516]	; (800a2e4 <_strtod_l+0xbfc>)
 800a0de:	4a83      	ldr	r2, [pc, #524]	; (800a2ec <_strtod_l+0xc04>)
 800a0e0:	4019      	ands	r1, r3
 800a0e2:	4291      	cmp	r1, r2
 800a0e4:	4682      	mov	sl, r0
 800a0e6:	d95e      	bls.n	800a1a6 <_strtod_l+0xabe>
 800a0e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0ea:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d103      	bne.n	800a0fa <_strtod_l+0xa12>
 800a0f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0f4:	3301      	adds	r3, #1
 800a0f6:	f43f ad43 	beq.w	8009b80 <_strtod_l+0x498>
 800a0fa:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800a2f8 <_strtod_l+0xc10>
 800a0fe:	f04f 3aff 	mov.w	sl, #4294967295
 800a102:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a104:	4620      	mov	r0, r4
 800a106:	f001 fe01 	bl	800bd0c <_Bfree>
 800a10a:	9907      	ldr	r1, [sp, #28]
 800a10c:	4620      	mov	r0, r4
 800a10e:	f001 fdfd 	bl	800bd0c <_Bfree>
 800a112:	4631      	mov	r1, r6
 800a114:	4620      	mov	r0, r4
 800a116:	f001 fdf9 	bl	800bd0c <_Bfree>
 800a11a:	4629      	mov	r1, r5
 800a11c:	4620      	mov	r0, r4
 800a11e:	f001 fdf5 	bl	800bd0c <_Bfree>
 800a122:	e613      	b.n	8009d4c <_strtod_l+0x664>
 800a124:	f1ba 0f00 	cmp.w	sl, #0
 800a128:	d11b      	bne.n	800a162 <_strtod_l+0xa7a>
 800a12a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a12e:	b9f3      	cbnz	r3, 800a16e <_strtod_l+0xa86>
 800a130:	4b6b      	ldr	r3, [pc, #428]	; (800a2e0 <_strtod_l+0xbf8>)
 800a132:	2200      	movs	r2, #0
 800a134:	4640      	mov	r0, r8
 800a136:	4649      	mov	r1, r9
 800a138:	f7f6 fd00 	bl	8000b3c <__aeabi_dcmplt>
 800a13c:	b9d0      	cbnz	r0, 800a174 <_strtod_l+0xa8c>
 800a13e:	4640      	mov	r0, r8
 800a140:	4649      	mov	r1, r9
 800a142:	4b6b      	ldr	r3, [pc, #428]	; (800a2f0 <_strtod_l+0xc08>)
 800a144:	2200      	movs	r2, #0
 800a146:	f7f6 fa87 	bl	8000658 <__aeabi_dmul>
 800a14a:	4680      	mov	r8, r0
 800a14c:	4689      	mov	r9, r1
 800a14e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a152:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800a156:	931b      	str	r3, [sp, #108]	; 0x6c
 800a158:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800a15c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a160:	e79b      	b.n	800a09a <_strtod_l+0x9b2>
 800a162:	f1ba 0f01 	cmp.w	sl, #1
 800a166:	d102      	bne.n	800a16e <_strtod_l+0xa86>
 800a168:	2f00      	cmp	r7, #0
 800a16a:	f43f ad7e 	beq.w	8009c6a <_strtod_l+0x582>
 800a16e:	4b61      	ldr	r3, [pc, #388]	; (800a2f4 <_strtod_l+0xc0c>)
 800a170:	2200      	movs	r2, #0
 800a172:	e78c      	b.n	800a08e <_strtod_l+0x9a6>
 800a174:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a2f0 <_strtod_l+0xc08>
 800a178:	f04f 0800 	mov.w	r8, #0
 800a17c:	e7e7      	b.n	800a14e <_strtod_l+0xa66>
 800a17e:	4b5c      	ldr	r3, [pc, #368]	; (800a2f0 <_strtod_l+0xc08>)
 800a180:	4640      	mov	r0, r8
 800a182:	4649      	mov	r1, r9
 800a184:	2200      	movs	r2, #0
 800a186:	f7f6 fa67 	bl	8000658 <__aeabi_dmul>
 800a18a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a18c:	4680      	mov	r8, r0
 800a18e:	4689      	mov	r9, r1
 800a190:	b933      	cbnz	r3, 800a1a0 <_strtod_l+0xab8>
 800a192:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a196:	9012      	str	r0, [sp, #72]	; 0x48
 800a198:	9313      	str	r3, [sp, #76]	; 0x4c
 800a19a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800a19e:	e7dd      	b.n	800a15c <_strtod_l+0xa74>
 800a1a0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800a1a4:	e7f9      	b.n	800a19a <_strtod_l+0xab2>
 800a1a6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a1aa:	9b04      	ldr	r3, [sp, #16]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d1a8      	bne.n	800a102 <_strtod_l+0xa1a>
 800a1b0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a1b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a1b6:	0d1b      	lsrs	r3, r3, #20
 800a1b8:	051b      	lsls	r3, r3, #20
 800a1ba:	429a      	cmp	r2, r3
 800a1bc:	d1a1      	bne.n	800a102 <_strtod_l+0xa1a>
 800a1be:	4640      	mov	r0, r8
 800a1c0:	4649      	mov	r1, r9
 800a1c2:	f7f6 fda9 	bl	8000d18 <__aeabi_d2lz>
 800a1c6:	f7f6 fa19 	bl	80005fc <__aeabi_l2d>
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	4640      	mov	r0, r8
 800a1d0:	4649      	mov	r1, r9
 800a1d2:	f7f6 f889 	bl	80002e8 <__aeabi_dsub>
 800a1d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a1d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a1dc:	ea43 030a 	orr.w	r3, r3, sl
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	4680      	mov	r8, r0
 800a1e4:	4689      	mov	r9, r1
 800a1e6:	d053      	beq.n	800a290 <_strtod_l+0xba8>
 800a1e8:	a335      	add	r3, pc, #212	; (adr r3, 800a2c0 <_strtod_l+0xbd8>)
 800a1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ee:	f7f6 fca5 	bl	8000b3c <__aeabi_dcmplt>
 800a1f2:	2800      	cmp	r0, #0
 800a1f4:	f47f acce 	bne.w	8009b94 <_strtod_l+0x4ac>
 800a1f8:	a333      	add	r3, pc, #204	; (adr r3, 800a2c8 <_strtod_l+0xbe0>)
 800a1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fe:	4640      	mov	r0, r8
 800a200:	4649      	mov	r1, r9
 800a202:	f7f6 fcb9 	bl	8000b78 <__aeabi_dcmpgt>
 800a206:	2800      	cmp	r0, #0
 800a208:	f43f af7b 	beq.w	800a102 <_strtod_l+0xa1a>
 800a20c:	e4c2      	b.n	8009b94 <_strtod_l+0x4ac>
 800a20e:	9b04      	ldr	r3, [sp, #16]
 800a210:	b333      	cbz	r3, 800a260 <_strtod_l+0xb78>
 800a212:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a214:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a218:	d822      	bhi.n	800a260 <_strtod_l+0xb78>
 800a21a:	a32d      	add	r3, pc, #180	; (adr r3, 800a2d0 <_strtod_l+0xbe8>)
 800a21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a220:	4640      	mov	r0, r8
 800a222:	4649      	mov	r1, r9
 800a224:	f7f6 fc94 	bl	8000b50 <__aeabi_dcmple>
 800a228:	b1a0      	cbz	r0, 800a254 <_strtod_l+0xb6c>
 800a22a:	4649      	mov	r1, r9
 800a22c:	4640      	mov	r0, r8
 800a22e:	f7f6 fceb 	bl	8000c08 <__aeabi_d2uiz>
 800a232:	2801      	cmp	r0, #1
 800a234:	bf38      	it	cc
 800a236:	2001      	movcc	r0, #1
 800a238:	f7f6 f994 	bl	8000564 <__aeabi_ui2d>
 800a23c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a23e:	4680      	mov	r8, r0
 800a240:	4689      	mov	r9, r1
 800a242:	bb13      	cbnz	r3, 800a28a <_strtod_l+0xba2>
 800a244:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a248:	9014      	str	r0, [sp, #80]	; 0x50
 800a24a:	9315      	str	r3, [sp, #84]	; 0x54
 800a24c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a250:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a254:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a256:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a258:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a25c:	1a9b      	subs	r3, r3, r2
 800a25e:	930d      	str	r3, [sp, #52]	; 0x34
 800a260:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a264:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a268:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a26c:	f002 f87a 	bl	800c364 <__ulp>
 800a270:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a274:	ec53 2b10 	vmov	r2, r3, d0
 800a278:	f7f6 f9ee 	bl	8000658 <__aeabi_dmul>
 800a27c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a280:	f7f6 f834 	bl	80002ec <__adddf3>
 800a284:	4682      	mov	sl, r0
 800a286:	468b      	mov	fp, r1
 800a288:	e78f      	b.n	800a1aa <_strtod_l+0xac2>
 800a28a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800a28e:	e7dd      	b.n	800a24c <_strtod_l+0xb64>
 800a290:	a311      	add	r3, pc, #68	; (adr r3, 800a2d8 <_strtod_l+0xbf0>)
 800a292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a296:	f7f6 fc51 	bl	8000b3c <__aeabi_dcmplt>
 800a29a:	e7b4      	b.n	800a206 <_strtod_l+0xb1e>
 800a29c:	2300      	movs	r3, #0
 800a29e:	930e      	str	r3, [sp, #56]	; 0x38
 800a2a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a2a2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a2a4:	6013      	str	r3, [r2, #0]
 800a2a6:	f7ff ba65 	b.w	8009774 <_strtod_l+0x8c>
 800a2aa:	2b65      	cmp	r3, #101	; 0x65
 800a2ac:	f43f ab5d 	beq.w	800996a <_strtod_l+0x282>
 800a2b0:	2b45      	cmp	r3, #69	; 0x45
 800a2b2:	f43f ab5a 	beq.w	800996a <_strtod_l+0x282>
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f7ff bb92 	b.w	80099e0 <_strtod_l+0x2f8>
 800a2bc:	f3af 8000 	nop.w
 800a2c0:	94a03595 	.word	0x94a03595
 800a2c4:	3fdfffff 	.word	0x3fdfffff
 800a2c8:	35afe535 	.word	0x35afe535
 800a2cc:	3fe00000 	.word	0x3fe00000
 800a2d0:	ffc00000 	.word	0xffc00000
 800a2d4:	41dfffff 	.word	0x41dfffff
 800a2d8:	94a03595 	.word	0x94a03595
 800a2dc:	3fcfffff 	.word	0x3fcfffff
 800a2e0:	3ff00000 	.word	0x3ff00000
 800a2e4:	7ff00000 	.word	0x7ff00000
 800a2e8:	7fe00000 	.word	0x7fe00000
 800a2ec:	7c9fffff 	.word	0x7c9fffff
 800a2f0:	3fe00000 	.word	0x3fe00000
 800a2f4:	bff00000 	.word	0xbff00000
 800a2f8:	7fefffff 	.word	0x7fefffff

0800a2fc <strtod>:
 800a2fc:	460a      	mov	r2, r1
 800a2fe:	4601      	mov	r1, r0
 800a300:	4802      	ldr	r0, [pc, #8]	; (800a30c <strtod+0x10>)
 800a302:	4b03      	ldr	r3, [pc, #12]	; (800a310 <strtod+0x14>)
 800a304:	6800      	ldr	r0, [r0, #0]
 800a306:	f7ff b9ef 	b.w	80096e8 <_strtod_l>
 800a30a:	bf00      	nop
 800a30c:	20000048 	.word	0x20000048
 800a310:	200000b0 	.word	0x200000b0

0800a314 <_strtol_l.isra.0>:
 800a314:	2b01      	cmp	r3, #1
 800a316:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a31a:	d001      	beq.n	800a320 <_strtol_l.isra.0+0xc>
 800a31c:	2b24      	cmp	r3, #36	; 0x24
 800a31e:	d906      	bls.n	800a32e <_strtol_l.isra.0+0x1a>
 800a320:	f7fe fa7c 	bl	800881c <__errno>
 800a324:	2316      	movs	r3, #22
 800a326:	6003      	str	r3, [r0, #0]
 800a328:	2000      	movs	r0, #0
 800a32a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a32e:	4f3a      	ldr	r7, [pc, #232]	; (800a418 <_strtol_l.isra.0+0x104>)
 800a330:	468e      	mov	lr, r1
 800a332:	4676      	mov	r6, lr
 800a334:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a338:	5de5      	ldrb	r5, [r4, r7]
 800a33a:	f015 0508 	ands.w	r5, r5, #8
 800a33e:	d1f8      	bne.n	800a332 <_strtol_l.isra.0+0x1e>
 800a340:	2c2d      	cmp	r4, #45	; 0x2d
 800a342:	d134      	bne.n	800a3ae <_strtol_l.isra.0+0x9a>
 800a344:	f89e 4000 	ldrb.w	r4, [lr]
 800a348:	f04f 0801 	mov.w	r8, #1
 800a34c:	f106 0e02 	add.w	lr, r6, #2
 800a350:	2b00      	cmp	r3, #0
 800a352:	d05c      	beq.n	800a40e <_strtol_l.isra.0+0xfa>
 800a354:	2b10      	cmp	r3, #16
 800a356:	d10c      	bne.n	800a372 <_strtol_l.isra.0+0x5e>
 800a358:	2c30      	cmp	r4, #48	; 0x30
 800a35a:	d10a      	bne.n	800a372 <_strtol_l.isra.0+0x5e>
 800a35c:	f89e 4000 	ldrb.w	r4, [lr]
 800a360:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a364:	2c58      	cmp	r4, #88	; 0x58
 800a366:	d14d      	bne.n	800a404 <_strtol_l.isra.0+0xf0>
 800a368:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800a36c:	2310      	movs	r3, #16
 800a36e:	f10e 0e02 	add.w	lr, lr, #2
 800a372:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800a376:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a37a:	2600      	movs	r6, #0
 800a37c:	fbbc f9f3 	udiv	r9, ip, r3
 800a380:	4635      	mov	r5, r6
 800a382:	fb03 ca19 	mls	sl, r3, r9, ip
 800a386:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a38a:	2f09      	cmp	r7, #9
 800a38c:	d818      	bhi.n	800a3c0 <_strtol_l.isra.0+0xac>
 800a38e:	463c      	mov	r4, r7
 800a390:	42a3      	cmp	r3, r4
 800a392:	dd24      	ble.n	800a3de <_strtol_l.isra.0+0xca>
 800a394:	2e00      	cmp	r6, #0
 800a396:	db1f      	blt.n	800a3d8 <_strtol_l.isra.0+0xc4>
 800a398:	45a9      	cmp	r9, r5
 800a39a:	d31d      	bcc.n	800a3d8 <_strtol_l.isra.0+0xc4>
 800a39c:	d101      	bne.n	800a3a2 <_strtol_l.isra.0+0x8e>
 800a39e:	45a2      	cmp	sl, r4
 800a3a0:	db1a      	blt.n	800a3d8 <_strtol_l.isra.0+0xc4>
 800a3a2:	fb05 4503 	mla	r5, r5, r3, r4
 800a3a6:	2601      	movs	r6, #1
 800a3a8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a3ac:	e7eb      	b.n	800a386 <_strtol_l.isra.0+0x72>
 800a3ae:	2c2b      	cmp	r4, #43	; 0x2b
 800a3b0:	bf08      	it	eq
 800a3b2:	f89e 4000 	ldrbeq.w	r4, [lr]
 800a3b6:	46a8      	mov	r8, r5
 800a3b8:	bf08      	it	eq
 800a3ba:	f106 0e02 	addeq.w	lr, r6, #2
 800a3be:	e7c7      	b.n	800a350 <_strtol_l.isra.0+0x3c>
 800a3c0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a3c4:	2f19      	cmp	r7, #25
 800a3c6:	d801      	bhi.n	800a3cc <_strtol_l.isra.0+0xb8>
 800a3c8:	3c37      	subs	r4, #55	; 0x37
 800a3ca:	e7e1      	b.n	800a390 <_strtol_l.isra.0+0x7c>
 800a3cc:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a3d0:	2f19      	cmp	r7, #25
 800a3d2:	d804      	bhi.n	800a3de <_strtol_l.isra.0+0xca>
 800a3d4:	3c57      	subs	r4, #87	; 0x57
 800a3d6:	e7db      	b.n	800a390 <_strtol_l.isra.0+0x7c>
 800a3d8:	f04f 36ff 	mov.w	r6, #4294967295
 800a3dc:	e7e4      	b.n	800a3a8 <_strtol_l.isra.0+0x94>
 800a3de:	2e00      	cmp	r6, #0
 800a3e0:	da05      	bge.n	800a3ee <_strtol_l.isra.0+0xda>
 800a3e2:	2322      	movs	r3, #34	; 0x22
 800a3e4:	6003      	str	r3, [r0, #0]
 800a3e6:	4665      	mov	r5, ip
 800a3e8:	b942      	cbnz	r2, 800a3fc <_strtol_l.isra.0+0xe8>
 800a3ea:	4628      	mov	r0, r5
 800a3ec:	e79d      	b.n	800a32a <_strtol_l.isra.0+0x16>
 800a3ee:	f1b8 0f00 	cmp.w	r8, #0
 800a3f2:	d000      	beq.n	800a3f6 <_strtol_l.isra.0+0xe2>
 800a3f4:	426d      	negs	r5, r5
 800a3f6:	2a00      	cmp	r2, #0
 800a3f8:	d0f7      	beq.n	800a3ea <_strtol_l.isra.0+0xd6>
 800a3fa:	b10e      	cbz	r6, 800a400 <_strtol_l.isra.0+0xec>
 800a3fc:	f10e 31ff 	add.w	r1, lr, #4294967295
 800a400:	6011      	str	r1, [r2, #0]
 800a402:	e7f2      	b.n	800a3ea <_strtol_l.isra.0+0xd6>
 800a404:	2430      	movs	r4, #48	; 0x30
 800a406:	2b00      	cmp	r3, #0
 800a408:	d1b3      	bne.n	800a372 <_strtol_l.isra.0+0x5e>
 800a40a:	2308      	movs	r3, #8
 800a40c:	e7b1      	b.n	800a372 <_strtol_l.isra.0+0x5e>
 800a40e:	2c30      	cmp	r4, #48	; 0x30
 800a410:	d0a4      	beq.n	800a35c <_strtol_l.isra.0+0x48>
 800a412:	230a      	movs	r3, #10
 800a414:	e7ad      	b.n	800a372 <_strtol_l.isra.0+0x5e>
 800a416:	bf00      	nop
 800a418:	0800f789 	.word	0x0800f789

0800a41c <strtol>:
 800a41c:	4613      	mov	r3, r2
 800a41e:	460a      	mov	r2, r1
 800a420:	4601      	mov	r1, r0
 800a422:	4802      	ldr	r0, [pc, #8]	; (800a42c <strtol+0x10>)
 800a424:	6800      	ldr	r0, [r0, #0]
 800a426:	f7ff bf75 	b.w	800a314 <_strtol_l.isra.0>
 800a42a:	bf00      	nop
 800a42c:	20000048 	.word	0x20000048

0800a430 <__swbuf_r>:
 800a430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a432:	460e      	mov	r6, r1
 800a434:	4614      	mov	r4, r2
 800a436:	4605      	mov	r5, r0
 800a438:	b118      	cbz	r0, 800a442 <__swbuf_r+0x12>
 800a43a:	6983      	ldr	r3, [r0, #24]
 800a43c:	b90b      	cbnz	r3, 800a442 <__swbuf_r+0x12>
 800a43e:	f7fe fa4b 	bl	80088d8 <__sinit>
 800a442:	4b21      	ldr	r3, [pc, #132]	; (800a4c8 <__swbuf_r+0x98>)
 800a444:	429c      	cmp	r4, r3
 800a446:	d12b      	bne.n	800a4a0 <__swbuf_r+0x70>
 800a448:	686c      	ldr	r4, [r5, #4]
 800a44a:	69a3      	ldr	r3, [r4, #24]
 800a44c:	60a3      	str	r3, [r4, #8]
 800a44e:	89a3      	ldrh	r3, [r4, #12]
 800a450:	071a      	lsls	r2, r3, #28
 800a452:	d52f      	bpl.n	800a4b4 <__swbuf_r+0x84>
 800a454:	6923      	ldr	r3, [r4, #16]
 800a456:	b36b      	cbz	r3, 800a4b4 <__swbuf_r+0x84>
 800a458:	6923      	ldr	r3, [r4, #16]
 800a45a:	6820      	ldr	r0, [r4, #0]
 800a45c:	1ac0      	subs	r0, r0, r3
 800a45e:	6963      	ldr	r3, [r4, #20]
 800a460:	b2f6      	uxtb	r6, r6
 800a462:	4283      	cmp	r3, r0
 800a464:	4637      	mov	r7, r6
 800a466:	dc04      	bgt.n	800a472 <__swbuf_r+0x42>
 800a468:	4621      	mov	r1, r4
 800a46a:	4628      	mov	r0, r5
 800a46c:	f000 ffc2 	bl	800b3f4 <_fflush_r>
 800a470:	bb30      	cbnz	r0, 800a4c0 <__swbuf_r+0x90>
 800a472:	68a3      	ldr	r3, [r4, #8]
 800a474:	3b01      	subs	r3, #1
 800a476:	60a3      	str	r3, [r4, #8]
 800a478:	6823      	ldr	r3, [r4, #0]
 800a47a:	1c5a      	adds	r2, r3, #1
 800a47c:	6022      	str	r2, [r4, #0]
 800a47e:	701e      	strb	r6, [r3, #0]
 800a480:	6963      	ldr	r3, [r4, #20]
 800a482:	3001      	adds	r0, #1
 800a484:	4283      	cmp	r3, r0
 800a486:	d004      	beq.n	800a492 <__swbuf_r+0x62>
 800a488:	89a3      	ldrh	r3, [r4, #12]
 800a48a:	07db      	lsls	r3, r3, #31
 800a48c:	d506      	bpl.n	800a49c <__swbuf_r+0x6c>
 800a48e:	2e0a      	cmp	r6, #10
 800a490:	d104      	bne.n	800a49c <__swbuf_r+0x6c>
 800a492:	4621      	mov	r1, r4
 800a494:	4628      	mov	r0, r5
 800a496:	f000 ffad 	bl	800b3f4 <_fflush_r>
 800a49a:	b988      	cbnz	r0, 800a4c0 <__swbuf_r+0x90>
 800a49c:	4638      	mov	r0, r7
 800a49e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4a0:	4b0a      	ldr	r3, [pc, #40]	; (800a4cc <__swbuf_r+0x9c>)
 800a4a2:	429c      	cmp	r4, r3
 800a4a4:	d101      	bne.n	800a4aa <__swbuf_r+0x7a>
 800a4a6:	68ac      	ldr	r4, [r5, #8]
 800a4a8:	e7cf      	b.n	800a44a <__swbuf_r+0x1a>
 800a4aa:	4b09      	ldr	r3, [pc, #36]	; (800a4d0 <__swbuf_r+0xa0>)
 800a4ac:	429c      	cmp	r4, r3
 800a4ae:	bf08      	it	eq
 800a4b0:	68ec      	ldreq	r4, [r5, #12]
 800a4b2:	e7ca      	b.n	800a44a <__swbuf_r+0x1a>
 800a4b4:	4621      	mov	r1, r4
 800a4b6:	4628      	mov	r0, r5
 800a4b8:	f000 f81e 	bl	800a4f8 <__swsetup_r>
 800a4bc:	2800      	cmp	r0, #0
 800a4be:	d0cb      	beq.n	800a458 <__swbuf_r+0x28>
 800a4c0:	f04f 37ff 	mov.w	r7, #4294967295
 800a4c4:	e7ea      	b.n	800a49c <__swbuf_r+0x6c>
 800a4c6:	bf00      	nop
 800a4c8:	0800f6c0 	.word	0x0800f6c0
 800a4cc:	0800f6e0 	.word	0x0800f6e0
 800a4d0:	0800f6a0 	.word	0x0800f6a0

0800a4d4 <_write_r>:
 800a4d4:	b538      	push	{r3, r4, r5, lr}
 800a4d6:	4d07      	ldr	r5, [pc, #28]	; (800a4f4 <_write_r+0x20>)
 800a4d8:	4604      	mov	r4, r0
 800a4da:	4608      	mov	r0, r1
 800a4dc:	4611      	mov	r1, r2
 800a4de:	2200      	movs	r2, #0
 800a4e0:	602a      	str	r2, [r5, #0]
 800a4e2:	461a      	mov	r2, r3
 800a4e4:	f7f8 fbeb 	bl	8002cbe <_write>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d102      	bne.n	800a4f2 <_write_r+0x1e>
 800a4ec:	682b      	ldr	r3, [r5, #0]
 800a4ee:	b103      	cbz	r3, 800a4f2 <_write_r+0x1e>
 800a4f0:	6023      	str	r3, [r4, #0]
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	20004620 	.word	0x20004620

0800a4f8 <__swsetup_r>:
 800a4f8:	4b32      	ldr	r3, [pc, #200]	; (800a5c4 <__swsetup_r+0xcc>)
 800a4fa:	b570      	push	{r4, r5, r6, lr}
 800a4fc:	681d      	ldr	r5, [r3, #0]
 800a4fe:	4606      	mov	r6, r0
 800a500:	460c      	mov	r4, r1
 800a502:	b125      	cbz	r5, 800a50e <__swsetup_r+0x16>
 800a504:	69ab      	ldr	r3, [r5, #24]
 800a506:	b913      	cbnz	r3, 800a50e <__swsetup_r+0x16>
 800a508:	4628      	mov	r0, r5
 800a50a:	f7fe f9e5 	bl	80088d8 <__sinit>
 800a50e:	4b2e      	ldr	r3, [pc, #184]	; (800a5c8 <__swsetup_r+0xd0>)
 800a510:	429c      	cmp	r4, r3
 800a512:	d10f      	bne.n	800a534 <__swsetup_r+0x3c>
 800a514:	686c      	ldr	r4, [r5, #4]
 800a516:	89a3      	ldrh	r3, [r4, #12]
 800a518:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a51c:	0719      	lsls	r1, r3, #28
 800a51e:	d42c      	bmi.n	800a57a <__swsetup_r+0x82>
 800a520:	06dd      	lsls	r5, r3, #27
 800a522:	d411      	bmi.n	800a548 <__swsetup_r+0x50>
 800a524:	2309      	movs	r3, #9
 800a526:	6033      	str	r3, [r6, #0]
 800a528:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a52c:	81a3      	strh	r3, [r4, #12]
 800a52e:	f04f 30ff 	mov.w	r0, #4294967295
 800a532:	e03e      	b.n	800a5b2 <__swsetup_r+0xba>
 800a534:	4b25      	ldr	r3, [pc, #148]	; (800a5cc <__swsetup_r+0xd4>)
 800a536:	429c      	cmp	r4, r3
 800a538:	d101      	bne.n	800a53e <__swsetup_r+0x46>
 800a53a:	68ac      	ldr	r4, [r5, #8]
 800a53c:	e7eb      	b.n	800a516 <__swsetup_r+0x1e>
 800a53e:	4b24      	ldr	r3, [pc, #144]	; (800a5d0 <__swsetup_r+0xd8>)
 800a540:	429c      	cmp	r4, r3
 800a542:	bf08      	it	eq
 800a544:	68ec      	ldreq	r4, [r5, #12]
 800a546:	e7e6      	b.n	800a516 <__swsetup_r+0x1e>
 800a548:	0758      	lsls	r0, r3, #29
 800a54a:	d512      	bpl.n	800a572 <__swsetup_r+0x7a>
 800a54c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a54e:	b141      	cbz	r1, 800a562 <__swsetup_r+0x6a>
 800a550:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a554:	4299      	cmp	r1, r3
 800a556:	d002      	beq.n	800a55e <__swsetup_r+0x66>
 800a558:	4630      	mov	r0, r6
 800a55a:	f002 f861 	bl	800c620 <_free_r>
 800a55e:	2300      	movs	r3, #0
 800a560:	6363      	str	r3, [r4, #52]	; 0x34
 800a562:	89a3      	ldrh	r3, [r4, #12]
 800a564:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a568:	81a3      	strh	r3, [r4, #12]
 800a56a:	2300      	movs	r3, #0
 800a56c:	6063      	str	r3, [r4, #4]
 800a56e:	6923      	ldr	r3, [r4, #16]
 800a570:	6023      	str	r3, [r4, #0]
 800a572:	89a3      	ldrh	r3, [r4, #12]
 800a574:	f043 0308 	orr.w	r3, r3, #8
 800a578:	81a3      	strh	r3, [r4, #12]
 800a57a:	6923      	ldr	r3, [r4, #16]
 800a57c:	b94b      	cbnz	r3, 800a592 <__swsetup_r+0x9a>
 800a57e:	89a3      	ldrh	r3, [r4, #12]
 800a580:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a588:	d003      	beq.n	800a592 <__swsetup_r+0x9a>
 800a58a:	4621      	mov	r1, r4
 800a58c:	4630      	mov	r0, r6
 800a58e:	f001 fb17 	bl	800bbc0 <__smakebuf_r>
 800a592:	89a0      	ldrh	r0, [r4, #12]
 800a594:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a598:	f010 0301 	ands.w	r3, r0, #1
 800a59c:	d00a      	beq.n	800a5b4 <__swsetup_r+0xbc>
 800a59e:	2300      	movs	r3, #0
 800a5a0:	60a3      	str	r3, [r4, #8]
 800a5a2:	6963      	ldr	r3, [r4, #20]
 800a5a4:	425b      	negs	r3, r3
 800a5a6:	61a3      	str	r3, [r4, #24]
 800a5a8:	6923      	ldr	r3, [r4, #16]
 800a5aa:	b943      	cbnz	r3, 800a5be <__swsetup_r+0xc6>
 800a5ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a5b0:	d1ba      	bne.n	800a528 <__swsetup_r+0x30>
 800a5b2:	bd70      	pop	{r4, r5, r6, pc}
 800a5b4:	0781      	lsls	r1, r0, #30
 800a5b6:	bf58      	it	pl
 800a5b8:	6963      	ldrpl	r3, [r4, #20]
 800a5ba:	60a3      	str	r3, [r4, #8]
 800a5bc:	e7f4      	b.n	800a5a8 <__swsetup_r+0xb0>
 800a5be:	2000      	movs	r0, #0
 800a5c0:	e7f7      	b.n	800a5b2 <__swsetup_r+0xba>
 800a5c2:	bf00      	nop
 800a5c4:	20000048 	.word	0x20000048
 800a5c8:	0800f6c0 	.word	0x0800f6c0
 800a5cc:	0800f6e0 	.word	0x0800f6e0
 800a5d0:	0800f6a0 	.word	0x0800f6a0

0800a5d4 <_close_r>:
 800a5d4:	b538      	push	{r3, r4, r5, lr}
 800a5d6:	4d06      	ldr	r5, [pc, #24]	; (800a5f0 <_close_r+0x1c>)
 800a5d8:	2300      	movs	r3, #0
 800a5da:	4604      	mov	r4, r0
 800a5dc:	4608      	mov	r0, r1
 800a5de:	602b      	str	r3, [r5, #0]
 800a5e0:	f7f8 fb89 	bl	8002cf6 <_close>
 800a5e4:	1c43      	adds	r3, r0, #1
 800a5e6:	d102      	bne.n	800a5ee <_close_r+0x1a>
 800a5e8:	682b      	ldr	r3, [r5, #0]
 800a5ea:	b103      	cbz	r3, 800a5ee <_close_r+0x1a>
 800a5ec:	6023      	str	r3, [r4, #0]
 800a5ee:	bd38      	pop	{r3, r4, r5, pc}
 800a5f0:	20004620 	.word	0x20004620

0800a5f4 <quorem>:
 800a5f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f8:	6903      	ldr	r3, [r0, #16]
 800a5fa:	690c      	ldr	r4, [r1, #16]
 800a5fc:	42a3      	cmp	r3, r4
 800a5fe:	4607      	mov	r7, r0
 800a600:	f2c0 8081 	blt.w	800a706 <quorem+0x112>
 800a604:	3c01      	subs	r4, #1
 800a606:	f101 0814 	add.w	r8, r1, #20
 800a60a:	f100 0514 	add.w	r5, r0, #20
 800a60e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a612:	9301      	str	r3, [sp, #4]
 800a614:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a618:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a61c:	3301      	adds	r3, #1
 800a61e:	429a      	cmp	r2, r3
 800a620:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a624:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a628:	fbb2 f6f3 	udiv	r6, r2, r3
 800a62c:	d331      	bcc.n	800a692 <quorem+0x9e>
 800a62e:	f04f 0e00 	mov.w	lr, #0
 800a632:	4640      	mov	r0, r8
 800a634:	46ac      	mov	ip, r5
 800a636:	46f2      	mov	sl, lr
 800a638:	f850 2b04 	ldr.w	r2, [r0], #4
 800a63c:	b293      	uxth	r3, r2
 800a63e:	fb06 e303 	mla	r3, r6, r3, lr
 800a642:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a646:	b29b      	uxth	r3, r3
 800a648:	ebaa 0303 	sub.w	r3, sl, r3
 800a64c:	0c12      	lsrs	r2, r2, #16
 800a64e:	f8dc a000 	ldr.w	sl, [ip]
 800a652:	fb06 e202 	mla	r2, r6, r2, lr
 800a656:	fa13 f38a 	uxtah	r3, r3, sl
 800a65a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a65e:	fa1f fa82 	uxth.w	sl, r2
 800a662:	f8dc 2000 	ldr.w	r2, [ip]
 800a666:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a66a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a66e:	b29b      	uxth	r3, r3
 800a670:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a674:	4581      	cmp	r9, r0
 800a676:	f84c 3b04 	str.w	r3, [ip], #4
 800a67a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a67e:	d2db      	bcs.n	800a638 <quorem+0x44>
 800a680:	f855 300b 	ldr.w	r3, [r5, fp]
 800a684:	b92b      	cbnz	r3, 800a692 <quorem+0x9e>
 800a686:	9b01      	ldr	r3, [sp, #4]
 800a688:	3b04      	subs	r3, #4
 800a68a:	429d      	cmp	r5, r3
 800a68c:	461a      	mov	r2, r3
 800a68e:	d32e      	bcc.n	800a6ee <quorem+0xfa>
 800a690:	613c      	str	r4, [r7, #16]
 800a692:	4638      	mov	r0, r7
 800a694:	f001 fdc2 	bl	800c21c <__mcmp>
 800a698:	2800      	cmp	r0, #0
 800a69a:	db24      	blt.n	800a6e6 <quorem+0xf2>
 800a69c:	3601      	adds	r6, #1
 800a69e:	4628      	mov	r0, r5
 800a6a0:	f04f 0c00 	mov.w	ip, #0
 800a6a4:	f858 2b04 	ldr.w	r2, [r8], #4
 800a6a8:	f8d0 e000 	ldr.w	lr, [r0]
 800a6ac:	b293      	uxth	r3, r2
 800a6ae:	ebac 0303 	sub.w	r3, ip, r3
 800a6b2:	0c12      	lsrs	r2, r2, #16
 800a6b4:	fa13 f38e 	uxtah	r3, r3, lr
 800a6b8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a6bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6c6:	45c1      	cmp	r9, r8
 800a6c8:	f840 3b04 	str.w	r3, [r0], #4
 800a6cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a6d0:	d2e8      	bcs.n	800a6a4 <quorem+0xb0>
 800a6d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6da:	b922      	cbnz	r2, 800a6e6 <quorem+0xf2>
 800a6dc:	3b04      	subs	r3, #4
 800a6de:	429d      	cmp	r5, r3
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	d30a      	bcc.n	800a6fa <quorem+0x106>
 800a6e4:	613c      	str	r4, [r7, #16]
 800a6e6:	4630      	mov	r0, r6
 800a6e8:	b003      	add	sp, #12
 800a6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ee:	6812      	ldr	r2, [r2, #0]
 800a6f0:	3b04      	subs	r3, #4
 800a6f2:	2a00      	cmp	r2, #0
 800a6f4:	d1cc      	bne.n	800a690 <quorem+0x9c>
 800a6f6:	3c01      	subs	r4, #1
 800a6f8:	e7c7      	b.n	800a68a <quorem+0x96>
 800a6fa:	6812      	ldr	r2, [r2, #0]
 800a6fc:	3b04      	subs	r3, #4
 800a6fe:	2a00      	cmp	r2, #0
 800a700:	d1f0      	bne.n	800a6e4 <quorem+0xf0>
 800a702:	3c01      	subs	r4, #1
 800a704:	e7eb      	b.n	800a6de <quorem+0xea>
 800a706:	2000      	movs	r0, #0
 800a708:	e7ee      	b.n	800a6e8 <quorem+0xf4>
 800a70a:	0000      	movs	r0, r0
 800a70c:	0000      	movs	r0, r0
	...

0800a710 <_dtoa_r>:
 800a710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a714:	ed2d 8b02 	vpush	{d8}
 800a718:	ec57 6b10 	vmov	r6, r7, d0
 800a71c:	b095      	sub	sp, #84	; 0x54
 800a71e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a720:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a724:	9105      	str	r1, [sp, #20]
 800a726:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a72a:	4604      	mov	r4, r0
 800a72c:	9209      	str	r2, [sp, #36]	; 0x24
 800a72e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a730:	b975      	cbnz	r5, 800a750 <_dtoa_r+0x40>
 800a732:	2010      	movs	r0, #16
 800a734:	f001 fa84 	bl	800bc40 <malloc>
 800a738:	4602      	mov	r2, r0
 800a73a:	6260      	str	r0, [r4, #36]	; 0x24
 800a73c:	b920      	cbnz	r0, 800a748 <_dtoa_r+0x38>
 800a73e:	4bb2      	ldr	r3, [pc, #712]	; (800aa08 <_dtoa_r+0x2f8>)
 800a740:	21ea      	movs	r1, #234	; 0xea
 800a742:	48b2      	ldr	r0, [pc, #712]	; (800aa0c <_dtoa_r+0x2fc>)
 800a744:	f002 f950 	bl	800c9e8 <__assert_func>
 800a748:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a74c:	6005      	str	r5, [r0, #0]
 800a74e:	60c5      	str	r5, [r0, #12]
 800a750:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a752:	6819      	ldr	r1, [r3, #0]
 800a754:	b151      	cbz	r1, 800a76c <_dtoa_r+0x5c>
 800a756:	685a      	ldr	r2, [r3, #4]
 800a758:	604a      	str	r2, [r1, #4]
 800a75a:	2301      	movs	r3, #1
 800a75c:	4093      	lsls	r3, r2
 800a75e:	608b      	str	r3, [r1, #8]
 800a760:	4620      	mov	r0, r4
 800a762:	f001 fad3 	bl	800bd0c <_Bfree>
 800a766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a768:	2200      	movs	r2, #0
 800a76a:	601a      	str	r2, [r3, #0]
 800a76c:	1e3b      	subs	r3, r7, #0
 800a76e:	bfb9      	ittee	lt
 800a770:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a774:	9303      	strlt	r3, [sp, #12]
 800a776:	2300      	movge	r3, #0
 800a778:	f8c8 3000 	strge.w	r3, [r8]
 800a77c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a780:	4ba3      	ldr	r3, [pc, #652]	; (800aa10 <_dtoa_r+0x300>)
 800a782:	bfbc      	itt	lt
 800a784:	2201      	movlt	r2, #1
 800a786:	f8c8 2000 	strlt.w	r2, [r8]
 800a78a:	ea33 0309 	bics.w	r3, r3, r9
 800a78e:	d11b      	bne.n	800a7c8 <_dtoa_r+0xb8>
 800a790:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a792:	f242 730f 	movw	r3, #9999	; 0x270f
 800a796:	6013      	str	r3, [r2, #0]
 800a798:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a79c:	4333      	orrs	r3, r6
 800a79e:	f000 857a 	beq.w	800b296 <_dtoa_r+0xb86>
 800a7a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7a4:	b963      	cbnz	r3, 800a7c0 <_dtoa_r+0xb0>
 800a7a6:	4b9b      	ldr	r3, [pc, #620]	; (800aa14 <_dtoa_r+0x304>)
 800a7a8:	e024      	b.n	800a7f4 <_dtoa_r+0xe4>
 800a7aa:	4b9b      	ldr	r3, [pc, #620]	; (800aa18 <_dtoa_r+0x308>)
 800a7ac:	9300      	str	r3, [sp, #0]
 800a7ae:	3308      	adds	r3, #8
 800a7b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a7b2:	6013      	str	r3, [r2, #0]
 800a7b4:	9800      	ldr	r0, [sp, #0]
 800a7b6:	b015      	add	sp, #84	; 0x54
 800a7b8:	ecbd 8b02 	vpop	{d8}
 800a7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c0:	4b94      	ldr	r3, [pc, #592]	; (800aa14 <_dtoa_r+0x304>)
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	3303      	adds	r3, #3
 800a7c6:	e7f3      	b.n	800a7b0 <_dtoa_r+0xa0>
 800a7c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	ec51 0b17 	vmov	r0, r1, d7
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a7d8:	f7f6 f9a6 	bl	8000b28 <__aeabi_dcmpeq>
 800a7dc:	4680      	mov	r8, r0
 800a7de:	b158      	cbz	r0, 800a7f8 <_dtoa_r+0xe8>
 800a7e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	6013      	str	r3, [r2, #0]
 800a7e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	f000 8551 	beq.w	800b290 <_dtoa_r+0xb80>
 800a7ee:	488b      	ldr	r0, [pc, #556]	; (800aa1c <_dtoa_r+0x30c>)
 800a7f0:	6018      	str	r0, [r3, #0]
 800a7f2:	1e43      	subs	r3, r0, #1
 800a7f4:	9300      	str	r3, [sp, #0]
 800a7f6:	e7dd      	b.n	800a7b4 <_dtoa_r+0xa4>
 800a7f8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a7fc:	aa12      	add	r2, sp, #72	; 0x48
 800a7fe:	a913      	add	r1, sp, #76	; 0x4c
 800a800:	4620      	mov	r0, r4
 800a802:	f001 fe2b 	bl	800c45c <__d2b>
 800a806:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a80a:	4683      	mov	fp, r0
 800a80c:	2d00      	cmp	r5, #0
 800a80e:	d07c      	beq.n	800a90a <_dtoa_r+0x1fa>
 800a810:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a812:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a816:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a81a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a81e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a822:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a826:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a82a:	4b7d      	ldr	r3, [pc, #500]	; (800aa20 <_dtoa_r+0x310>)
 800a82c:	2200      	movs	r2, #0
 800a82e:	4630      	mov	r0, r6
 800a830:	4639      	mov	r1, r7
 800a832:	f7f5 fd59 	bl	80002e8 <__aeabi_dsub>
 800a836:	a36e      	add	r3, pc, #440	; (adr r3, 800a9f0 <_dtoa_r+0x2e0>)
 800a838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83c:	f7f5 ff0c 	bl	8000658 <__aeabi_dmul>
 800a840:	a36d      	add	r3, pc, #436	; (adr r3, 800a9f8 <_dtoa_r+0x2e8>)
 800a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a846:	f7f5 fd51 	bl	80002ec <__adddf3>
 800a84a:	4606      	mov	r6, r0
 800a84c:	4628      	mov	r0, r5
 800a84e:	460f      	mov	r7, r1
 800a850:	f7f5 fe98 	bl	8000584 <__aeabi_i2d>
 800a854:	a36a      	add	r3, pc, #424	; (adr r3, 800aa00 <_dtoa_r+0x2f0>)
 800a856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a85a:	f7f5 fefd 	bl	8000658 <__aeabi_dmul>
 800a85e:	4602      	mov	r2, r0
 800a860:	460b      	mov	r3, r1
 800a862:	4630      	mov	r0, r6
 800a864:	4639      	mov	r1, r7
 800a866:	f7f5 fd41 	bl	80002ec <__adddf3>
 800a86a:	4606      	mov	r6, r0
 800a86c:	460f      	mov	r7, r1
 800a86e:	f7f6 f9a3 	bl	8000bb8 <__aeabi_d2iz>
 800a872:	2200      	movs	r2, #0
 800a874:	4682      	mov	sl, r0
 800a876:	2300      	movs	r3, #0
 800a878:	4630      	mov	r0, r6
 800a87a:	4639      	mov	r1, r7
 800a87c:	f7f6 f95e 	bl	8000b3c <__aeabi_dcmplt>
 800a880:	b148      	cbz	r0, 800a896 <_dtoa_r+0x186>
 800a882:	4650      	mov	r0, sl
 800a884:	f7f5 fe7e 	bl	8000584 <__aeabi_i2d>
 800a888:	4632      	mov	r2, r6
 800a88a:	463b      	mov	r3, r7
 800a88c:	f7f6 f94c 	bl	8000b28 <__aeabi_dcmpeq>
 800a890:	b908      	cbnz	r0, 800a896 <_dtoa_r+0x186>
 800a892:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a896:	f1ba 0f16 	cmp.w	sl, #22
 800a89a:	d854      	bhi.n	800a946 <_dtoa_r+0x236>
 800a89c:	4b61      	ldr	r3, [pc, #388]	; (800aa24 <_dtoa_r+0x314>)
 800a89e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a8aa:	f7f6 f947 	bl	8000b3c <__aeabi_dcmplt>
 800a8ae:	2800      	cmp	r0, #0
 800a8b0:	d04b      	beq.n	800a94a <_dtoa_r+0x23a>
 800a8b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	930e      	str	r3, [sp, #56]	; 0x38
 800a8ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a8bc:	1b5d      	subs	r5, r3, r5
 800a8be:	1e6b      	subs	r3, r5, #1
 800a8c0:	9304      	str	r3, [sp, #16]
 800a8c2:	bf43      	ittte	mi
 800a8c4:	2300      	movmi	r3, #0
 800a8c6:	f1c5 0801 	rsbmi	r8, r5, #1
 800a8ca:	9304      	strmi	r3, [sp, #16]
 800a8cc:	f04f 0800 	movpl.w	r8, #0
 800a8d0:	f1ba 0f00 	cmp.w	sl, #0
 800a8d4:	db3b      	blt.n	800a94e <_dtoa_r+0x23e>
 800a8d6:	9b04      	ldr	r3, [sp, #16]
 800a8d8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a8dc:	4453      	add	r3, sl
 800a8de:	9304      	str	r3, [sp, #16]
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	9306      	str	r3, [sp, #24]
 800a8e4:	9b05      	ldr	r3, [sp, #20]
 800a8e6:	2b09      	cmp	r3, #9
 800a8e8:	d869      	bhi.n	800a9be <_dtoa_r+0x2ae>
 800a8ea:	2b05      	cmp	r3, #5
 800a8ec:	bfc4      	itt	gt
 800a8ee:	3b04      	subgt	r3, #4
 800a8f0:	9305      	strgt	r3, [sp, #20]
 800a8f2:	9b05      	ldr	r3, [sp, #20]
 800a8f4:	f1a3 0302 	sub.w	r3, r3, #2
 800a8f8:	bfcc      	ite	gt
 800a8fa:	2500      	movgt	r5, #0
 800a8fc:	2501      	movle	r5, #1
 800a8fe:	2b03      	cmp	r3, #3
 800a900:	d869      	bhi.n	800a9d6 <_dtoa_r+0x2c6>
 800a902:	e8df f003 	tbb	[pc, r3]
 800a906:	4e2c      	.short	0x4e2c
 800a908:	5a4c      	.short	0x5a4c
 800a90a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a90e:	441d      	add	r5, r3
 800a910:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a914:	2b20      	cmp	r3, #32
 800a916:	bfc1      	itttt	gt
 800a918:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a91c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a920:	fa09 f303 	lslgt.w	r3, r9, r3
 800a924:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a928:	bfda      	itte	le
 800a92a:	f1c3 0320 	rsble	r3, r3, #32
 800a92e:	fa06 f003 	lslle.w	r0, r6, r3
 800a932:	4318      	orrgt	r0, r3
 800a934:	f7f5 fe16 	bl	8000564 <__aeabi_ui2d>
 800a938:	2301      	movs	r3, #1
 800a93a:	4606      	mov	r6, r0
 800a93c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a940:	3d01      	subs	r5, #1
 800a942:	9310      	str	r3, [sp, #64]	; 0x40
 800a944:	e771      	b.n	800a82a <_dtoa_r+0x11a>
 800a946:	2301      	movs	r3, #1
 800a948:	e7b6      	b.n	800a8b8 <_dtoa_r+0x1a8>
 800a94a:	900e      	str	r0, [sp, #56]	; 0x38
 800a94c:	e7b5      	b.n	800a8ba <_dtoa_r+0x1aa>
 800a94e:	f1ca 0300 	rsb	r3, sl, #0
 800a952:	9306      	str	r3, [sp, #24]
 800a954:	2300      	movs	r3, #0
 800a956:	eba8 080a 	sub.w	r8, r8, sl
 800a95a:	930d      	str	r3, [sp, #52]	; 0x34
 800a95c:	e7c2      	b.n	800a8e4 <_dtoa_r+0x1d4>
 800a95e:	2300      	movs	r3, #0
 800a960:	9308      	str	r3, [sp, #32]
 800a962:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a964:	2b00      	cmp	r3, #0
 800a966:	dc39      	bgt.n	800a9dc <_dtoa_r+0x2cc>
 800a968:	f04f 0901 	mov.w	r9, #1
 800a96c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a970:	464b      	mov	r3, r9
 800a972:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a976:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a978:	2200      	movs	r2, #0
 800a97a:	6042      	str	r2, [r0, #4]
 800a97c:	2204      	movs	r2, #4
 800a97e:	f102 0614 	add.w	r6, r2, #20
 800a982:	429e      	cmp	r6, r3
 800a984:	6841      	ldr	r1, [r0, #4]
 800a986:	d92f      	bls.n	800a9e8 <_dtoa_r+0x2d8>
 800a988:	4620      	mov	r0, r4
 800a98a:	f001 f97f 	bl	800bc8c <_Balloc>
 800a98e:	9000      	str	r0, [sp, #0]
 800a990:	2800      	cmp	r0, #0
 800a992:	d14b      	bne.n	800aa2c <_dtoa_r+0x31c>
 800a994:	4b24      	ldr	r3, [pc, #144]	; (800aa28 <_dtoa_r+0x318>)
 800a996:	4602      	mov	r2, r0
 800a998:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a99c:	e6d1      	b.n	800a742 <_dtoa_r+0x32>
 800a99e:	2301      	movs	r3, #1
 800a9a0:	e7de      	b.n	800a960 <_dtoa_r+0x250>
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	9308      	str	r3, [sp, #32]
 800a9a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9a8:	eb0a 0903 	add.w	r9, sl, r3
 800a9ac:	f109 0301 	add.w	r3, r9, #1
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	9301      	str	r3, [sp, #4]
 800a9b4:	bfb8      	it	lt
 800a9b6:	2301      	movlt	r3, #1
 800a9b8:	e7dd      	b.n	800a976 <_dtoa_r+0x266>
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	e7f2      	b.n	800a9a4 <_dtoa_r+0x294>
 800a9be:	2501      	movs	r5, #1
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	9305      	str	r3, [sp, #20]
 800a9c4:	9508      	str	r5, [sp, #32]
 800a9c6:	f04f 39ff 	mov.w	r9, #4294967295
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	f8cd 9004 	str.w	r9, [sp, #4]
 800a9d0:	2312      	movs	r3, #18
 800a9d2:	9209      	str	r2, [sp, #36]	; 0x24
 800a9d4:	e7cf      	b.n	800a976 <_dtoa_r+0x266>
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	9308      	str	r3, [sp, #32]
 800a9da:	e7f4      	b.n	800a9c6 <_dtoa_r+0x2b6>
 800a9dc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a9e0:	f8cd 9004 	str.w	r9, [sp, #4]
 800a9e4:	464b      	mov	r3, r9
 800a9e6:	e7c6      	b.n	800a976 <_dtoa_r+0x266>
 800a9e8:	3101      	adds	r1, #1
 800a9ea:	6041      	str	r1, [r0, #4]
 800a9ec:	0052      	lsls	r2, r2, #1
 800a9ee:	e7c6      	b.n	800a97e <_dtoa_r+0x26e>
 800a9f0:	636f4361 	.word	0x636f4361
 800a9f4:	3fd287a7 	.word	0x3fd287a7
 800a9f8:	8b60c8b3 	.word	0x8b60c8b3
 800a9fc:	3fc68a28 	.word	0x3fc68a28
 800aa00:	509f79fb 	.word	0x509f79fb
 800aa04:	3fd34413 	.word	0x3fd34413
 800aa08:	0800f896 	.word	0x0800f896
 800aa0c:	0800f8ad 	.word	0x0800f8ad
 800aa10:	7ff00000 	.word	0x7ff00000
 800aa14:	0800f892 	.word	0x0800f892
 800aa18:	0800f889 	.word	0x0800f889
 800aa1c:	0800f715 	.word	0x0800f715
 800aa20:	3ff80000 	.word	0x3ff80000
 800aa24:	0800fa28 	.word	0x0800fa28
 800aa28:	0800f90c 	.word	0x0800f90c
 800aa2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa2e:	9a00      	ldr	r2, [sp, #0]
 800aa30:	601a      	str	r2, [r3, #0]
 800aa32:	9b01      	ldr	r3, [sp, #4]
 800aa34:	2b0e      	cmp	r3, #14
 800aa36:	f200 80ad 	bhi.w	800ab94 <_dtoa_r+0x484>
 800aa3a:	2d00      	cmp	r5, #0
 800aa3c:	f000 80aa 	beq.w	800ab94 <_dtoa_r+0x484>
 800aa40:	f1ba 0f00 	cmp.w	sl, #0
 800aa44:	dd36      	ble.n	800aab4 <_dtoa_r+0x3a4>
 800aa46:	4ac3      	ldr	r2, [pc, #780]	; (800ad54 <_dtoa_r+0x644>)
 800aa48:	f00a 030f 	and.w	r3, sl, #15
 800aa4c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aa50:	ed93 7b00 	vldr	d7, [r3]
 800aa54:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800aa58:	ea4f 172a 	mov.w	r7, sl, asr #4
 800aa5c:	eeb0 8a47 	vmov.f32	s16, s14
 800aa60:	eef0 8a67 	vmov.f32	s17, s15
 800aa64:	d016      	beq.n	800aa94 <_dtoa_r+0x384>
 800aa66:	4bbc      	ldr	r3, [pc, #752]	; (800ad58 <_dtoa_r+0x648>)
 800aa68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aa6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa70:	f7f5 ff1c 	bl	80008ac <__aeabi_ddiv>
 800aa74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa78:	f007 070f 	and.w	r7, r7, #15
 800aa7c:	2503      	movs	r5, #3
 800aa7e:	4eb6      	ldr	r6, [pc, #728]	; (800ad58 <_dtoa_r+0x648>)
 800aa80:	b957      	cbnz	r7, 800aa98 <_dtoa_r+0x388>
 800aa82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa86:	ec53 2b18 	vmov	r2, r3, d8
 800aa8a:	f7f5 ff0f 	bl	80008ac <__aeabi_ddiv>
 800aa8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa92:	e029      	b.n	800aae8 <_dtoa_r+0x3d8>
 800aa94:	2502      	movs	r5, #2
 800aa96:	e7f2      	b.n	800aa7e <_dtoa_r+0x36e>
 800aa98:	07f9      	lsls	r1, r7, #31
 800aa9a:	d508      	bpl.n	800aaae <_dtoa_r+0x39e>
 800aa9c:	ec51 0b18 	vmov	r0, r1, d8
 800aaa0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aaa4:	f7f5 fdd8 	bl	8000658 <__aeabi_dmul>
 800aaa8:	ec41 0b18 	vmov	d8, r0, r1
 800aaac:	3501      	adds	r5, #1
 800aaae:	107f      	asrs	r7, r7, #1
 800aab0:	3608      	adds	r6, #8
 800aab2:	e7e5      	b.n	800aa80 <_dtoa_r+0x370>
 800aab4:	f000 80a6 	beq.w	800ac04 <_dtoa_r+0x4f4>
 800aab8:	f1ca 0600 	rsb	r6, sl, #0
 800aabc:	4ba5      	ldr	r3, [pc, #660]	; (800ad54 <_dtoa_r+0x644>)
 800aabe:	4fa6      	ldr	r7, [pc, #664]	; (800ad58 <_dtoa_r+0x648>)
 800aac0:	f006 020f 	and.w	r2, r6, #15
 800aac4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aacc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aad0:	f7f5 fdc2 	bl	8000658 <__aeabi_dmul>
 800aad4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aad8:	1136      	asrs	r6, r6, #4
 800aada:	2300      	movs	r3, #0
 800aadc:	2502      	movs	r5, #2
 800aade:	2e00      	cmp	r6, #0
 800aae0:	f040 8085 	bne.w	800abee <_dtoa_r+0x4de>
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d1d2      	bne.n	800aa8e <_dtoa_r+0x37e>
 800aae8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	f000 808c 	beq.w	800ac08 <_dtoa_r+0x4f8>
 800aaf0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800aaf4:	4b99      	ldr	r3, [pc, #612]	; (800ad5c <_dtoa_r+0x64c>)
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	4630      	mov	r0, r6
 800aafa:	4639      	mov	r1, r7
 800aafc:	f7f6 f81e 	bl	8000b3c <__aeabi_dcmplt>
 800ab00:	2800      	cmp	r0, #0
 800ab02:	f000 8081 	beq.w	800ac08 <_dtoa_r+0x4f8>
 800ab06:	9b01      	ldr	r3, [sp, #4]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d07d      	beq.n	800ac08 <_dtoa_r+0x4f8>
 800ab0c:	f1b9 0f00 	cmp.w	r9, #0
 800ab10:	dd3c      	ble.n	800ab8c <_dtoa_r+0x47c>
 800ab12:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ab16:	9307      	str	r3, [sp, #28]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	4b91      	ldr	r3, [pc, #580]	; (800ad60 <_dtoa_r+0x650>)
 800ab1c:	4630      	mov	r0, r6
 800ab1e:	4639      	mov	r1, r7
 800ab20:	f7f5 fd9a 	bl	8000658 <__aeabi_dmul>
 800ab24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab28:	3501      	adds	r5, #1
 800ab2a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800ab2e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ab32:	4628      	mov	r0, r5
 800ab34:	f7f5 fd26 	bl	8000584 <__aeabi_i2d>
 800ab38:	4632      	mov	r2, r6
 800ab3a:	463b      	mov	r3, r7
 800ab3c:	f7f5 fd8c 	bl	8000658 <__aeabi_dmul>
 800ab40:	4b88      	ldr	r3, [pc, #544]	; (800ad64 <_dtoa_r+0x654>)
 800ab42:	2200      	movs	r2, #0
 800ab44:	f7f5 fbd2 	bl	80002ec <__adddf3>
 800ab48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ab4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab50:	9303      	str	r3, [sp, #12]
 800ab52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d15c      	bne.n	800ac12 <_dtoa_r+0x502>
 800ab58:	4b83      	ldr	r3, [pc, #524]	; (800ad68 <_dtoa_r+0x658>)
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	4630      	mov	r0, r6
 800ab5e:	4639      	mov	r1, r7
 800ab60:	f7f5 fbc2 	bl	80002e8 <__aeabi_dsub>
 800ab64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab68:	4606      	mov	r6, r0
 800ab6a:	460f      	mov	r7, r1
 800ab6c:	f7f6 f804 	bl	8000b78 <__aeabi_dcmpgt>
 800ab70:	2800      	cmp	r0, #0
 800ab72:	f040 8296 	bne.w	800b0a2 <_dtoa_r+0x992>
 800ab76:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab80:	4639      	mov	r1, r7
 800ab82:	f7f5 ffdb 	bl	8000b3c <__aeabi_dcmplt>
 800ab86:	2800      	cmp	r0, #0
 800ab88:	f040 8288 	bne.w	800b09c <_dtoa_r+0x98c>
 800ab8c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ab90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ab94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	f2c0 8158 	blt.w	800ae4c <_dtoa_r+0x73c>
 800ab9c:	f1ba 0f0e 	cmp.w	sl, #14
 800aba0:	f300 8154 	bgt.w	800ae4c <_dtoa_r+0x73c>
 800aba4:	4b6b      	ldr	r3, [pc, #428]	; (800ad54 <_dtoa_r+0x644>)
 800aba6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800abaa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	f280 80e3 	bge.w	800ad7c <_dtoa_r+0x66c>
 800abb6:	9b01      	ldr	r3, [sp, #4]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	f300 80df 	bgt.w	800ad7c <_dtoa_r+0x66c>
 800abbe:	f040 826d 	bne.w	800b09c <_dtoa_r+0x98c>
 800abc2:	4b69      	ldr	r3, [pc, #420]	; (800ad68 <_dtoa_r+0x658>)
 800abc4:	2200      	movs	r2, #0
 800abc6:	4640      	mov	r0, r8
 800abc8:	4649      	mov	r1, r9
 800abca:	f7f5 fd45 	bl	8000658 <__aeabi_dmul>
 800abce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abd2:	f7f5 ffc7 	bl	8000b64 <__aeabi_dcmpge>
 800abd6:	9e01      	ldr	r6, [sp, #4]
 800abd8:	4637      	mov	r7, r6
 800abda:	2800      	cmp	r0, #0
 800abdc:	f040 8243 	bne.w	800b066 <_dtoa_r+0x956>
 800abe0:	9d00      	ldr	r5, [sp, #0]
 800abe2:	2331      	movs	r3, #49	; 0x31
 800abe4:	f805 3b01 	strb.w	r3, [r5], #1
 800abe8:	f10a 0a01 	add.w	sl, sl, #1
 800abec:	e23f      	b.n	800b06e <_dtoa_r+0x95e>
 800abee:	07f2      	lsls	r2, r6, #31
 800abf0:	d505      	bpl.n	800abfe <_dtoa_r+0x4ee>
 800abf2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abf6:	f7f5 fd2f 	bl	8000658 <__aeabi_dmul>
 800abfa:	3501      	adds	r5, #1
 800abfc:	2301      	movs	r3, #1
 800abfe:	1076      	asrs	r6, r6, #1
 800ac00:	3708      	adds	r7, #8
 800ac02:	e76c      	b.n	800aade <_dtoa_r+0x3ce>
 800ac04:	2502      	movs	r5, #2
 800ac06:	e76f      	b.n	800aae8 <_dtoa_r+0x3d8>
 800ac08:	9b01      	ldr	r3, [sp, #4]
 800ac0a:	f8cd a01c 	str.w	sl, [sp, #28]
 800ac0e:	930c      	str	r3, [sp, #48]	; 0x30
 800ac10:	e78d      	b.n	800ab2e <_dtoa_r+0x41e>
 800ac12:	9900      	ldr	r1, [sp, #0]
 800ac14:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ac16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ac18:	4b4e      	ldr	r3, [pc, #312]	; (800ad54 <_dtoa_r+0x644>)
 800ac1a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac1e:	4401      	add	r1, r0
 800ac20:	9102      	str	r1, [sp, #8]
 800ac22:	9908      	ldr	r1, [sp, #32]
 800ac24:	eeb0 8a47 	vmov.f32	s16, s14
 800ac28:	eef0 8a67 	vmov.f32	s17, s15
 800ac2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac34:	2900      	cmp	r1, #0
 800ac36:	d045      	beq.n	800acc4 <_dtoa_r+0x5b4>
 800ac38:	494c      	ldr	r1, [pc, #304]	; (800ad6c <_dtoa_r+0x65c>)
 800ac3a:	2000      	movs	r0, #0
 800ac3c:	f7f5 fe36 	bl	80008ac <__aeabi_ddiv>
 800ac40:	ec53 2b18 	vmov	r2, r3, d8
 800ac44:	f7f5 fb50 	bl	80002e8 <__aeabi_dsub>
 800ac48:	9d00      	ldr	r5, [sp, #0]
 800ac4a:	ec41 0b18 	vmov	d8, r0, r1
 800ac4e:	4639      	mov	r1, r7
 800ac50:	4630      	mov	r0, r6
 800ac52:	f7f5 ffb1 	bl	8000bb8 <__aeabi_d2iz>
 800ac56:	900c      	str	r0, [sp, #48]	; 0x30
 800ac58:	f7f5 fc94 	bl	8000584 <__aeabi_i2d>
 800ac5c:	4602      	mov	r2, r0
 800ac5e:	460b      	mov	r3, r1
 800ac60:	4630      	mov	r0, r6
 800ac62:	4639      	mov	r1, r7
 800ac64:	f7f5 fb40 	bl	80002e8 <__aeabi_dsub>
 800ac68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac6a:	3330      	adds	r3, #48	; 0x30
 800ac6c:	f805 3b01 	strb.w	r3, [r5], #1
 800ac70:	ec53 2b18 	vmov	r2, r3, d8
 800ac74:	4606      	mov	r6, r0
 800ac76:	460f      	mov	r7, r1
 800ac78:	f7f5 ff60 	bl	8000b3c <__aeabi_dcmplt>
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	d165      	bne.n	800ad4c <_dtoa_r+0x63c>
 800ac80:	4632      	mov	r2, r6
 800ac82:	463b      	mov	r3, r7
 800ac84:	4935      	ldr	r1, [pc, #212]	; (800ad5c <_dtoa_r+0x64c>)
 800ac86:	2000      	movs	r0, #0
 800ac88:	f7f5 fb2e 	bl	80002e8 <__aeabi_dsub>
 800ac8c:	ec53 2b18 	vmov	r2, r3, d8
 800ac90:	f7f5 ff54 	bl	8000b3c <__aeabi_dcmplt>
 800ac94:	2800      	cmp	r0, #0
 800ac96:	f040 80b9 	bne.w	800ae0c <_dtoa_r+0x6fc>
 800ac9a:	9b02      	ldr	r3, [sp, #8]
 800ac9c:	429d      	cmp	r5, r3
 800ac9e:	f43f af75 	beq.w	800ab8c <_dtoa_r+0x47c>
 800aca2:	4b2f      	ldr	r3, [pc, #188]	; (800ad60 <_dtoa_r+0x650>)
 800aca4:	ec51 0b18 	vmov	r0, r1, d8
 800aca8:	2200      	movs	r2, #0
 800acaa:	f7f5 fcd5 	bl	8000658 <__aeabi_dmul>
 800acae:	4b2c      	ldr	r3, [pc, #176]	; (800ad60 <_dtoa_r+0x650>)
 800acb0:	ec41 0b18 	vmov	d8, r0, r1
 800acb4:	2200      	movs	r2, #0
 800acb6:	4630      	mov	r0, r6
 800acb8:	4639      	mov	r1, r7
 800acba:	f7f5 fccd 	bl	8000658 <__aeabi_dmul>
 800acbe:	4606      	mov	r6, r0
 800acc0:	460f      	mov	r7, r1
 800acc2:	e7c4      	b.n	800ac4e <_dtoa_r+0x53e>
 800acc4:	ec51 0b17 	vmov	r0, r1, d7
 800acc8:	f7f5 fcc6 	bl	8000658 <__aeabi_dmul>
 800accc:	9b02      	ldr	r3, [sp, #8]
 800acce:	9d00      	ldr	r5, [sp, #0]
 800acd0:	930c      	str	r3, [sp, #48]	; 0x30
 800acd2:	ec41 0b18 	vmov	d8, r0, r1
 800acd6:	4639      	mov	r1, r7
 800acd8:	4630      	mov	r0, r6
 800acda:	f7f5 ff6d 	bl	8000bb8 <__aeabi_d2iz>
 800acde:	9011      	str	r0, [sp, #68]	; 0x44
 800ace0:	f7f5 fc50 	bl	8000584 <__aeabi_i2d>
 800ace4:	4602      	mov	r2, r0
 800ace6:	460b      	mov	r3, r1
 800ace8:	4630      	mov	r0, r6
 800acea:	4639      	mov	r1, r7
 800acec:	f7f5 fafc 	bl	80002e8 <__aeabi_dsub>
 800acf0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800acf2:	3330      	adds	r3, #48	; 0x30
 800acf4:	f805 3b01 	strb.w	r3, [r5], #1
 800acf8:	9b02      	ldr	r3, [sp, #8]
 800acfa:	429d      	cmp	r5, r3
 800acfc:	4606      	mov	r6, r0
 800acfe:	460f      	mov	r7, r1
 800ad00:	f04f 0200 	mov.w	r2, #0
 800ad04:	d134      	bne.n	800ad70 <_dtoa_r+0x660>
 800ad06:	4b19      	ldr	r3, [pc, #100]	; (800ad6c <_dtoa_r+0x65c>)
 800ad08:	ec51 0b18 	vmov	r0, r1, d8
 800ad0c:	f7f5 faee 	bl	80002ec <__adddf3>
 800ad10:	4602      	mov	r2, r0
 800ad12:	460b      	mov	r3, r1
 800ad14:	4630      	mov	r0, r6
 800ad16:	4639      	mov	r1, r7
 800ad18:	f7f5 ff2e 	bl	8000b78 <__aeabi_dcmpgt>
 800ad1c:	2800      	cmp	r0, #0
 800ad1e:	d175      	bne.n	800ae0c <_dtoa_r+0x6fc>
 800ad20:	ec53 2b18 	vmov	r2, r3, d8
 800ad24:	4911      	ldr	r1, [pc, #68]	; (800ad6c <_dtoa_r+0x65c>)
 800ad26:	2000      	movs	r0, #0
 800ad28:	f7f5 fade 	bl	80002e8 <__aeabi_dsub>
 800ad2c:	4602      	mov	r2, r0
 800ad2e:	460b      	mov	r3, r1
 800ad30:	4630      	mov	r0, r6
 800ad32:	4639      	mov	r1, r7
 800ad34:	f7f5 ff02 	bl	8000b3c <__aeabi_dcmplt>
 800ad38:	2800      	cmp	r0, #0
 800ad3a:	f43f af27 	beq.w	800ab8c <_dtoa_r+0x47c>
 800ad3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ad40:	1e6b      	subs	r3, r5, #1
 800ad42:	930c      	str	r3, [sp, #48]	; 0x30
 800ad44:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ad48:	2b30      	cmp	r3, #48	; 0x30
 800ad4a:	d0f8      	beq.n	800ad3e <_dtoa_r+0x62e>
 800ad4c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ad50:	e04a      	b.n	800ade8 <_dtoa_r+0x6d8>
 800ad52:	bf00      	nop
 800ad54:	0800fa28 	.word	0x0800fa28
 800ad58:	0800fa00 	.word	0x0800fa00
 800ad5c:	3ff00000 	.word	0x3ff00000
 800ad60:	40240000 	.word	0x40240000
 800ad64:	401c0000 	.word	0x401c0000
 800ad68:	40140000 	.word	0x40140000
 800ad6c:	3fe00000 	.word	0x3fe00000
 800ad70:	4baf      	ldr	r3, [pc, #700]	; (800b030 <_dtoa_r+0x920>)
 800ad72:	f7f5 fc71 	bl	8000658 <__aeabi_dmul>
 800ad76:	4606      	mov	r6, r0
 800ad78:	460f      	mov	r7, r1
 800ad7a:	e7ac      	b.n	800acd6 <_dtoa_r+0x5c6>
 800ad7c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ad80:	9d00      	ldr	r5, [sp, #0]
 800ad82:	4642      	mov	r2, r8
 800ad84:	464b      	mov	r3, r9
 800ad86:	4630      	mov	r0, r6
 800ad88:	4639      	mov	r1, r7
 800ad8a:	f7f5 fd8f 	bl	80008ac <__aeabi_ddiv>
 800ad8e:	f7f5 ff13 	bl	8000bb8 <__aeabi_d2iz>
 800ad92:	9002      	str	r0, [sp, #8]
 800ad94:	f7f5 fbf6 	bl	8000584 <__aeabi_i2d>
 800ad98:	4642      	mov	r2, r8
 800ad9a:	464b      	mov	r3, r9
 800ad9c:	f7f5 fc5c 	bl	8000658 <__aeabi_dmul>
 800ada0:	4602      	mov	r2, r0
 800ada2:	460b      	mov	r3, r1
 800ada4:	4630      	mov	r0, r6
 800ada6:	4639      	mov	r1, r7
 800ada8:	f7f5 fa9e 	bl	80002e8 <__aeabi_dsub>
 800adac:	9e02      	ldr	r6, [sp, #8]
 800adae:	9f01      	ldr	r7, [sp, #4]
 800adb0:	3630      	adds	r6, #48	; 0x30
 800adb2:	f805 6b01 	strb.w	r6, [r5], #1
 800adb6:	9e00      	ldr	r6, [sp, #0]
 800adb8:	1bae      	subs	r6, r5, r6
 800adba:	42b7      	cmp	r7, r6
 800adbc:	4602      	mov	r2, r0
 800adbe:	460b      	mov	r3, r1
 800adc0:	d137      	bne.n	800ae32 <_dtoa_r+0x722>
 800adc2:	f7f5 fa93 	bl	80002ec <__adddf3>
 800adc6:	4642      	mov	r2, r8
 800adc8:	464b      	mov	r3, r9
 800adca:	4606      	mov	r6, r0
 800adcc:	460f      	mov	r7, r1
 800adce:	f7f5 fed3 	bl	8000b78 <__aeabi_dcmpgt>
 800add2:	b9c8      	cbnz	r0, 800ae08 <_dtoa_r+0x6f8>
 800add4:	4642      	mov	r2, r8
 800add6:	464b      	mov	r3, r9
 800add8:	4630      	mov	r0, r6
 800adda:	4639      	mov	r1, r7
 800addc:	f7f5 fea4 	bl	8000b28 <__aeabi_dcmpeq>
 800ade0:	b110      	cbz	r0, 800ade8 <_dtoa_r+0x6d8>
 800ade2:	9b02      	ldr	r3, [sp, #8]
 800ade4:	07d9      	lsls	r1, r3, #31
 800ade6:	d40f      	bmi.n	800ae08 <_dtoa_r+0x6f8>
 800ade8:	4620      	mov	r0, r4
 800adea:	4659      	mov	r1, fp
 800adec:	f000 ff8e 	bl	800bd0c <_Bfree>
 800adf0:	2300      	movs	r3, #0
 800adf2:	702b      	strb	r3, [r5, #0]
 800adf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800adf6:	f10a 0001 	add.w	r0, sl, #1
 800adfa:	6018      	str	r0, [r3, #0]
 800adfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	f43f acd8 	beq.w	800a7b4 <_dtoa_r+0xa4>
 800ae04:	601d      	str	r5, [r3, #0]
 800ae06:	e4d5      	b.n	800a7b4 <_dtoa_r+0xa4>
 800ae08:	f8cd a01c 	str.w	sl, [sp, #28]
 800ae0c:	462b      	mov	r3, r5
 800ae0e:	461d      	mov	r5, r3
 800ae10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae14:	2a39      	cmp	r2, #57	; 0x39
 800ae16:	d108      	bne.n	800ae2a <_dtoa_r+0x71a>
 800ae18:	9a00      	ldr	r2, [sp, #0]
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d1f7      	bne.n	800ae0e <_dtoa_r+0x6fe>
 800ae1e:	9a07      	ldr	r2, [sp, #28]
 800ae20:	9900      	ldr	r1, [sp, #0]
 800ae22:	3201      	adds	r2, #1
 800ae24:	9207      	str	r2, [sp, #28]
 800ae26:	2230      	movs	r2, #48	; 0x30
 800ae28:	700a      	strb	r2, [r1, #0]
 800ae2a:	781a      	ldrb	r2, [r3, #0]
 800ae2c:	3201      	adds	r2, #1
 800ae2e:	701a      	strb	r2, [r3, #0]
 800ae30:	e78c      	b.n	800ad4c <_dtoa_r+0x63c>
 800ae32:	4b7f      	ldr	r3, [pc, #508]	; (800b030 <_dtoa_r+0x920>)
 800ae34:	2200      	movs	r2, #0
 800ae36:	f7f5 fc0f 	bl	8000658 <__aeabi_dmul>
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	4606      	mov	r6, r0
 800ae40:	460f      	mov	r7, r1
 800ae42:	f7f5 fe71 	bl	8000b28 <__aeabi_dcmpeq>
 800ae46:	2800      	cmp	r0, #0
 800ae48:	d09b      	beq.n	800ad82 <_dtoa_r+0x672>
 800ae4a:	e7cd      	b.n	800ade8 <_dtoa_r+0x6d8>
 800ae4c:	9a08      	ldr	r2, [sp, #32]
 800ae4e:	2a00      	cmp	r2, #0
 800ae50:	f000 80c4 	beq.w	800afdc <_dtoa_r+0x8cc>
 800ae54:	9a05      	ldr	r2, [sp, #20]
 800ae56:	2a01      	cmp	r2, #1
 800ae58:	f300 80a8 	bgt.w	800afac <_dtoa_r+0x89c>
 800ae5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ae5e:	2a00      	cmp	r2, #0
 800ae60:	f000 80a0 	beq.w	800afa4 <_dtoa_r+0x894>
 800ae64:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ae68:	9e06      	ldr	r6, [sp, #24]
 800ae6a:	4645      	mov	r5, r8
 800ae6c:	9a04      	ldr	r2, [sp, #16]
 800ae6e:	2101      	movs	r1, #1
 800ae70:	441a      	add	r2, r3
 800ae72:	4620      	mov	r0, r4
 800ae74:	4498      	add	r8, r3
 800ae76:	9204      	str	r2, [sp, #16]
 800ae78:	f001 f84e 	bl	800bf18 <__i2b>
 800ae7c:	4607      	mov	r7, r0
 800ae7e:	2d00      	cmp	r5, #0
 800ae80:	dd0b      	ble.n	800ae9a <_dtoa_r+0x78a>
 800ae82:	9b04      	ldr	r3, [sp, #16]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	dd08      	ble.n	800ae9a <_dtoa_r+0x78a>
 800ae88:	42ab      	cmp	r3, r5
 800ae8a:	9a04      	ldr	r2, [sp, #16]
 800ae8c:	bfa8      	it	ge
 800ae8e:	462b      	movge	r3, r5
 800ae90:	eba8 0803 	sub.w	r8, r8, r3
 800ae94:	1aed      	subs	r5, r5, r3
 800ae96:	1ad3      	subs	r3, r2, r3
 800ae98:	9304      	str	r3, [sp, #16]
 800ae9a:	9b06      	ldr	r3, [sp, #24]
 800ae9c:	b1fb      	cbz	r3, 800aede <_dtoa_r+0x7ce>
 800ae9e:	9b08      	ldr	r3, [sp, #32]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	f000 809f 	beq.w	800afe4 <_dtoa_r+0x8d4>
 800aea6:	2e00      	cmp	r6, #0
 800aea8:	dd11      	ble.n	800aece <_dtoa_r+0x7be>
 800aeaa:	4639      	mov	r1, r7
 800aeac:	4632      	mov	r2, r6
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f001 f8ee 	bl	800c090 <__pow5mult>
 800aeb4:	465a      	mov	r2, fp
 800aeb6:	4601      	mov	r1, r0
 800aeb8:	4607      	mov	r7, r0
 800aeba:	4620      	mov	r0, r4
 800aebc:	f001 f842 	bl	800bf44 <__multiply>
 800aec0:	4659      	mov	r1, fp
 800aec2:	9007      	str	r0, [sp, #28]
 800aec4:	4620      	mov	r0, r4
 800aec6:	f000 ff21 	bl	800bd0c <_Bfree>
 800aeca:	9b07      	ldr	r3, [sp, #28]
 800aecc:	469b      	mov	fp, r3
 800aece:	9b06      	ldr	r3, [sp, #24]
 800aed0:	1b9a      	subs	r2, r3, r6
 800aed2:	d004      	beq.n	800aede <_dtoa_r+0x7ce>
 800aed4:	4659      	mov	r1, fp
 800aed6:	4620      	mov	r0, r4
 800aed8:	f001 f8da 	bl	800c090 <__pow5mult>
 800aedc:	4683      	mov	fp, r0
 800aede:	2101      	movs	r1, #1
 800aee0:	4620      	mov	r0, r4
 800aee2:	f001 f819 	bl	800bf18 <__i2b>
 800aee6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	4606      	mov	r6, r0
 800aeec:	dd7c      	ble.n	800afe8 <_dtoa_r+0x8d8>
 800aeee:	461a      	mov	r2, r3
 800aef0:	4601      	mov	r1, r0
 800aef2:	4620      	mov	r0, r4
 800aef4:	f001 f8cc 	bl	800c090 <__pow5mult>
 800aef8:	9b05      	ldr	r3, [sp, #20]
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	4606      	mov	r6, r0
 800aefe:	dd76      	ble.n	800afee <_dtoa_r+0x8de>
 800af00:	2300      	movs	r3, #0
 800af02:	9306      	str	r3, [sp, #24]
 800af04:	6933      	ldr	r3, [r6, #16]
 800af06:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800af0a:	6918      	ldr	r0, [r3, #16]
 800af0c:	f000 ffb4 	bl	800be78 <__hi0bits>
 800af10:	f1c0 0020 	rsb	r0, r0, #32
 800af14:	9b04      	ldr	r3, [sp, #16]
 800af16:	4418      	add	r0, r3
 800af18:	f010 001f 	ands.w	r0, r0, #31
 800af1c:	f000 8086 	beq.w	800b02c <_dtoa_r+0x91c>
 800af20:	f1c0 0320 	rsb	r3, r0, #32
 800af24:	2b04      	cmp	r3, #4
 800af26:	dd7f      	ble.n	800b028 <_dtoa_r+0x918>
 800af28:	f1c0 001c 	rsb	r0, r0, #28
 800af2c:	9b04      	ldr	r3, [sp, #16]
 800af2e:	4403      	add	r3, r0
 800af30:	4480      	add	r8, r0
 800af32:	4405      	add	r5, r0
 800af34:	9304      	str	r3, [sp, #16]
 800af36:	f1b8 0f00 	cmp.w	r8, #0
 800af3a:	dd05      	ble.n	800af48 <_dtoa_r+0x838>
 800af3c:	4659      	mov	r1, fp
 800af3e:	4642      	mov	r2, r8
 800af40:	4620      	mov	r0, r4
 800af42:	f001 f8ff 	bl	800c144 <__lshift>
 800af46:	4683      	mov	fp, r0
 800af48:	9b04      	ldr	r3, [sp, #16]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	dd05      	ble.n	800af5a <_dtoa_r+0x84a>
 800af4e:	4631      	mov	r1, r6
 800af50:	461a      	mov	r2, r3
 800af52:	4620      	mov	r0, r4
 800af54:	f001 f8f6 	bl	800c144 <__lshift>
 800af58:	4606      	mov	r6, r0
 800af5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d069      	beq.n	800b034 <_dtoa_r+0x924>
 800af60:	4631      	mov	r1, r6
 800af62:	4658      	mov	r0, fp
 800af64:	f001 f95a 	bl	800c21c <__mcmp>
 800af68:	2800      	cmp	r0, #0
 800af6a:	da63      	bge.n	800b034 <_dtoa_r+0x924>
 800af6c:	2300      	movs	r3, #0
 800af6e:	4659      	mov	r1, fp
 800af70:	220a      	movs	r2, #10
 800af72:	4620      	mov	r0, r4
 800af74:	f000 feec 	bl	800bd50 <__multadd>
 800af78:	9b08      	ldr	r3, [sp, #32]
 800af7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800af7e:	4683      	mov	fp, r0
 800af80:	2b00      	cmp	r3, #0
 800af82:	f000 818f 	beq.w	800b2a4 <_dtoa_r+0xb94>
 800af86:	4639      	mov	r1, r7
 800af88:	2300      	movs	r3, #0
 800af8a:	220a      	movs	r2, #10
 800af8c:	4620      	mov	r0, r4
 800af8e:	f000 fedf 	bl	800bd50 <__multadd>
 800af92:	f1b9 0f00 	cmp.w	r9, #0
 800af96:	4607      	mov	r7, r0
 800af98:	f300 808e 	bgt.w	800b0b8 <_dtoa_r+0x9a8>
 800af9c:	9b05      	ldr	r3, [sp, #20]
 800af9e:	2b02      	cmp	r3, #2
 800afa0:	dc50      	bgt.n	800b044 <_dtoa_r+0x934>
 800afa2:	e089      	b.n	800b0b8 <_dtoa_r+0x9a8>
 800afa4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800afa6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800afaa:	e75d      	b.n	800ae68 <_dtoa_r+0x758>
 800afac:	9b01      	ldr	r3, [sp, #4]
 800afae:	1e5e      	subs	r6, r3, #1
 800afb0:	9b06      	ldr	r3, [sp, #24]
 800afb2:	42b3      	cmp	r3, r6
 800afb4:	bfbf      	itttt	lt
 800afb6:	9b06      	ldrlt	r3, [sp, #24]
 800afb8:	9606      	strlt	r6, [sp, #24]
 800afba:	1af2      	sublt	r2, r6, r3
 800afbc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800afbe:	bfb6      	itet	lt
 800afc0:	189b      	addlt	r3, r3, r2
 800afc2:	1b9e      	subge	r6, r3, r6
 800afc4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800afc6:	9b01      	ldr	r3, [sp, #4]
 800afc8:	bfb8      	it	lt
 800afca:	2600      	movlt	r6, #0
 800afcc:	2b00      	cmp	r3, #0
 800afce:	bfb5      	itete	lt
 800afd0:	eba8 0503 	sublt.w	r5, r8, r3
 800afd4:	9b01      	ldrge	r3, [sp, #4]
 800afd6:	2300      	movlt	r3, #0
 800afd8:	4645      	movge	r5, r8
 800afda:	e747      	b.n	800ae6c <_dtoa_r+0x75c>
 800afdc:	9e06      	ldr	r6, [sp, #24]
 800afde:	9f08      	ldr	r7, [sp, #32]
 800afe0:	4645      	mov	r5, r8
 800afe2:	e74c      	b.n	800ae7e <_dtoa_r+0x76e>
 800afe4:	9a06      	ldr	r2, [sp, #24]
 800afe6:	e775      	b.n	800aed4 <_dtoa_r+0x7c4>
 800afe8:	9b05      	ldr	r3, [sp, #20]
 800afea:	2b01      	cmp	r3, #1
 800afec:	dc18      	bgt.n	800b020 <_dtoa_r+0x910>
 800afee:	9b02      	ldr	r3, [sp, #8]
 800aff0:	b9b3      	cbnz	r3, 800b020 <_dtoa_r+0x910>
 800aff2:	9b03      	ldr	r3, [sp, #12]
 800aff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aff8:	b9a3      	cbnz	r3, 800b024 <_dtoa_r+0x914>
 800affa:	9b03      	ldr	r3, [sp, #12]
 800affc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b000:	0d1b      	lsrs	r3, r3, #20
 800b002:	051b      	lsls	r3, r3, #20
 800b004:	b12b      	cbz	r3, 800b012 <_dtoa_r+0x902>
 800b006:	9b04      	ldr	r3, [sp, #16]
 800b008:	3301      	adds	r3, #1
 800b00a:	9304      	str	r3, [sp, #16]
 800b00c:	f108 0801 	add.w	r8, r8, #1
 800b010:	2301      	movs	r3, #1
 800b012:	9306      	str	r3, [sp, #24]
 800b014:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b016:	2b00      	cmp	r3, #0
 800b018:	f47f af74 	bne.w	800af04 <_dtoa_r+0x7f4>
 800b01c:	2001      	movs	r0, #1
 800b01e:	e779      	b.n	800af14 <_dtoa_r+0x804>
 800b020:	2300      	movs	r3, #0
 800b022:	e7f6      	b.n	800b012 <_dtoa_r+0x902>
 800b024:	9b02      	ldr	r3, [sp, #8]
 800b026:	e7f4      	b.n	800b012 <_dtoa_r+0x902>
 800b028:	d085      	beq.n	800af36 <_dtoa_r+0x826>
 800b02a:	4618      	mov	r0, r3
 800b02c:	301c      	adds	r0, #28
 800b02e:	e77d      	b.n	800af2c <_dtoa_r+0x81c>
 800b030:	40240000 	.word	0x40240000
 800b034:	9b01      	ldr	r3, [sp, #4]
 800b036:	2b00      	cmp	r3, #0
 800b038:	dc38      	bgt.n	800b0ac <_dtoa_r+0x99c>
 800b03a:	9b05      	ldr	r3, [sp, #20]
 800b03c:	2b02      	cmp	r3, #2
 800b03e:	dd35      	ble.n	800b0ac <_dtoa_r+0x99c>
 800b040:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b044:	f1b9 0f00 	cmp.w	r9, #0
 800b048:	d10d      	bne.n	800b066 <_dtoa_r+0x956>
 800b04a:	4631      	mov	r1, r6
 800b04c:	464b      	mov	r3, r9
 800b04e:	2205      	movs	r2, #5
 800b050:	4620      	mov	r0, r4
 800b052:	f000 fe7d 	bl	800bd50 <__multadd>
 800b056:	4601      	mov	r1, r0
 800b058:	4606      	mov	r6, r0
 800b05a:	4658      	mov	r0, fp
 800b05c:	f001 f8de 	bl	800c21c <__mcmp>
 800b060:	2800      	cmp	r0, #0
 800b062:	f73f adbd 	bgt.w	800abe0 <_dtoa_r+0x4d0>
 800b066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b068:	9d00      	ldr	r5, [sp, #0]
 800b06a:	ea6f 0a03 	mvn.w	sl, r3
 800b06e:	f04f 0800 	mov.w	r8, #0
 800b072:	4631      	mov	r1, r6
 800b074:	4620      	mov	r0, r4
 800b076:	f000 fe49 	bl	800bd0c <_Bfree>
 800b07a:	2f00      	cmp	r7, #0
 800b07c:	f43f aeb4 	beq.w	800ade8 <_dtoa_r+0x6d8>
 800b080:	f1b8 0f00 	cmp.w	r8, #0
 800b084:	d005      	beq.n	800b092 <_dtoa_r+0x982>
 800b086:	45b8      	cmp	r8, r7
 800b088:	d003      	beq.n	800b092 <_dtoa_r+0x982>
 800b08a:	4641      	mov	r1, r8
 800b08c:	4620      	mov	r0, r4
 800b08e:	f000 fe3d 	bl	800bd0c <_Bfree>
 800b092:	4639      	mov	r1, r7
 800b094:	4620      	mov	r0, r4
 800b096:	f000 fe39 	bl	800bd0c <_Bfree>
 800b09a:	e6a5      	b.n	800ade8 <_dtoa_r+0x6d8>
 800b09c:	2600      	movs	r6, #0
 800b09e:	4637      	mov	r7, r6
 800b0a0:	e7e1      	b.n	800b066 <_dtoa_r+0x956>
 800b0a2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b0a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b0a8:	4637      	mov	r7, r6
 800b0aa:	e599      	b.n	800abe0 <_dtoa_r+0x4d0>
 800b0ac:	9b08      	ldr	r3, [sp, #32]
 800b0ae:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	f000 80fd 	beq.w	800b2b2 <_dtoa_r+0xba2>
 800b0b8:	2d00      	cmp	r5, #0
 800b0ba:	dd05      	ble.n	800b0c8 <_dtoa_r+0x9b8>
 800b0bc:	4639      	mov	r1, r7
 800b0be:	462a      	mov	r2, r5
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	f001 f83f 	bl	800c144 <__lshift>
 800b0c6:	4607      	mov	r7, r0
 800b0c8:	9b06      	ldr	r3, [sp, #24]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d05c      	beq.n	800b188 <_dtoa_r+0xa78>
 800b0ce:	6879      	ldr	r1, [r7, #4]
 800b0d0:	4620      	mov	r0, r4
 800b0d2:	f000 fddb 	bl	800bc8c <_Balloc>
 800b0d6:	4605      	mov	r5, r0
 800b0d8:	b928      	cbnz	r0, 800b0e6 <_dtoa_r+0x9d6>
 800b0da:	4b80      	ldr	r3, [pc, #512]	; (800b2dc <_dtoa_r+0xbcc>)
 800b0dc:	4602      	mov	r2, r0
 800b0de:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b0e2:	f7ff bb2e 	b.w	800a742 <_dtoa_r+0x32>
 800b0e6:	693a      	ldr	r2, [r7, #16]
 800b0e8:	3202      	adds	r2, #2
 800b0ea:	0092      	lsls	r2, r2, #2
 800b0ec:	f107 010c 	add.w	r1, r7, #12
 800b0f0:	300c      	adds	r0, #12
 800b0f2:	f7fd fcb6 	bl	8008a62 <memcpy>
 800b0f6:	2201      	movs	r2, #1
 800b0f8:	4629      	mov	r1, r5
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	f001 f822 	bl	800c144 <__lshift>
 800b100:	9b00      	ldr	r3, [sp, #0]
 800b102:	3301      	adds	r3, #1
 800b104:	9301      	str	r3, [sp, #4]
 800b106:	9b00      	ldr	r3, [sp, #0]
 800b108:	444b      	add	r3, r9
 800b10a:	9307      	str	r3, [sp, #28]
 800b10c:	9b02      	ldr	r3, [sp, #8]
 800b10e:	f003 0301 	and.w	r3, r3, #1
 800b112:	46b8      	mov	r8, r7
 800b114:	9306      	str	r3, [sp, #24]
 800b116:	4607      	mov	r7, r0
 800b118:	9b01      	ldr	r3, [sp, #4]
 800b11a:	4631      	mov	r1, r6
 800b11c:	3b01      	subs	r3, #1
 800b11e:	4658      	mov	r0, fp
 800b120:	9302      	str	r3, [sp, #8]
 800b122:	f7ff fa67 	bl	800a5f4 <quorem>
 800b126:	4603      	mov	r3, r0
 800b128:	3330      	adds	r3, #48	; 0x30
 800b12a:	9004      	str	r0, [sp, #16]
 800b12c:	4641      	mov	r1, r8
 800b12e:	4658      	mov	r0, fp
 800b130:	9308      	str	r3, [sp, #32]
 800b132:	f001 f873 	bl	800c21c <__mcmp>
 800b136:	463a      	mov	r2, r7
 800b138:	4681      	mov	r9, r0
 800b13a:	4631      	mov	r1, r6
 800b13c:	4620      	mov	r0, r4
 800b13e:	f001 f889 	bl	800c254 <__mdiff>
 800b142:	68c2      	ldr	r2, [r0, #12]
 800b144:	9b08      	ldr	r3, [sp, #32]
 800b146:	4605      	mov	r5, r0
 800b148:	bb02      	cbnz	r2, 800b18c <_dtoa_r+0xa7c>
 800b14a:	4601      	mov	r1, r0
 800b14c:	4658      	mov	r0, fp
 800b14e:	f001 f865 	bl	800c21c <__mcmp>
 800b152:	9b08      	ldr	r3, [sp, #32]
 800b154:	4602      	mov	r2, r0
 800b156:	4629      	mov	r1, r5
 800b158:	4620      	mov	r0, r4
 800b15a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b15e:	f000 fdd5 	bl	800bd0c <_Bfree>
 800b162:	9b05      	ldr	r3, [sp, #20]
 800b164:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b166:	9d01      	ldr	r5, [sp, #4]
 800b168:	ea43 0102 	orr.w	r1, r3, r2
 800b16c:	9b06      	ldr	r3, [sp, #24]
 800b16e:	430b      	orrs	r3, r1
 800b170:	9b08      	ldr	r3, [sp, #32]
 800b172:	d10d      	bne.n	800b190 <_dtoa_r+0xa80>
 800b174:	2b39      	cmp	r3, #57	; 0x39
 800b176:	d029      	beq.n	800b1cc <_dtoa_r+0xabc>
 800b178:	f1b9 0f00 	cmp.w	r9, #0
 800b17c:	dd01      	ble.n	800b182 <_dtoa_r+0xa72>
 800b17e:	9b04      	ldr	r3, [sp, #16]
 800b180:	3331      	adds	r3, #49	; 0x31
 800b182:	9a02      	ldr	r2, [sp, #8]
 800b184:	7013      	strb	r3, [r2, #0]
 800b186:	e774      	b.n	800b072 <_dtoa_r+0x962>
 800b188:	4638      	mov	r0, r7
 800b18a:	e7b9      	b.n	800b100 <_dtoa_r+0x9f0>
 800b18c:	2201      	movs	r2, #1
 800b18e:	e7e2      	b.n	800b156 <_dtoa_r+0xa46>
 800b190:	f1b9 0f00 	cmp.w	r9, #0
 800b194:	db06      	blt.n	800b1a4 <_dtoa_r+0xa94>
 800b196:	9905      	ldr	r1, [sp, #20]
 800b198:	ea41 0909 	orr.w	r9, r1, r9
 800b19c:	9906      	ldr	r1, [sp, #24]
 800b19e:	ea59 0101 	orrs.w	r1, r9, r1
 800b1a2:	d120      	bne.n	800b1e6 <_dtoa_r+0xad6>
 800b1a4:	2a00      	cmp	r2, #0
 800b1a6:	ddec      	ble.n	800b182 <_dtoa_r+0xa72>
 800b1a8:	4659      	mov	r1, fp
 800b1aa:	2201      	movs	r2, #1
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	9301      	str	r3, [sp, #4]
 800b1b0:	f000 ffc8 	bl	800c144 <__lshift>
 800b1b4:	4631      	mov	r1, r6
 800b1b6:	4683      	mov	fp, r0
 800b1b8:	f001 f830 	bl	800c21c <__mcmp>
 800b1bc:	2800      	cmp	r0, #0
 800b1be:	9b01      	ldr	r3, [sp, #4]
 800b1c0:	dc02      	bgt.n	800b1c8 <_dtoa_r+0xab8>
 800b1c2:	d1de      	bne.n	800b182 <_dtoa_r+0xa72>
 800b1c4:	07da      	lsls	r2, r3, #31
 800b1c6:	d5dc      	bpl.n	800b182 <_dtoa_r+0xa72>
 800b1c8:	2b39      	cmp	r3, #57	; 0x39
 800b1ca:	d1d8      	bne.n	800b17e <_dtoa_r+0xa6e>
 800b1cc:	9a02      	ldr	r2, [sp, #8]
 800b1ce:	2339      	movs	r3, #57	; 0x39
 800b1d0:	7013      	strb	r3, [r2, #0]
 800b1d2:	462b      	mov	r3, r5
 800b1d4:	461d      	mov	r5, r3
 800b1d6:	3b01      	subs	r3, #1
 800b1d8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b1dc:	2a39      	cmp	r2, #57	; 0x39
 800b1de:	d050      	beq.n	800b282 <_dtoa_r+0xb72>
 800b1e0:	3201      	adds	r2, #1
 800b1e2:	701a      	strb	r2, [r3, #0]
 800b1e4:	e745      	b.n	800b072 <_dtoa_r+0x962>
 800b1e6:	2a00      	cmp	r2, #0
 800b1e8:	dd03      	ble.n	800b1f2 <_dtoa_r+0xae2>
 800b1ea:	2b39      	cmp	r3, #57	; 0x39
 800b1ec:	d0ee      	beq.n	800b1cc <_dtoa_r+0xabc>
 800b1ee:	3301      	adds	r3, #1
 800b1f0:	e7c7      	b.n	800b182 <_dtoa_r+0xa72>
 800b1f2:	9a01      	ldr	r2, [sp, #4]
 800b1f4:	9907      	ldr	r1, [sp, #28]
 800b1f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b1fa:	428a      	cmp	r2, r1
 800b1fc:	d02a      	beq.n	800b254 <_dtoa_r+0xb44>
 800b1fe:	4659      	mov	r1, fp
 800b200:	2300      	movs	r3, #0
 800b202:	220a      	movs	r2, #10
 800b204:	4620      	mov	r0, r4
 800b206:	f000 fda3 	bl	800bd50 <__multadd>
 800b20a:	45b8      	cmp	r8, r7
 800b20c:	4683      	mov	fp, r0
 800b20e:	f04f 0300 	mov.w	r3, #0
 800b212:	f04f 020a 	mov.w	r2, #10
 800b216:	4641      	mov	r1, r8
 800b218:	4620      	mov	r0, r4
 800b21a:	d107      	bne.n	800b22c <_dtoa_r+0xb1c>
 800b21c:	f000 fd98 	bl	800bd50 <__multadd>
 800b220:	4680      	mov	r8, r0
 800b222:	4607      	mov	r7, r0
 800b224:	9b01      	ldr	r3, [sp, #4]
 800b226:	3301      	adds	r3, #1
 800b228:	9301      	str	r3, [sp, #4]
 800b22a:	e775      	b.n	800b118 <_dtoa_r+0xa08>
 800b22c:	f000 fd90 	bl	800bd50 <__multadd>
 800b230:	4639      	mov	r1, r7
 800b232:	4680      	mov	r8, r0
 800b234:	2300      	movs	r3, #0
 800b236:	220a      	movs	r2, #10
 800b238:	4620      	mov	r0, r4
 800b23a:	f000 fd89 	bl	800bd50 <__multadd>
 800b23e:	4607      	mov	r7, r0
 800b240:	e7f0      	b.n	800b224 <_dtoa_r+0xb14>
 800b242:	f1b9 0f00 	cmp.w	r9, #0
 800b246:	9a00      	ldr	r2, [sp, #0]
 800b248:	bfcc      	ite	gt
 800b24a:	464d      	movgt	r5, r9
 800b24c:	2501      	movle	r5, #1
 800b24e:	4415      	add	r5, r2
 800b250:	f04f 0800 	mov.w	r8, #0
 800b254:	4659      	mov	r1, fp
 800b256:	2201      	movs	r2, #1
 800b258:	4620      	mov	r0, r4
 800b25a:	9301      	str	r3, [sp, #4]
 800b25c:	f000 ff72 	bl	800c144 <__lshift>
 800b260:	4631      	mov	r1, r6
 800b262:	4683      	mov	fp, r0
 800b264:	f000 ffda 	bl	800c21c <__mcmp>
 800b268:	2800      	cmp	r0, #0
 800b26a:	dcb2      	bgt.n	800b1d2 <_dtoa_r+0xac2>
 800b26c:	d102      	bne.n	800b274 <_dtoa_r+0xb64>
 800b26e:	9b01      	ldr	r3, [sp, #4]
 800b270:	07db      	lsls	r3, r3, #31
 800b272:	d4ae      	bmi.n	800b1d2 <_dtoa_r+0xac2>
 800b274:	462b      	mov	r3, r5
 800b276:	461d      	mov	r5, r3
 800b278:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b27c:	2a30      	cmp	r2, #48	; 0x30
 800b27e:	d0fa      	beq.n	800b276 <_dtoa_r+0xb66>
 800b280:	e6f7      	b.n	800b072 <_dtoa_r+0x962>
 800b282:	9a00      	ldr	r2, [sp, #0]
 800b284:	429a      	cmp	r2, r3
 800b286:	d1a5      	bne.n	800b1d4 <_dtoa_r+0xac4>
 800b288:	f10a 0a01 	add.w	sl, sl, #1
 800b28c:	2331      	movs	r3, #49	; 0x31
 800b28e:	e779      	b.n	800b184 <_dtoa_r+0xa74>
 800b290:	4b13      	ldr	r3, [pc, #76]	; (800b2e0 <_dtoa_r+0xbd0>)
 800b292:	f7ff baaf 	b.w	800a7f4 <_dtoa_r+0xe4>
 800b296:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b298:	2b00      	cmp	r3, #0
 800b29a:	f47f aa86 	bne.w	800a7aa <_dtoa_r+0x9a>
 800b29e:	4b11      	ldr	r3, [pc, #68]	; (800b2e4 <_dtoa_r+0xbd4>)
 800b2a0:	f7ff baa8 	b.w	800a7f4 <_dtoa_r+0xe4>
 800b2a4:	f1b9 0f00 	cmp.w	r9, #0
 800b2a8:	dc03      	bgt.n	800b2b2 <_dtoa_r+0xba2>
 800b2aa:	9b05      	ldr	r3, [sp, #20]
 800b2ac:	2b02      	cmp	r3, #2
 800b2ae:	f73f aec9 	bgt.w	800b044 <_dtoa_r+0x934>
 800b2b2:	9d00      	ldr	r5, [sp, #0]
 800b2b4:	4631      	mov	r1, r6
 800b2b6:	4658      	mov	r0, fp
 800b2b8:	f7ff f99c 	bl	800a5f4 <quorem>
 800b2bc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b2c0:	f805 3b01 	strb.w	r3, [r5], #1
 800b2c4:	9a00      	ldr	r2, [sp, #0]
 800b2c6:	1aaa      	subs	r2, r5, r2
 800b2c8:	4591      	cmp	r9, r2
 800b2ca:	ddba      	ble.n	800b242 <_dtoa_r+0xb32>
 800b2cc:	4659      	mov	r1, fp
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	220a      	movs	r2, #10
 800b2d2:	4620      	mov	r0, r4
 800b2d4:	f000 fd3c 	bl	800bd50 <__multadd>
 800b2d8:	4683      	mov	fp, r0
 800b2da:	e7eb      	b.n	800b2b4 <_dtoa_r+0xba4>
 800b2dc:	0800f90c 	.word	0x0800f90c
 800b2e0:	0800f714 	.word	0x0800f714
 800b2e4:	0800f889 	.word	0x0800f889

0800b2e8 <__sflush_r>:
 800b2e8:	898a      	ldrh	r2, [r1, #12]
 800b2ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2ee:	4605      	mov	r5, r0
 800b2f0:	0710      	lsls	r0, r2, #28
 800b2f2:	460c      	mov	r4, r1
 800b2f4:	d458      	bmi.n	800b3a8 <__sflush_r+0xc0>
 800b2f6:	684b      	ldr	r3, [r1, #4]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	dc05      	bgt.n	800b308 <__sflush_r+0x20>
 800b2fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	dc02      	bgt.n	800b308 <__sflush_r+0x20>
 800b302:	2000      	movs	r0, #0
 800b304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b308:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b30a:	2e00      	cmp	r6, #0
 800b30c:	d0f9      	beq.n	800b302 <__sflush_r+0x1a>
 800b30e:	2300      	movs	r3, #0
 800b310:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b314:	682f      	ldr	r7, [r5, #0]
 800b316:	602b      	str	r3, [r5, #0]
 800b318:	d032      	beq.n	800b380 <__sflush_r+0x98>
 800b31a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b31c:	89a3      	ldrh	r3, [r4, #12]
 800b31e:	075a      	lsls	r2, r3, #29
 800b320:	d505      	bpl.n	800b32e <__sflush_r+0x46>
 800b322:	6863      	ldr	r3, [r4, #4]
 800b324:	1ac0      	subs	r0, r0, r3
 800b326:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b328:	b10b      	cbz	r3, 800b32e <__sflush_r+0x46>
 800b32a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b32c:	1ac0      	subs	r0, r0, r3
 800b32e:	2300      	movs	r3, #0
 800b330:	4602      	mov	r2, r0
 800b332:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b334:	6a21      	ldr	r1, [r4, #32]
 800b336:	4628      	mov	r0, r5
 800b338:	47b0      	blx	r6
 800b33a:	1c43      	adds	r3, r0, #1
 800b33c:	89a3      	ldrh	r3, [r4, #12]
 800b33e:	d106      	bne.n	800b34e <__sflush_r+0x66>
 800b340:	6829      	ldr	r1, [r5, #0]
 800b342:	291d      	cmp	r1, #29
 800b344:	d82c      	bhi.n	800b3a0 <__sflush_r+0xb8>
 800b346:	4a2a      	ldr	r2, [pc, #168]	; (800b3f0 <__sflush_r+0x108>)
 800b348:	40ca      	lsrs	r2, r1
 800b34a:	07d6      	lsls	r6, r2, #31
 800b34c:	d528      	bpl.n	800b3a0 <__sflush_r+0xb8>
 800b34e:	2200      	movs	r2, #0
 800b350:	6062      	str	r2, [r4, #4]
 800b352:	04d9      	lsls	r1, r3, #19
 800b354:	6922      	ldr	r2, [r4, #16]
 800b356:	6022      	str	r2, [r4, #0]
 800b358:	d504      	bpl.n	800b364 <__sflush_r+0x7c>
 800b35a:	1c42      	adds	r2, r0, #1
 800b35c:	d101      	bne.n	800b362 <__sflush_r+0x7a>
 800b35e:	682b      	ldr	r3, [r5, #0]
 800b360:	b903      	cbnz	r3, 800b364 <__sflush_r+0x7c>
 800b362:	6560      	str	r0, [r4, #84]	; 0x54
 800b364:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b366:	602f      	str	r7, [r5, #0]
 800b368:	2900      	cmp	r1, #0
 800b36a:	d0ca      	beq.n	800b302 <__sflush_r+0x1a>
 800b36c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b370:	4299      	cmp	r1, r3
 800b372:	d002      	beq.n	800b37a <__sflush_r+0x92>
 800b374:	4628      	mov	r0, r5
 800b376:	f001 f953 	bl	800c620 <_free_r>
 800b37a:	2000      	movs	r0, #0
 800b37c:	6360      	str	r0, [r4, #52]	; 0x34
 800b37e:	e7c1      	b.n	800b304 <__sflush_r+0x1c>
 800b380:	6a21      	ldr	r1, [r4, #32]
 800b382:	2301      	movs	r3, #1
 800b384:	4628      	mov	r0, r5
 800b386:	47b0      	blx	r6
 800b388:	1c41      	adds	r1, r0, #1
 800b38a:	d1c7      	bne.n	800b31c <__sflush_r+0x34>
 800b38c:	682b      	ldr	r3, [r5, #0]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d0c4      	beq.n	800b31c <__sflush_r+0x34>
 800b392:	2b1d      	cmp	r3, #29
 800b394:	d001      	beq.n	800b39a <__sflush_r+0xb2>
 800b396:	2b16      	cmp	r3, #22
 800b398:	d101      	bne.n	800b39e <__sflush_r+0xb6>
 800b39a:	602f      	str	r7, [r5, #0]
 800b39c:	e7b1      	b.n	800b302 <__sflush_r+0x1a>
 800b39e:	89a3      	ldrh	r3, [r4, #12]
 800b3a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3a4:	81a3      	strh	r3, [r4, #12]
 800b3a6:	e7ad      	b.n	800b304 <__sflush_r+0x1c>
 800b3a8:	690f      	ldr	r7, [r1, #16]
 800b3aa:	2f00      	cmp	r7, #0
 800b3ac:	d0a9      	beq.n	800b302 <__sflush_r+0x1a>
 800b3ae:	0793      	lsls	r3, r2, #30
 800b3b0:	680e      	ldr	r6, [r1, #0]
 800b3b2:	bf08      	it	eq
 800b3b4:	694b      	ldreq	r3, [r1, #20]
 800b3b6:	600f      	str	r7, [r1, #0]
 800b3b8:	bf18      	it	ne
 800b3ba:	2300      	movne	r3, #0
 800b3bc:	eba6 0807 	sub.w	r8, r6, r7
 800b3c0:	608b      	str	r3, [r1, #8]
 800b3c2:	f1b8 0f00 	cmp.w	r8, #0
 800b3c6:	dd9c      	ble.n	800b302 <__sflush_r+0x1a>
 800b3c8:	6a21      	ldr	r1, [r4, #32]
 800b3ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b3cc:	4643      	mov	r3, r8
 800b3ce:	463a      	mov	r2, r7
 800b3d0:	4628      	mov	r0, r5
 800b3d2:	47b0      	blx	r6
 800b3d4:	2800      	cmp	r0, #0
 800b3d6:	dc06      	bgt.n	800b3e6 <__sflush_r+0xfe>
 800b3d8:	89a3      	ldrh	r3, [r4, #12]
 800b3da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3de:	81a3      	strh	r3, [r4, #12]
 800b3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e4:	e78e      	b.n	800b304 <__sflush_r+0x1c>
 800b3e6:	4407      	add	r7, r0
 800b3e8:	eba8 0800 	sub.w	r8, r8, r0
 800b3ec:	e7e9      	b.n	800b3c2 <__sflush_r+0xda>
 800b3ee:	bf00      	nop
 800b3f0:	20400001 	.word	0x20400001

0800b3f4 <_fflush_r>:
 800b3f4:	b538      	push	{r3, r4, r5, lr}
 800b3f6:	690b      	ldr	r3, [r1, #16]
 800b3f8:	4605      	mov	r5, r0
 800b3fa:	460c      	mov	r4, r1
 800b3fc:	b913      	cbnz	r3, 800b404 <_fflush_r+0x10>
 800b3fe:	2500      	movs	r5, #0
 800b400:	4628      	mov	r0, r5
 800b402:	bd38      	pop	{r3, r4, r5, pc}
 800b404:	b118      	cbz	r0, 800b40e <_fflush_r+0x1a>
 800b406:	6983      	ldr	r3, [r0, #24]
 800b408:	b90b      	cbnz	r3, 800b40e <_fflush_r+0x1a>
 800b40a:	f7fd fa65 	bl	80088d8 <__sinit>
 800b40e:	4b14      	ldr	r3, [pc, #80]	; (800b460 <_fflush_r+0x6c>)
 800b410:	429c      	cmp	r4, r3
 800b412:	d11b      	bne.n	800b44c <_fflush_r+0x58>
 800b414:	686c      	ldr	r4, [r5, #4]
 800b416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d0ef      	beq.n	800b3fe <_fflush_r+0xa>
 800b41e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b420:	07d0      	lsls	r0, r2, #31
 800b422:	d404      	bmi.n	800b42e <_fflush_r+0x3a>
 800b424:	0599      	lsls	r1, r3, #22
 800b426:	d402      	bmi.n	800b42e <_fflush_r+0x3a>
 800b428:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b42a:	f7fd fb18 	bl	8008a5e <__retarget_lock_acquire_recursive>
 800b42e:	4628      	mov	r0, r5
 800b430:	4621      	mov	r1, r4
 800b432:	f7ff ff59 	bl	800b2e8 <__sflush_r>
 800b436:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b438:	07da      	lsls	r2, r3, #31
 800b43a:	4605      	mov	r5, r0
 800b43c:	d4e0      	bmi.n	800b400 <_fflush_r+0xc>
 800b43e:	89a3      	ldrh	r3, [r4, #12]
 800b440:	059b      	lsls	r3, r3, #22
 800b442:	d4dd      	bmi.n	800b400 <_fflush_r+0xc>
 800b444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b446:	f7fd fb0b 	bl	8008a60 <__retarget_lock_release_recursive>
 800b44a:	e7d9      	b.n	800b400 <_fflush_r+0xc>
 800b44c:	4b05      	ldr	r3, [pc, #20]	; (800b464 <_fflush_r+0x70>)
 800b44e:	429c      	cmp	r4, r3
 800b450:	d101      	bne.n	800b456 <_fflush_r+0x62>
 800b452:	68ac      	ldr	r4, [r5, #8]
 800b454:	e7df      	b.n	800b416 <_fflush_r+0x22>
 800b456:	4b04      	ldr	r3, [pc, #16]	; (800b468 <_fflush_r+0x74>)
 800b458:	429c      	cmp	r4, r3
 800b45a:	bf08      	it	eq
 800b45c:	68ec      	ldreq	r4, [r5, #12]
 800b45e:	e7da      	b.n	800b416 <_fflush_r+0x22>
 800b460:	0800f6c0 	.word	0x0800f6c0
 800b464:	0800f6e0 	.word	0x0800f6e0
 800b468:	0800f6a0 	.word	0x0800f6a0

0800b46c <rshift>:
 800b46c:	6903      	ldr	r3, [r0, #16]
 800b46e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b472:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b476:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b47a:	f100 0414 	add.w	r4, r0, #20
 800b47e:	dd45      	ble.n	800b50c <rshift+0xa0>
 800b480:	f011 011f 	ands.w	r1, r1, #31
 800b484:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b488:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b48c:	d10c      	bne.n	800b4a8 <rshift+0x3c>
 800b48e:	f100 0710 	add.w	r7, r0, #16
 800b492:	4629      	mov	r1, r5
 800b494:	42b1      	cmp	r1, r6
 800b496:	d334      	bcc.n	800b502 <rshift+0x96>
 800b498:	1a9b      	subs	r3, r3, r2
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	1eea      	subs	r2, r5, #3
 800b49e:	4296      	cmp	r6, r2
 800b4a0:	bf38      	it	cc
 800b4a2:	2300      	movcc	r3, #0
 800b4a4:	4423      	add	r3, r4
 800b4a6:	e015      	b.n	800b4d4 <rshift+0x68>
 800b4a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b4ac:	f1c1 0820 	rsb	r8, r1, #32
 800b4b0:	40cf      	lsrs	r7, r1
 800b4b2:	f105 0e04 	add.w	lr, r5, #4
 800b4b6:	46a1      	mov	r9, r4
 800b4b8:	4576      	cmp	r6, lr
 800b4ba:	46f4      	mov	ip, lr
 800b4bc:	d815      	bhi.n	800b4ea <rshift+0x7e>
 800b4be:	1a9b      	subs	r3, r3, r2
 800b4c0:	009a      	lsls	r2, r3, #2
 800b4c2:	3a04      	subs	r2, #4
 800b4c4:	3501      	adds	r5, #1
 800b4c6:	42ae      	cmp	r6, r5
 800b4c8:	bf38      	it	cc
 800b4ca:	2200      	movcc	r2, #0
 800b4cc:	18a3      	adds	r3, r4, r2
 800b4ce:	50a7      	str	r7, [r4, r2]
 800b4d0:	b107      	cbz	r7, 800b4d4 <rshift+0x68>
 800b4d2:	3304      	adds	r3, #4
 800b4d4:	1b1a      	subs	r2, r3, r4
 800b4d6:	42a3      	cmp	r3, r4
 800b4d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b4dc:	bf08      	it	eq
 800b4de:	2300      	moveq	r3, #0
 800b4e0:	6102      	str	r2, [r0, #16]
 800b4e2:	bf08      	it	eq
 800b4e4:	6143      	streq	r3, [r0, #20]
 800b4e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4ea:	f8dc c000 	ldr.w	ip, [ip]
 800b4ee:	fa0c fc08 	lsl.w	ip, ip, r8
 800b4f2:	ea4c 0707 	orr.w	r7, ip, r7
 800b4f6:	f849 7b04 	str.w	r7, [r9], #4
 800b4fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b4fe:	40cf      	lsrs	r7, r1
 800b500:	e7da      	b.n	800b4b8 <rshift+0x4c>
 800b502:	f851 cb04 	ldr.w	ip, [r1], #4
 800b506:	f847 cf04 	str.w	ip, [r7, #4]!
 800b50a:	e7c3      	b.n	800b494 <rshift+0x28>
 800b50c:	4623      	mov	r3, r4
 800b50e:	e7e1      	b.n	800b4d4 <rshift+0x68>

0800b510 <__hexdig_fun>:
 800b510:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b514:	2b09      	cmp	r3, #9
 800b516:	d802      	bhi.n	800b51e <__hexdig_fun+0xe>
 800b518:	3820      	subs	r0, #32
 800b51a:	b2c0      	uxtb	r0, r0
 800b51c:	4770      	bx	lr
 800b51e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b522:	2b05      	cmp	r3, #5
 800b524:	d801      	bhi.n	800b52a <__hexdig_fun+0x1a>
 800b526:	3847      	subs	r0, #71	; 0x47
 800b528:	e7f7      	b.n	800b51a <__hexdig_fun+0xa>
 800b52a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b52e:	2b05      	cmp	r3, #5
 800b530:	d801      	bhi.n	800b536 <__hexdig_fun+0x26>
 800b532:	3827      	subs	r0, #39	; 0x27
 800b534:	e7f1      	b.n	800b51a <__hexdig_fun+0xa>
 800b536:	2000      	movs	r0, #0
 800b538:	4770      	bx	lr
	...

0800b53c <__gethex>:
 800b53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b540:	ed2d 8b02 	vpush	{d8}
 800b544:	b089      	sub	sp, #36	; 0x24
 800b546:	ee08 0a10 	vmov	s16, r0
 800b54a:	9304      	str	r3, [sp, #16]
 800b54c:	4bbc      	ldr	r3, [pc, #752]	; (800b840 <__gethex+0x304>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	9301      	str	r3, [sp, #4]
 800b552:	4618      	mov	r0, r3
 800b554:	468b      	mov	fp, r1
 800b556:	4690      	mov	r8, r2
 800b558:	f7f4 fe64 	bl	8000224 <strlen>
 800b55c:	9b01      	ldr	r3, [sp, #4]
 800b55e:	f8db 2000 	ldr.w	r2, [fp]
 800b562:	4403      	add	r3, r0
 800b564:	4682      	mov	sl, r0
 800b566:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b56a:	9305      	str	r3, [sp, #20]
 800b56c:	1c93      	adds	r3, r2, #2
 800b56e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b572:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b576:	32fe      	adds	r2, #254	; 0xfe
 800b578:	18d1      	adds	r1, r2, r3
 800b57a:	461f      	mov	r7, r3
 800b57c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b580:	9100      	str	r1, [sp, #0]
 800b582:	2830      	cmp	r0, #48	; 0x30
 800b584:	d0f8      	beq.n	800b578 <__gethex+0x3c>
 800b586:	f7ff ffc3 	bl	800b510 <__hexdig_fun>
 800b58a:	4604      	mov	r4, r0
 800b58c:	2800      	cmp	r0, #0
 800b58e:	d13a      	bne.n	800b606 <__gethex+0xca>
 800b590:	9901      	ldr	r1, [sp, #4]
 800b592:	4652      	mov	r2, sl
 800b594:	4638      	mov	r0, r7
 800b596:	f001 fa07 	bl	800c9a8 <strncmp>
 800b59a:	4605      	mov	r5, r0
 800b59c:	2800      	cmp	r0, #0
 800b59e:	d168      	bne.n	800b672 <__gethex+0x136>
 800b5a0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b5a4:	eb07 060a 	add.w	r6, r7, sl
 800b5a8:	f7ff ffb2 	bl	800b510 <__hexdig_fun>
 800b5ac:	2800      	cmp	r0, #0
 800b5ae:	d062      	beq.n	800b676 <__gethex+0x13a>
 800b5b0:	4633      	mov	r3, r6
 800b5b2:	7818      	ldrb	r0, [r3, #0]
 800b5b4:	2830      	cmp	r0, #48	; 0x30
 800b5b6:	461f      	mov	r7, r3
 800b5b8:	f103 0301 	add.w	r3, r3, #1
 800b5bc:	d0f9      	beq.n	800b5b2 <__gethex+0x76>
 800b5be:	f7ff ffa7 	bl	800b510 <__hexdig_fun>
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	fab0 f480 	clz	r4, r0
 800b5c8:	0964      	lsrs	r4, r4, #5
 800b5ca:	4635      	mov	r5, r6
 800b5cc:	9300      	str	r3, [sp, #0]
 800b5ce:	463a      	mov	r2, r7
 800b5d0:	4616      	mov	r6, r2
 800b5d2:	3201      	adds	r2, #1
 800b5d4:	7830      	ldrb	r0, [r6, #0]
 800b5d6:	f7ff ff9b 	bl	800b510 <__hexdig_fun>
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	d1f8      	bne.n	800b5d0 <__gethex+0x94>
 800b5de:	9901      	ldr	r1, [sp, #4]
 800b5e0:	4652      	mov	r2, sl
 800b5e2:	4630      	mov	r0, r6
 800b5e4:	f001 f9e0 	bl	800c9a8 <strncmp>
 800b5e8:	b980      	cbnz	r0, 800b60c <__gethex+0xd0>
 800b5ea:	b94d      	cbnz	r5, 800b600 <__gethex+0xc4>
 800b5ec:	eb06 050a 	add.w	r5, r6, sl
 800b5f0:	462a      	mov	r2, r5
 800b5f2:	4616      	mov	r6, r2
 800b5f4:	3201      	adds	r2, #1
 800b5f6:	7830      	ldrb	r0, [r6, #0]
 800b5f8:	f7ff ff8a 	bl	800b510 <__hexdig_fun>
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	d1f8      	bne.n	800b5f2 <__gethex+0xb6>
 800b600:	1bad      	subs	r5, r5, r6
 800b602:	00ad      	lsls	r5, r5, #2
 800b604:	e004      	b.n	800b610 <__gethex+0xd4>
 800b606:	2400      	movs	r4, #0
 800b608:	4625      	mov	r5, r4
 800b60a:	e7e0      	b.n	800b5ce <__gethex+0x92>
 800b60c:	2d00      	cmp	r5, #0
 800b60e:	d1f7      	bne.n	800b600 <__gethex+0xc4>
 800b610:	7833      	ldrb	r3, [r6, #0]
 800b612:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b616:	2b50      	cmp	r3, #80	; 0x50
 800b618:	d13b      	bne.n	800b692 <__gethex+0x156>
 800b61a:	7873      	ldrb	r3, [r6, #1]
 800b61c:	2b2b      	cmp	r3, #43	; 0x2b
 800b61e:	d02c      	beq.n	800b67a <__gethex+0x13e>
 800b620:	2b2d      	cmp	r3, #45	; 0x2d
 800b622:	d02e      	beq.n	800b682 <__gethex+0x146>
 800b624:	1c71      	adds	r1, r6, #1
 800b626:	f04f 0900 	mov.w	r9, #0
 800b62a:	7808      	ldrb	r0, [r1, #0]
 800b62c:	f7ff ff70 	bl	800b510 <__hexdig_fun>
 800b630:	1e43      	subs	r3, r0, #1
 800b632:	b2db      	uxtb	r3, r3
 800b634:	2b18      	cmp	r3, #24
 800b636:	d82c      	bhi.n	800b692 <__gethex+0x156>
 800b638:	f1a0 0210 	sub.w	r2, r0, #16
 800b63c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b640:	f7ff ff66 	bl	800b510 <__hexdig_fun>
 800b644:	1e43      	subs	r3, r0, #1
 800b646:	b2db      	uxtb	r3, r3
 800b648:	2b18      	cmp	r3, #24
 800b64a:	d91d      	bls.n	800b688 <__gethex+0x14c>
 800b64c:	f1b9 0f00 	cmp.w	r9, #0
 800b650:	d000      	beq.n	800b654 <__gethex+0x118>
 800b652:	4252      	negs	r2, r2
 800b654:	4415      	add	r5, r2
 800b656:	f8cb 1000 	str.w	r1, [fp]
 800b65a:	b1e4      	cbz	r4, 800b696 <__gethex+0x15a>
 800b65c:	9b00      	ldr	r3, [sp, #0]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	bf14      	ite	ne
 800b662:	2700      	movne	r7, #0
 800b664:	2706      	moveq	r7, #6
 800b666:	4638      	mov	r0, r7
 800b668:	b009      	add	sp, #36	; 0x24
 800b66a:	ecbd 8b02 	vpop	{d8}
 800b66e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b672:	463e      	mov	r6, r7
 800b674:	4625      	mov	r5, r4
 800b676:	2401      	movs	r4, #1
 800b678:	e7ca      	b.n	800b610 <__gethex+0xd4>
 800b67a:	f04f 0900 	mov.w	r9, #0
 800b67e:	1cb1      	adds	r1, r6, #2
 800b680:	e7d3      	b.n	800b62a <__gethex+0xee>
 800b682:	f04f 0901 	mov.w	r9, #1
 800b686:	e7fa      	b.n	800b67e <__gethex+0x142>
 800b688:	230a      	movs	r3, #10
 800b68a:	fb03 0202 	mla	r2, r3, r2, r0
 800b68e:	3a10      	subs	r2, #16
 800b690:	e7d4      	b.n	800b63c <__gethex+0x100>
 800b692:	4631      	mov	r1, r6
 800b694:	e7df      	b.n	800b656 <__gethex+0x11a>
 800b696:	1bf3      	subs	r3, r6, r7
 800b698:	3b01      	subs	r3, #1
 800b69a:	4621      	mov	r1, r4
 800b69c:	2b07      	cmp	r3, #7
 800b69e:	dc0b      	bgt.n	800b6b8 <__gethex+0x17c>
 800b6a0:	ee18 0a10 	vmov	r0, s16
 800b6a4:	f000 faf2 	bl	800bc8c <_Balloc>
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	b940      	cbnz	r0, 800b6be <__gethex+0x182>
 800b6ac:	4b65      	ldr	r3, [pc, #404]	; (800b844 <__gethex+0x308>)
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	21de      	movs	r1, #222	; 0xde
 800b6b2:	4865      	ldr	r0, [pc, #404]	; (800b848 <__gethex+0x30c>)
 800b6b4:	f001 f998 	bl	800c9e8 <__assert_func>
 800b6b8:	3101      	adds	r1, #1
 800b6ba:	105b      	asrs	r3, r3, #1
 800b6bc:	e7ee      	b.n	800b69c <__gethex+0x160>
 800b6be:	f100 0914 	add.w	r9, r0, #20
 800b6c2:	f04f 0b00 	mov.w	fp, #0
 800b6c6:	f1ca 0301 	rsb	r3, sl, #1
 800b6ca:	f8cd 9008 	str.w	r9, [sp, #8]
 800b6ce:	f8cd b000 	str.w	fp, [sp]
 800b6d2:	9306      	str	r3, [sp, #24]
 800b6d4:	42b7      	cmp	r7, r6
 800b6d6:	d340      	bcc.n	800b75a <__gethex+0x21e>
 800b6d8:	9802      	ldr	r0, [sp, #8]
 800b6da:	9b00      	ldr	r3, [sp, #0]
 800b6dc:	f840 3b04 	str.w	r3, [r0], #4
 800b6e0:	eba0 0009 	sub.w	r0, r0, r9
 800b6e4:	1080      	asrs	r0, r0, #2
 800b6e6:	0146      	lsls	r6, r0, #5
 800b6e8:	6120      	str	r0, [r4, #16]
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f000 fbc4 	bl	800be78 <__hi0bits>
 800b6f0:	1a30      	subs	r0, r6, r0
 800b6f2:	f8d8 6000 	ldr.w	r6, [r8]
 800b6f6:	42b0      	cmp	r0, r6
 800b6f8:	dd63      	ble.n	800b7c2 <__gethex+0x286>
 800b6fa:	1b87      	subs	r7, r0, r6
 800b6fc:	4639      	mov	r1, r7
 800b6fe:	4620      	mov	r0, r4
 800b700:	f000 ff5e 	bl	800c5c0 <__any_on>
 800b704:	4682      	mov	sl, r0
 800b706:	b1a8      	cbz	r0, 800b734 <__gethex+0x1f8>
 800b708:	1e7b      	subs	r3, r7, #1
 800b70a:	1159      	asrs	r1, r3, #5
 800b70c:	f003 021f 	and.w	r2, r3, #31
 800b710:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b714:	f04f 0a01 	mov.w	sl, #1
 800b718:	fa0a f202 	lsl.w	r2, sl, r2
 800b71c:	420a      	tst	r2, r1
 800b71e:	d009      	beq.n	800b734 <__gethex+0x1f8>
 800b720:	4553      	cmp	r3, sl
 800b722:	dd05      	ble.n	800b730 <__gethex+0x1f4>
 800b724:	1eb9      	subs	r1, r7, #2
 800b726:	4620      	mov	r0, r4
 800b728:	f000 ff4a 	bl	800c5c0 <__any_on>
 800b72c:	2800      	cmp	r0, #0
 800b72e:	d145      	bne.n	800b7bc <__gethex+0x280>
 800b730:	f04f 0a02 	mov.w	sl, #2
 800b734:	4639      	mov	r1, r7
 800b736:	4620      	mov	r0, r4
 800b738:	f7ff fe98 	bl	800b46c <rshift>
 800b73c:	443d      	add	r5, r7
 800b73e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b742:	42ab      	cmp	r3, r5
 800b744:	da4c      	bge.n	800b7e0 <__gethex+0x2a4>
 800b746:	ee18 0a10 	vmov	r0, s16
 800b74a:	4621      	mov	r1, r4
 800b74c:	f000 fade 	bl	800bd0c <_Bfree>
 800b750:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b752:	2300      	movs	r3, #0
 800b754:	6013      	str	r3, [r2, #0]
 800b756:	27a3      	movs	r7, #163	; 0xa3
 800b758:	e785      	b.n	800b666 <__gethex+0x12a>
 800b75a:	1e73      	subs	r3, r6, #1
 800b75c:	9a05      	ldr	r2, [sp, #20]
 800b75e:	9303      	str	r3, [sp, #12]
 800b760:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b764:	4293      	cmp	r3, r2
 800b766:	d019      	beq.n	800b79c <__gethex+0x260>
 800b768:	f1bb 0f20 	cmp.w	fp, #32
 800b76c:	d107      	bne.n	800b77e <__gethex+0x242>
 800b76e:	9b02      	ldr	r3, [sp, #8]
 800b770:	9a00      	ldr	r2, [sp, #0]
 800b772:	f843 2b04 	str.w	r2, [r3], #4
 800b776:	9302      	str	r3, [sp, #8]
 800b778:	2300      	movs	r3, #0
 800b77a:	9300      	str	r3, [sp, #0]
 800b77c:	469b      	mov	fp, r3
 800b77e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b782:	f7ff fec5 	bl	800b510 <__hexdig_fun>
 800b786:	9b00      	ldr	r3, [sp, #0]
 800b788:	f000 000f 	and.w	r0, r0, #15
 800b78c:	fa00 f00b 	lsl.w	r0, r0, fp
 800b790:	4303      	orrs	r3, r0
 800b792:	9300      	str	r3, [sp, #0]
 800b794:	f10b 0b04 	add.w	fp, fp, #4
 800b798:	9b03      	ldr	r3, [sp, #12]
 800b79a:	e00d      	b.n	800b7b8 <__gethex+0x27c>
 800b79c:	9b03      	ldr	r3, [sp, #12]
 800b79e:	9a06      	ldr	r2, [sp, #24]
 800b7a0:	4413      	add	r3, r2
 800b7a2:	42bb      	cmp	r3, r7
 800b7a4:	d3e0      	bcc.n	800b768 <__gethex+0x22c>
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	9901      	ldr	r1, [sp, #4]
 800b7aa:	9307      	str	r3, [sp, #28]
 800b7ac:	4652      	mov	r2, sl
 800b7ae:	f001 f8fb 	bl	800c9a8 <strncmp>
 800b7b2:	9b07      	ldr	r3, [sp, #28]
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	d1d7      	bne.n	800b768 <__gethex+0x22c>
 800b7b8:	461e      	mov	r6, r3
 800b7ba:	e78b      	b.n	800b6d4 <__gethex+0x198>
 800b7bc:	f04f 0a03 	mov.w	sl, #3
 800b7c0:	e7b8      	b.n	800b734 <__gethex+0x1f8>
 800b7c2:	da0a      	bge.n	800b7da <__gethex+0x29e>
 800b7c4:	1a37      	subs	r7, r6, r0
 800b7c6:	4621      	mov	r1, r4
 800b7c8:	ee18 0a10 	vmov	r0, s16
 800b7cc:	463a      	mov	r2, r7
 800b7ce:	f000 fcb9 	bl	800c144 <__lshift>
 800b7d2:	1bed      	subs	r5, r5, r7
 800b7d4:	4604      	mov	r4, r0
 800b7d6:	f100 0914 	add.w	r9, r0, #20
 800b7da:	f04f 0a00 	mov.w	sl, #0
 800b7de:	e7ae      	b.n	800b73e <__gethex+0x202>
 800b7e0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b7e4:	42a8      	cmp	r0, r5
 800b7e6:	dd72      	ble.n	800b8ce <__gethex+0x392>
 800b7e8:	1b45      	subs	r5, r0, r5
 800b7ea:	42ae      	cmp	r6, r5
 800b7ec:	dc36      	bgt.n	800b85c <__gethex+0x320>
 800b7ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b7f2:	2b02      	cmp	r3, #2
 800b7f4:	d02a      	beq.n	800b84c <__gethex+0x310>
 800b7f6:	2b03      	cmp	r3, #3
 800b7f8:	d02c      	beq.n	800b854 <__gethex+0x318>
 800b7fa:	2b01      	cmp	r3, #1
 800b7fc:	d115      	bne.n	800b82a <__gethex+0x2ee>
 800b7fe:	42ae      	cmp	r6, r5
 800b800:	d113      	bne.n	800b82a <__gethex+0x2ee>
 800b802:	2e01      	cmp	r6, #1
 800b804:	d10b      	bne.n	800b81e <__gethex+0x2e2>
 800b806:	9a04      	ldr	r2, [sp, #16]
 800b808:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b80c:	6013      	str	r3, [r2, #0]
 800b80e:	2301      	movs	r3, #1
 800b810:	6123      	str	r3, [r4, #16]
 800b812:	f8c9 3000 	str.w	r3, [r9]
 800b816:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b818:	2762      	movs	r7, #98	; 0x62
 800b81a:	601c      	str	r4, [r3, #0]
 800b81c:	e723      	b.n	800b666 <__gethex+0x12a>
 800b81e:	1e71      	subs	r1, r6, #1
 800b820:	4620      	mov	r0, r4
 800b822:	f000 fecd 	bl	800c5c0 <__any_on>
 800b826:	2800      	cmp	r0, #0
 800b828:	d1ed      	bne.n	800b806 <__gethex+0x2ca>
 800b82a:	ee18 0a10 	vmov	r0, s16
 800b82e:	4621      	mov	r1, r4
 800b830:	f000 fa6c 	bl	800bd0c <_Bfree>
 800b834:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b836:	2300      	movs	r3, #0
 800b838:	6013      	str	r3, [r2, #0]
 800b83a:	2750      	movs	r7, #80	; 0x50
 800b83c:	e713      	b.n	800b666 <__gethex+0x12a>
 800b83e:	bf00      	nop
 800b840:	0800f988 	.word	0x0800f988
 800b844:	0800f90c 	.word	0x0800f90c
 800b848:	0800f91d 	.word	0x0800f91d
 800b84c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d1eb      	bne.n	800b82a <__gethex+0x2ee>
 800b852:	e7d8      	b.n	800b806 <__gethex+0x2ca>
 800b854:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b856:	2b00      	cmp	r3, #0
 800b858:	d1d5      	bne.n	800b806 <__gethex+0x2ca>
 800b85a:	e7e6      	b.n	800b82a <__gethex+0x2ee>
 800b85c:	1e6f      	subs	r7, r5, #1
 800b85e:	f1ba 0f00 	cmp.w	sl, #0
 800b862:	d131      	bne.n	800b8c8 <__gethex+0x38c>
 800b864:	b127      	cbz	r7, 800b870 <__gethex+0x334>
 800b866:	4639      	mov	r1, r7
 800b868:	4620      	mov	r0, r4
 800b86a:	f000 fea9 	bl	800c5c0 <__any_on>
 800b86e:	4682      	mov	sl, r0
 800b870:	117b      	asrs	r3, r7, #5
 800b872:	2101      	movs	r1, #1
 800b874:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b878:	f007 071f 	and.w	r7, r7, #31
 800b87c:	fa01 f707 	lsl.w	r7, r1, r7
 800b880:	421f      	tst	r7, r3
 800b882:	4629      	mov	r1, r5
 800b884:	4620      	mov	r0, r4
 800b886:	bf18      	it	ne
 800b888:	f04a 0a02 	orrne.w	sl, sl, #2
 800b88c:	1b76      	subs	r6, r6, r5
 800b88e:	f7ff fded 	bl	800b46c <rshift>
 800b892:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b896:	2702      	movs	r7, #2
 800b898:	f1ba 0f00 	cmp.w	sl, #0
 800b89c:	d048      	beq.n	800b930 <__gethex+0x3f4>
 800b89e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b8a2:	2b02      	cmp	r3, #2
 800b8a4:	d015      	beq.n	800b8d2 <__gethex+0x396>
 800b8a6:	2b03      	cmp	r3, #3
 800b8a8:	d017      	beq.n	800b8da <__gethex+0x39e>
 800b8aa:	2b01      	cmp	r3, #1
 800b8ac:	d109      	bne.n	800b8c2 <__gethex+0x386>
 800b8ae:	f01a 0f02 	tst.w	sl, #2
 800b8b2:	d006      	beq.n	800b8c2 <__gethex+0x386>
 800b8b4:	f8d9 0000 	ldr.w	r0, [r9]
 800b8b8:	ea4a 0a00 	orr.w	sl, sl, r0
 800b8bc:	f01a 0f01 	tst.w	sl, #1
 800b8c0:	d10e      	bne.n	800b8e0 <__gethex+0x3a4>
 800b8c2:	f047 0710 	orr.w	r7, r7, #16
 800b8c6:	e033      	b.n	800b930 <__gethex+0x3f4>
 800b8c8:	f04f 0a01 	mov.w	sl, #1
 800b8cc:	e7d0      	b.n	800b870 <__gethex+0x334>
 800b8ce:	2701      	movs	r7, #1
 800b8d0:	e7e2      	b.n	800b898 <__gethex+0x35c>
 800b8d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b8d4:	f1c3 0301 	rsb	r3, r3, #1
 800b8d8:	9315      	str	r3, [sp, #84]	; 0x54
 800b8da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d0f0      	beq.n	800b8c2 <__gethex+0x386>
 800b8e0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b8e4:	f104 0314 	add.w	r3, r4, #20
 800b8e8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b8ec:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b8f0:	f04f 0c00 	mov.w	ip, #0
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8fa:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b8fe:	d01c      	beq.n	800b93a <__gethex+0x3fe>
 800b900:	3201      	adds	r2, #1
 800b902:	6002      	str	r2, [r0, #0]
 800b904:	2f02      	cmp	r7, #2
 800b906:	f104 0314 	add.w	r3, r4, #20
 800b90a:	d13f      	bne.n	800b98c <__gethex+0x450>
 800b90c:	f8d8 2000 	ldr.w	r2, [r8]
 800b910:	3a01      	subs	r2, #1
 800b912:	42b2      	cmp	r2, r6
 800b914:	d10a      	bne.n	800b92c <__gethex+0x3f0>
 800b916:	1171      	asrs	r1, r6, #5
 800b918:	2201      	movs	r2, #1
 800b91a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b91e:	f006 061f 	and.w	r6, r6, #31
 800b922:	fa02 f606 	lsl.w	r6, r2, r6
 800b926:	421e      	tst	r6, r3
 800b928:	bf18      	it	ne
 800b92a:	4617      	movne	r7, r2
 800b92c:	f047 0720 	orr.w	r7, r7, #32
 800b930:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b932:	601c      	str	r4, [r3, #0]
 800b934:	9b04      	ldr	r3, [sp, #16]
 800b936:	601d      	str	r5, [r3, #0]
 800b938:	e695      	b.n	800b666 <__gethex+0x12a>
 800b93a:	4299      	cmp	r1, r3
 800b93c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b940:	d8d8      	bhi.n	800b8f4 <__gethex+0x3b8>
 800b942:	68a3      	ldr	r3, [r4, #8]
 800b944:	459b      	cmp	fp, r3
 800b946:	db19      	blt.n	800b97c <__gethex+0x440>
 800b948:	6861      	ldr	r1, [r4, #4]
 800b94a:	ee18 0a10 	vmov	r0, s16
 800b94e:	3101      	adds	r1, #1
 800b950:	f000 f99c 	bl	800bc8c <_Balloc>
 800b954:	4681      	mov	r9, r0
 800b956:	b918      	cbnz	r0, 800b960 <__gethex+0x424>
 800b958:	4b1a      	ldr	r3, [pc, #104]	; (800b9c4 <__gethex+0x488>)
 800b95a:	4602      	mov	r2, r0
 800b95c:	2184      	movs	r1, #132	; 0x84
 800b95e:	e6a8      	b.n	800b6b2 <__gethex+0x176>
 800b960:	6922      	ldr	r2, [r4, #16]
 800b962:	3202      	adds	r2, #2
 800b964:	f104 010c 	add.w	r1, r4, #12
 800b968:	0092      	lsls	r2, r2, #2
 800b96a:	300c      	adds	r0, #12
 800b96c:	f7fd f879 	bl	8008a62 <memcpy>
 800b970:	4621      	mov	r1, r4
 800b972:	ee18 0a10 	vmov	r0, s16
 800b976:	f000 f9c9 	bl	800bd0c <_Bfree>
 800b97a:	464c      	mov	r4, r9
 800b97c:	6923      	ldr	r3, [r4, #16]
 800b97e:	1c5a      	adds	r2, r3, #1
 800b980:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b984:	6122      	str	r2, [r4, #16]
 800b986:	2201      	movs	r2, #1
 800b988:	615a      	str	r2, [r3, #20]
 800b98a:	e7bb      	b.n	800b904 <__gethex+0x3c8>
 800b98c:	6922      	ldr	r2, [r4, #16]
 800b98e:	455a      	cmp	r2, fp
 800b990:	dd0b      	ble.n	800b9aa <__gethex+0x46e>
 800b992:	2101      	movs	r1, #1
 800b994:	4620      	mov	r0, r4
 800b996:	f7ff fd69 	bl	800b46c <rshift>
 800b99a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b99e:	3501      	adds	r5, #1
 800b9a0:	42ab      	cmp	r3, r5
 800b9a2:	f6ff aed0 	blt.w	800b746 <__gethex+0x20a>
 800b9a6:	2701      	movs	r7, #1
 800b9a8:	e7c0      	b.n	800b92c <__gethex+0x3f0>
 800b9aa:	f016 061f 	ands.w	r6, r6, #31
 800b9ae:	d0fa      	beq.n	800b9a6 <__gethex+0x46a>
 800b9b0:	449a      	add	sl, r3
 800b9b2:	f1c6 0620 	rsb	r6, r6, #32
 800b9b6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b9ba:	f000 fa5d 	bl	800be78 <__hi0bits>
 800b9be:	42b0      	cmp	r0, r6
 800b9c0:	dbe7      	blt.n	800b992 <__gethex+0x456>
 800b9c2:	e7f0      	b.n	800b9a6 <__gethex+0x46a>
 800b9c4:	0800f90c 	.word	0x0800f90c

0800b9c8 <L_shift>:
 800b9c8:	f1c2 0208 	rsb	r2, r2, #8
 800b9cc:	0092      	lsls	r2, r2, #2
 800b9ce:	b570      	push	{r4, r5, r6, lr}
 800b9d0:	f1c2 0620 	rsb	r6, r2, #32
 800b9d4:	6843      	ldr	r3, [r0, #4]
 800b9d6:	6804      	ldr	r4, [r0, #0]
 800b9d8:	fa03 f506 	lsl.w	r5, r3, r6
 800b9dc:	432c      	orrs	r4, r5
 800b9de:	40d3      	lsrs	r3, r2
 800b9e0:	6004      	str	r4, [r0, #0]
 800b9e2:	f840 3f04 	str.w	r3, [r0, #4]!
 800b9e6:	4288      	cmp	r0, r1
 800b9e8:	d3f4      	bcc.n	800b9d4 <L_shift+0xc>
 800b9ea:	bd70      	pop	{r4, r5, r6, pc}

0800b9ec <__match>:
 800b9ec:	b530      	push	{r4, r5, lr}
 800b9ee:	6803      	ldr	r3, [r0, #0]
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9f6:	b914      	cbnz	r4, 800b9fe <__match+0x12>
 800b9f8:	6003      	str	r3, [r0, #0]
 800b9fa:	2001      	movs	r0, #1
 800b9fc:	bd30      	pop	{r4, r5, pc}
 800b9fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba02:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ba06:	2d19      	cmp	r5, #25
 800ba08:	bf98      	it	ls
 800ba0a:	3220      	addls	r2, #32
 800ba0c:	42a2      	cmp	r2, r4
 800ba0e:	d0f0      	beq.n	800b9f2 <__match+0x6>
 800ba10:	2000      	movs	r0, #0
 800ba12:	e7f3      	b.n	800b9fc <__match+0x10>

0800ba14 <__hexnan>:
 800ba14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba18:	680b      	ldr	r3, [r1, #0]
 800ba1a:	6801      	ldr	r1, [r0, #0]
 800ba1c:	115e      	asrs	r6, r3, #5
 800ba1e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ba22:	f013 031f 	ands.w	r3, r3, #31
 800ba26:	b087      	sub	sp, #28
 800ba28:	bf18      	it	ne
 800ba2a:	3604      	addne	r6, #4
 800ba2c:	2500      	movs	r5, #0
 800ba2e:	1f37      	subs	r7, r6, #4
 800ba30:	4682      	mov	sl, r0
 800ba32:	4690      	mov	r8, r2
 800ba34:	9301      	str	r3, [sp, #4]
 800ba36:	f846 5c04 	str.w	r5, [r6, #-4]
 800ba3a:	46b9      	mov	r9, r7
 800ba3c:	463c      	mov	r4, r7
 800ba3e:	9502      	str	r5, [sp, #8]
 800ba40:	46ab      	mov	fp, r5
 800ba42:	784a      	ldrb	r2, [r1, #1]
 800ba44:	1c4b      	adds	r3, r1, #1
 800ba46:	9303      	str	r3, [sp, #12]
 800ba48:	b342      	cbz	r2, 800ba9c <__hexnan+0x88>
 800ba4a:	4610      	mov	r0, r2
 800ba4c:	9105      	str	r1, [sp, #20]
 800ba4e:	9204      	str	r2, [sp, #16]
 800ba50:	f7ff fd5e 	bl	800b510 <__hexdig_fun>
 800ba54:	2800      	cmp	r0, #0
 800ba56:	d14f      	bne.n	800baf8 <__hexnan+0xe4>
 800ba58:	9a04      	ldr	r2, [sp, #16]
 800ba5a:	9905      	ldr	r1, [sp, #20]
 800ba5c:	2a20      	cmp	r2, #32
 800ba5e:	d818      	bhi.n	800ba92 <__hexnan+0x7e>
 800ba60:	9b02      	ldr	r3, [sp, #8]
 800ba62:	459b      	cmp	fp, r3
 800ba64:	dd13      	ble.n	800ba8e <__hexnan+0x7a>
 800ba66:	454c      	cmp	r4, r9
 800ba68:	d206      	bcs.n	800ba78 <__hexnan+0x64>
 800ba6a:	2d07      	cmp	r5, #7
 800ba6c:	dc04      	bgt.n	800ba78 <__hexnan+0x64>
 800ba6e:	462a      	mov	r2, r5
 800ba70:	4649      	mov	r1, r9
 800ba72:	4620      	mov	r0, r4
 800ba74:	f7ff ffa8 	bl	800b9c8 <L_shift>
 800ba78:	4544      	cmp	r4, r8
 800ba7a:	d950      	bls.n	800bb1e <__hexnan+0x10a>
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	f1a4 0904 	sub.w	r9, r4, #4
 800ba82:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba86:	f8cd b008 	str.w	fp, [sp, #8]
 800ba8a:	464c      	mov	r4, r9
 800ba8c:	461d      	mov	r5, r3
 800ba8e:	9903      	ldr	r1, [sp, #12]
 800ba90:	e7d7      	b.n	800ba42 <__hexnan+0x2e>
 800ba92:	2a29      	cmp	r2, #41	; 0x29
 800ba94:	d156      	bne.n	800bb44 <__hexnan+0x130>
 800ba96:	3102      	adds	r1, #2
 800ba98:	f8ca 1000 	str.w	r1, [sl]
 800ba9c:	f1bb 0f00 	cmp.w	fp, #0
 800baa0:	d050      	beq.n	800bb44 <__hexnan+0x130>
 800baa2:	454c      	cmp	r4, r9
 800baa4:	d206      	bcs.n	800bab4 <__hexnan+0xa0>
 800baa6:	2d07      	cmp	r5, #7
 800baa8:	dc04      	bgt.n	800bab4 <__hexnan+0xa0>
 800baaa:	462a      	mov	r2, r5
 800baac:	4649      	mov	r1, r9
 800baae:	4620      	mov	r0, r4
 800bab0:	f7ff ff8a 	bl	800b9c8 <L_shift>
 800bab4:	4544      	cmp	r4, r8
 800bab6:	d934      	bls.n	800bb22 <__hexnan+0x10e>
 800bab8:	f1a8 0204 	sub.w	r2, r8, #4
 800babc:	4623      	mov	r3, r4
 800babe:	f853 1b04 	ldr.w	r1, [r3], #4
 800bac2:	f842 1f04 	str.w	r1, [r2, #4]!
 800bac6:	429f      	cmp	r7, r3
 800bac8:	d2f9      	bcs.n	800babe <__hexnan+0xaa>
 800baca:	1b3b      	subs	r3, r7, r4
 800bacc:	f023 0303 	bic.w	r3, r3, #3
 800bad0:	3304      	adds	r3, #4
 800bad2:	3401      	adds	r4, #1
 800bad4:	3e03      	subs	r6, #3
 800bad6:	42b4      	cmp	r4, r6
 800bad8:	bf88      	it	hi
 800bada:	2304      	movhi	r3, #4
 800badc:	4443      	add	r3, r8
 800bade:	2200      	movs	r2, #0
 800bae0:	f843 2b04 	str.w	r2, [r3], #4
 800bae4:	429f      	cmp	r7, r3
 800bae6:	d2fb      	bcs.n	800bae0 <__hexnan+0xcc>
 800bae8:	683b      	ldr	r3, [r7, #0]
 800baea:	b91b      	cbnz	r3, 800baf4 <__hexnan+0xe0>
 800baec:	4547      	cmp	r7, r8
 800baee:	d127      	bne.n	800bb40 <__hexnan+0x12c>
 800baf0:	2301      	movs	r3, #1
 800baf2:	603b      	str	r3, [r7, #0]
 800baf4:	2005      	movs	r0, #5
 800baf6:	e026      	b.n	800bb46 <__hexnan+0x132>
 800baf8:	3501      	adds	r5, #1
 800bafa:	2d08      	cmp	r5, #8
 800bafc:	f10b 0b01 	add.w	fp, fp, #1
 800bb00:	dd06      	ble.n	800bb10 <__hexnan+0xfc>
 800bb02:	4544      	cmp	r4, r8
 800bb04:	d9c3      	bls.n	800ba8e <__hexnan+0x7a>
 800bb06:	2300      	movs	r3, #0
 800bb08:	f844 3c04 	str.w	r3, [r4, #-4]
 800bb0c:	2501      	movs	r5, #1
 800bb0e:	3c04      	subs	r4, #4
 800bb10:	6822      	ldr	r2, [r4, #0]
 800bb12:	f000 000f 	and.w	r0, r0, #15
 800bb16:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800bb1a:	6022      	str	r2, [r4, #0]
 800bb1c:	e7b7      	b.n	800ba8e <__hexnan+0x7a>
 800bb1e:	2508      	movs	r5, #8
 800bb20:	e7b5      	b.n	800ba8e <__hexnan+0x7a>
 800bb22:	9b01      	ldr	r3, [sp, #4]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d0df      	beq.n	800bae8 <__hexnan+0xd4>
 800bb28:	f04f 32ff 	mov.w	r2, #4294967295
 800bb2c:	f1c3 0320 	rsb	r3, r3, #32
 800bb30:	fa22 f303 	lsr.w	r3, r2, r3
 800bb34:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bb38:	401a      	ands	r2, r3
 800bb3a:	f846 2c04 	str.w	r2, [r6, #-4]
 800bb3e:	e7d3      	b.n	800bae8 <__hexnan+0xd4>
 800bb40:	3f04      	subs	r7, #4
 800bb42:	e7d1      	b.n	800bae8 <__hexnan+0xd4>
 800bb44:	2004      	movs	r0, #4
 800bb46:	b007      	add	sp, #28
 800bb48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bb4c <_localeconv_r>:
 800bb4c:	4800      	ldr	r0, [pc, #0]	; (800bb50 <_localeconv_r+0x4>)
 800bb4e:	4770      	bx	lr
 800bb50:	200001a0 	.word	0x200001a0

0800bb54 <_lseek_r>:
 800bb54:	b538      	push	{r3, r4, r5, lr}
 800bb56:	4d07      	ldr	r5, [pc, #28]	; (800bb74 <_lseek_r+0x20>)
 800bb58:	4604      	mov	r4, r0
 800bb5a:	4608      	mov	r0, r1
 800bb5c:	4611      	mov	r1, r2
 800bb5e:	2200      	movs	r2, #0
 800bb60:	602a      	str	r2, [r5, #0]
 800bb62:	461a      	mov	r2, r3
 800bb64:	f7f7 f8ee 	bl	8002d44 <_lseek>
 800bb68:	1c43      	adds	r3, r0, #1
 800bb6a:	d102      	bne.n	800bb72 <_lseek_r+0x1e>
 800bb6c:	682b      	ldr	r3, [r5, #0]
 800bb6e:	b103      	cbz	r3, 800bb72 <_lseek_r+0x1e>
 800bb70:	6023      	str	r3, [r4, #0]
 800bb72:	bd38      	pop	{r3, r4, r5, pc}
 800bb74:	20004620 	.word	0x20004620

0800bb78 <__swhatbuf_r>:
 800bb78:	b570      	push	{r4, r5, r6, lr}
 800bb7a:	460e      	mov	r6, r1
 800bb7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb80:	2900      	cmp	r1, #0
 800bb82:	b096      	sub	sp, #88	; 0x58
 800bb84:	4614      	mov	r4, r2
 800bb86:	461d      	mov	r5, r3
 800bb88:	da07      	bge.n	800bb9a <__swhatbuf_r+0x22>
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	602b      	str	r3, [r5, #0]
 800bb8e:	89b3      	ldrh	r3, [r6, #12]
 800bb90:	061a      	lsls	r2, r3, #24
 800bb92:	d410      	bmi.n	800bbb6 <__swhatbuf_r+0x3e>
 800bb94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb98:	e00e      	b.n	800bbb8 <__swhatbuf_r+0x40>
 800bb9a:	466a      	mov	r2, sp
 800bb9c:	f000 ff54 	bl	800ca48 <_fstat_r>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	dbf2      	blt.n	800bb8a <__swhatbuf_r+0x12>
 800bba4:	9a01      	ldr	r2, [sp, #4]
 800bba6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bbaa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bbae:	425a      	negs	r2, r3
 800bbb0:	415a      	adcs	r2, r3
 800bbb2:	602a      	str	r2, [r5, #0]
 800bbb4:	e7ee      	b.n	800bb94 <__swhatbuf_r+0x1c>
 800bbb6:	2340      	movs	r3, #64	; 0x40
 800bbb8:	2000      	movs	r0, #0
 800bbba:	6023      	str	r3, [r4, #0]
 800bbbc:	b016      	add	sp, #88	; 0x58
 800bbbe:	bd70      	pop	{r4, r5, r6, pc}

0800bbc0 <__smakebuf_r>:
 800bbc0:	898b      	ldrh	r3, [r1, #12]
 800bbc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bbc4:	079d      	lsls	r5, r3, #30
 800bbc6:	4606      	mov	r6, r0
 800bbc8:	460c      	mov	r4, r1
 800bbca:	d507      	bpl.n	800bbdc <__smakebuf_r+0x1c>
 800bbcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bbd0:	6023      	str	r3, [r4, #0]
 800bbd2:	6123      	str	r3, [r4, #16]
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	6163      	str	r3, [r4, #20]
 800bbd8:	b002      	add	sp, #8
 800bbda:	bd70      	pop	{r4, r5, r6, pc}
 800bbdc:	ab01      	add	r3, sp, #4
 800bbde:	466a      	mov	r2, sp
 800bbe0:	f7ff ffca 	bl	800bb78 <__swhatbuf_r>
 800bbe4:	9900      	ldr	r1, [sp, #0]
 800bbe6:	4605      	mov	r5, r0
 800bbe8:	4630      	mov	r0, r6
 800bbea:	f7fc ff51 	bl	8008a90 <_malloc_r>
 800bbee:	b948      	cbnz	r0, 800bc04 <__smakebuf_r+0x44>
 800bbf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbf4:	059a      	lsls	r2, r3, #22
 800bbf6:	d4ef      	bmi.n	800bbd8 <__smakebuf_r+0x18>
 800bbf8:	f023 0303 	bic.w	r3, r3, #3
 800bbfc:	f043 0302 	orr.w	r3, r3, #2
 800bc00:	81a3      	strh	r3, [r4, #12]
 800bc02:	e7e3      	b.n	800bbcc <__smakebuf_r+0xc>
 800bc04:	4b0d      	ldr	r3, [pc, #52]	; (800bc3c <__smakebuf_r+0x7c>)
 800bc06:	62b3      	str	r3, [r6, #40]	; 0x28
 800bc08:	89a3      	ldrh	r3, [r4, #12]
 800bc0a:	6020      	str	r0, [r4, #0]
 800bc0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc10:	81a3      	strh	r3, [r4, #12]
 800bc12:	9b00      	ldr	r3, [sp, #0]
 800bc14:	6163      	str	r3, [r4, #20]
 800bc16:	9b01      	ldr	r3, [sp, #4]
 800bc18:	6120      	str	r0, [r4, #16]
 800bc1a:	b15b      	cbz	r3, 800bc34 <__smakebuf_r+0x74>
 800bc1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc20:	4630      	mov	r0, r6
 800bc22:	f000 ff23 	bl	800ca6c <_isatty_r>
 800bc26:	b128      	cbz	r0, 800bc34 <__smakebuf_r+0x74>
 800bc28:	89a3      	ldrh	r3, [r4, #12]
 800bc2a:	f023 0303 	bic.w	r3, r3, #3
 800bc2e:	f043 0301 	orr.w	r3, r3, #1
 800bc32:	81a3      	strh	r3, [r4, #12]
 800bc34:	89a0      	ldrh	r0, [r4, #12]
 800bc36:	4305      	orrs	r5, r0
 800bc38:	81a5      	strh	r5, [r4, #12]
 800bc3a:	e7cd      	b.n	800bbd8 <__smakebuf_r+0x18>
 800bc3c:	08008871 	.word	0x08008871

0800bc40 <malloc>:
 800bc40:	4b02      	ldr	r3, [pc, #8]	; (800bc4c <malloc+0xc>)
 800bc42:	4601      	mov	r1, r0
 800bc44:	6818      	ldr	r0, [r3, #0]
 800bc46:	f7fc bf23 	b.w	8008a90 <_malloc_r>
 800bc4a:	bf00      	nop
 800bc4c:	20000048 	.word	0x20000048

0800bc50 <__ascii_mbtowc>:
 800bc50:	b082      	sub	sp, #8
 800bc52:	b901      	cbnz	r1, 800bc56 <__ascii_mbtowc+0x6>
 800bc54:	a901      	add	r1, sp, #4
 800bc56:	b142      	cbz	r2, 800bc6a <__ascii_mbtowc+0x1a>
 800bc58:	b14b      	cbz	r3, 800bc6e <__ascii_mbtowc+0x1e>
 800bc5a:	7813      	ldrb	r3, [r2, #0]
 800bc5c:	600b      	str	r3, [r1, #0]
 800bc5e:	7812      	ldrb	r2, [r2, #0]
 800bc60:	1e10      	subs	r0, r2, #0
 800bc62:	bf18      	it	ne
 800bc64:	2001      	movne	r0, #1
 800bc66:	b002      	add	sp, #8
 800bc68:	4770      	bx	lr
 800bc6a:	4610      	mov	r0, r2
 800bc6c:	e7fb      	b.n	800bc66 <__ascii_mbtowc+0x16>
 800bc6e:	f06f 0001 	mvn.w	r0, #1
 800bc72:	e7f8      	b.n	800bc66 <__ascii_mbtowc+0x16>

0800bc74 <__malloc_lock>:
 800bc74:	4801      	ldr	r0, [pc, #4]	; (800bc7c <__malloc_lock+0x8>)
 800bc76:	f7fc bef2 	b.w	8008a5e <__retarget_lock_acquire_recursive>
 800bc7a:	bf00      	nop
 800bc7c:	20004618 	.word	0x20004618

0800bc80 <__malloc_unlock>:
 800bc80:	4801      	ldr	r0, [pc, #4]	; (800bc88 <__malloc_unlock+0x8>)
 800bc82:	f7fc beed 	b.w	8008a60 <__retarget_lock_release_recursive>
 800bc86:	bf00      	nop
 800bc88:	20004618 	.word	0x20004618

0800bc8c <_Balloc>:
 800bc8c:	b570      	push	{r4, r5, r6, lr}
 800bc8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bc90:	4604      	mov	r4, r0
 800bc92:	460d      	mov	r5, r1
 800bc94:	b976      	cbnz	r6, 800bcb4 <_Balloc+0x28>
 800bc96:	2010      	movs	r0, #16
 800bc98:	f7ff ffd2 	bl	800bc40 <malloc>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	6260      	str	r0, [r4, #36]	; 0x24
 800bca0:	b920      	cbnz	r0, 800bcac <_Balloc+0x20>
 800bca2:	4b18      	ldr	r3, [pc, #96]	; (800bd04 <_Balloc+0x78>)
 800bca4:	4818      	ldr	r0, [pc, #96]	; (800bd08 <_Balloc+0x7c>)
 800bca6:	2166      	movs	r1, #102	; 0x66
 800bca8:	f000 fe9e 	bl	800c9e8 <__assert_func>
 800bcac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bcb0:	6006      	str	r6, [r0, #0]
 800bcb2:	60c6      	str	r6, [r0, #12]
 800bcb4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bcb6:	68f3      	ldr	r3, [r6, #12]
 800bcb8:	b183      	cbz	r3, 800bcdc <_Balloc+0x50>
 800bcba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcbc:	68db      	ldr	r3, [r3, #12]
 800bcbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bcc2:	b9b8      	cbnz	r0, 800bcf4 <_Balloc+0x68>
 800bcc4:	2101      	movs	r1, #1
 800bcc6:	fa01 f605 	lsl.w	r6, r1, r5
 800bcca:	1d72      	adds	r2, r6, #5
 800bccc:	0092      	lsls	r2, r2, #2
 800bcce:	4620      	mov	r0, r4
 800bcd0:	f000 fc97 	bl	800c602 <_calloc_r>
 800bcd4:	b160      	cbz	r0, 800bcf0 <_Balloc+0x64>
 800bcd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bcda:	e00e      	b.n	800bcfa <_Balloc+0x6e>
 800bcdc:	2221      	movs	r2, #33	; 0x21
 800bcde:	2104      	movs	r1, #4
 800bce0:	4620      	mov	r0, r4
 800bce2:	f000 fc8e 	bl	800c602 <_calloc_r>
 800bce6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bce8:	60f0      	str	r0, [r6, #12]
 800bcea:	68db      	ldr	r3, [r3, #12]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d1e4      	bne.n	800bcba <_Balloc+0x2e>
 800bcf0:	2000      	movs	r0, #0
 800bcf2:	bd70      	pop	{r4, r5, r6, pc}
 800bcf4:	6802      	ldr	r2, [r0, #0]
 800bcf6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bd00:	e7f7      	b.n	800bcf2 <_Balloc+0x66>
 800bd02:	bf00      	nop
 800bd04:	0800f896 	.word	0x0800f896
 800bd08:	0800f99c 	.word	0x0800f99c

0800bd0c <_Bfree>:
 800bd0c:	b570      	push	{r4, r5, r6, lr}
 800bd0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bd10:	4605      	mov	r5, r0
 800bd12:	460c      	mov	r4, r1
 800bd14:	b976      	cbnz	r6, 800bd34 <_Bfree+0x28>
 800bd16:	2010      	movs	r0, #16
 800bd18:	f7ff ff92 	bl	800bc40 <malloc>
 800bd1c:	4602      	mov	r2, r0
 800bd1e:	6268      	str	r0, [r5, #36]	; 0x24
 800bd20:	b920      	cbnz	r0, 800bd2c <_Bfree+0x20>
 800bd22:	4b09      	ldr	r3, [pc, #36]	; (800bd48 <_Bfree+0x3c>)
 800bd24:	4809      	ldr	r0, [pc, #36]	; (800bd4c <_Bfree+0x40>)
 800bd26:	218a      	movs	r1, #138	; 0x8a
 800bd28:	f000 fe5e 	bl	800c9e8 <__assert_func>
 800bd2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bd30:	6006      	str	r6, [r0, #0]
 800bd32:	60c6      	str	r6, [r0, #12]
 800bd34:	b13c      	cbz	r4, 800bd46 <_Bfree+0x3a>
 800bd36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bd38:	6862      	ldr	r2, [r4, #4]
 800bd3a:	68db      	ldr	r3, [r3, #12]
 800bd3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd40:	6021      	str	r1, [r4, #0]
 800bd42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bd46:	bd70      	pop	{r4, r5, r6, pc}
 800bd48:	0800f896 	.word	0x0800f896
 800bd4c:	0800f99c 	.word	0x0800f99c

0800bd50 <__multadd>:
 800bd50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd54:	690e      	ldr	r6, [r1, #16]
 800bd56:	4607      	mov	r7, r0
 800bd58:	4698      	mov	r8, r3
 800bd5a:	460c      	mov	r4, r1
 800bd5c:	f101 0014 	add.w	r0, r1, #20
 800bd60:	2300      	movs	r3, #0
 800bd62:	6805      	ldr	r5, [r0, #0]
 800bd64:	b2a9      	uxth	r1, r5
 800bd66:	fb02 8101 	mla	r1, r2, r1, r8
 800bd6a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800bd6e:	0c2d      	lsrs	r5, r5, #16
 800bd70:	fb02 c505 	mla	r5, r2, r5, ip
 800bd74:	b289      	uxth	r1, r1
 800bd76:	3301      	adds	r3, #1
 800bd78:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800bd7c:	429e      	cmp	r6, r3
 800bd7e:	f840 1b04 	str.w	r1, [r0], #4
 800bd82:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800bd86:	dcec      	bgt.n	800bd62 <__multadd+0x12>
 800bd88:	f1b8 0f00 	cmp.w	r8, #0
 800bd8c:	d022      	beq.n	800bdd4 <__multadd+0x84>
 800bd8e:	68a3      	ldr	r3, [r4, #8]
 800bd90:	42b3      	cmp	r3, r6
 800bd92:	dc19      	bgt.n	800bdc8 <__multadd+0x78>
 800bd94:	6861      	ldr	r1, [r4, #4]
 800bd96:	4638      	mov	r0, r7
 800bd98:	3101      	adds	r1, #1
 800bd9a:	f7ff ff77 	bl	800bc8c <_Balloc>
 800bd9e:	4605      	mov	r5, r0
 800bda0:	b928      	cbnz	r0, 800bdae <__multadd+0x5e>
 800bda2:	4602      	mov	r2, r0
 800bda4:	4b0d      	ldr	r3, [pc, #52]	; (800bddc <__multadd+0x8c>)
 800bda6:	480e      	ldr	r0, [pc, #56]	; (800bde0 <__multadd+0x90>)
 800bda8:	21b5      	movs	r1, #181	; 0xb5
 800bdaa:	f000 fe1d 	bl	800c9e8 <__assert_func>
 800bdae:	6922      	ldr	r2, [r4, #16]
 800bdb0:	3202      	adds	r2, #2
 800bdb2:	f104 010c 	add.w	r1, r4, #12
 800bdb6:	0092      	lsls	r2, r2, #2
 800bdb8:	300c      	adds	r0, #12
 800bdba:	f7fc fe52 	bl	8008a62 <memcpy>
 800bdbe:	4621      	mov	r1, r4
 800bdc0:	4638      	mov	r0, r7
 800bdc2:	f7ff ffa3 	bl	800bd0c <_Bfree>
 800bdc6:	462c      	mov	r4, r5
 800bdc8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800bdcc:	3601      	adds	r6, #1
 800bdce:	f8c3 8014 	str.w	r8, [r3, #20]
 800bdd2:	6126      	str	r6, [r4, #16]
 800bdd4:	4620      	mov	r0, r4
 800bdd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdda:	bf00      	nop
 800bddc:	0800f90c 	.word	0x0800f90c
 800bde0:	0800f99c 	.word	0x0800f99c

0800bde4 <__s2b>:
 800bde4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bde8:	460c      	mov	r4, r1
 800bdea:	4615      	mov	r5, r2
 800bdec:	461f      	mov	r7, r3
 800bdee:	2209      	movs	r2, #9
 800bdf0:	3308      	adds	r3, #8
 800bdf2:	4606      	mov	r6, r0
 800bdf4:	fb93 f3f2 	sdiv	r3, r3, r2
 800bdf8:	2100      	movs	r1, #0
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	429a      	cmp	r2, r3
 800bdfe:	db09      	blt.n	800be14 <__s2b+0x30>
 800be00:	4630      	mov	r0, r6
 800be02:	f7ff ff43 	bl	800bc8c <_Balloc>
 800be06:	b940      	cbnz	r0, 800be1a <__s2b+0x36>
 800be08:	4602      	mov	r2, r0
 800be0a:	4b19      	ldr	r3, [pc, #100]	; (800be70 <__s2b+0x8c>)
 800be0c:	4819      	ldr	r0, [pc, #100]	; (800be74 <__s2b+0x90>)
 800be0e:	21ce      	movs	r1, #206	; 0xce
 800be10:	f000 fdea 	bl	800c9e8 <__assert_func>
 800be14:	0052      	lsls	r2, r2, #1
 800be16:	3101      	adds	r1, #1
 800be18:	e7f0      	b.n	800bdfc <__s2b+0x18>
 800be1a:	9b08      	ldr	r3, [sp, #32]
 800be1c:	6143      	str	r3, [r0, #20]
 800be1e:	2d09      	cmp	r5, #9
 800be20:	f04f 0301 	mov.w	r3, #1
 800be24:	6103      	str	r3, [r0, #16]
 800be26:	dd16      	ble.n	800be56 <__s2b+0x72>
 800be28:	f104 0909 	add.w	r9, r4, #9
 800be2c:	46c8      	mov	r8, r9
 800be2e:	442c      	add	r4, r5
 800be30:	f818 3b01 	ldrb.w	r3, [r8], #1
 800be34:	4601      	mov	r1, r0
 800be36:	3b30      	subs	r3, #48	; 0x30
 800be38:	220a      	movs	r2, #10
 800be3a:	4630      	mov	r0, r6
 800be3c:	f7ff ff88 	bl	800bd50 <__multadd>
 800be40:	45a0      	cmp	r8, r4
 800be42:	d1f5      	bne.n	800be30 <__s2b+0x4c>
 800be44:	f1a5 0408 	sub.w	r4, r5, #8
 800be48:	444c      	add	r4, r9
 800be4a:	1b2d      	subs	r5, r5, r4
 800be4c:	1963      	adds	r3, r4, r5
 800be4e:	42bb      	cmp	r3, r7
 800be50:	db04      	blt.n	800be5c <__s2b+0x78>
 800be52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be56:	340a      	adds	r4, #10
 800be58:	2509      	movs	r5, #9
 800be5a:	e7f6      	b.n	800be4a <__s2b+0x66>
 800be5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800be60:	4601      	mov	r1, r0
 800be62:	3b30      	subs	r3, #48	; 0x30
 800be64:	220a      	movs	r2, #10
 800be66:	4630      	mov	r0, r6
 800be68:	f7ff ff72 	bl	800bd50 <__multadd>
 800be6c:	e7ee      	b.n	800be4c <__s2b+0x68>
 800be6e:	bf00      	nop
 800be70:	0800f90c 	.word	0x0800f90c
 800be74:	0800f99c 	.word	0x0800f99c

0800be78 <__hi0bits>:
 800be78:	0c03      	lsrs	r3, r0, #16
 800be7a:	041b      	lsls	r3, r3, #16
 800be7c:	b9d3      	cbnz	r3, 800beb4 <__hi0bits+0x3c>
 800be7e:	0400      	lsls	r0, r0, #16
 800be80:	2310      	movs	r3, #16
 800be82:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800be86:	bf04      	itt	eq
 800be88:	0200      	lsleq	r0, r0, #8
 800be8a:	3308      	addeq	r3, #8
 800be8c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800be90:	bf04      	itt	eq
 800be92:	0100      	lsleq	r0, r0, #4
 800be94:	3304      	addeq	r3, #4
 800be96:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800be9a:	bf04      	itt	eq
 800be9c:	0080      	lsleq	r0, r0, #2
 800be9e:	3302      	addeq	r3, #2
 800bea0:	2800      	cmp	r0, #0
 800bea2:	db05      	blt.n	800beb0 <__hi0bits+0x38>
 800bea4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bea8:	f103 0301 	add.w	r3, r3, #1
 800beac:	bf08      	it	eq
 800beae:	2320      	moveq	r3, #32
 800beb0:	4618      	mov	r0, r3
 800beb2:	4770      	bx	lr
 800beb4:	2300      	movs	r3, #0
 800beb6:	e7e4      	b.n	800be82 <__hi0bits+0xa>

0800beb8 <__lo0bits>:
 800beb8:	6803      	ldr	r3, [r0, #0]
 800beba:	f013 0207 	ands.w	r2, r3, #7
 800bebe:	4601      	mov	r1, r0
 800bec0:	d00b      	beq.n	800beda <__lo0bits+0x22>
 800bec2:	07da      	lsls	r2, r3, #31
 800bec4:	d424      	bmi.n	800bf10 <__lo0bits+0x58>
 800bec6:	0798      	lsls	r0, r3, #30
 800bec8:	bf49      	itett	mi
 800beca:	085b      	lsrmi	r3, r3, #1
 800becc:	089b      	lsrpl	r3, r3, #2
 800bece:	2001      	movmi	r0, #1
 800bed0:	600b      	strmi	r3, [r1, #0]
 800bed2:	bf5c      	itt	pl
 800bed4:	600b      	strpl	r3, [r1, #0]
 800bed6:	2002      	movpl	r0, #2
 800bed8:	4770      	bx	lr
 800beda:	b298      	uxth	r0, r3
 800bedc:	b9b0      	cbnz	r0, 800bf0c <__lo0bits+0x54>
 800bede:	0c1b      	lsrs	r3, r3, #16
 800bee0:	2010      	movs	r0, #16
 800bee2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bee6:	bf04      	itt	eq
 800bee8:	0a1b      	lsreq	r3, r3, #8
 800beea:	3008      	addeq	r0, #8
 800beec:	071a      	lsls	r2, r3, #28
 800beee:	bf04      	itt	eq
 800bef0:	091b      	lsreq	r3, r3, #4
 800bef2:	3004      	addeq	r0, #4
 800bef4:	079a      	lsls	r2, r3, #30
 800bef6:	bf04      	itt	eq
 800bef8:	089b      	lsreq	r3, r3, #2
 800befa:	3002      	addeq	r0, #2
 800befc:	07da      	lsls	r2, r3, #31
 800befe:	d403      	bmi.n	800bf08 <__lo0bits+0x50>
 800bf00:	085b      	lsrs	r3, r3, #1
 800bf02:	f100 0001 	add.w	r0, r0, #1
 800bf06:	d005      	beq.n	800bf14 <__lo0bits+0x5c>
 800bf08:	600b      	str	r3, [r1, #0]
 800bf0a:	4770      	bx	lr
 800bf0c:	4610      	mov	r0, r2
 800bf0e:	e7e8      	b.n	800bee2 <__lo0bits+0x2a>
 800bf10:	2000      	movs	r0, #0
 800bf12:	4770      	bx	lr
 800bf14:	2020      	movs	r0, #32
 800bf16:	4770      	bx	lr

0800bf18 <__i2b>:
 800bf18:	b510      	push	{r4, lr}
 800bf1a:	460c      	mov	r4, r1
 800bf1c:	2101      	movs	r1, #1
 800bf1e:	f7ff feb5 	bl	800bc8c <_Balloc>
 800bf22:	4602      	mov	r2, r0
 800bf24:	b928      	cbnz	r0, 800bf32 <__i2b+0x1a>
 800bf26:	4b05      	ldr	r3, [pc, #20]	; (800bf3c <__i2b+0x24>)
 800bf28:	4805      	ldr	r0, [pc, #20]	; (800bf40 <__i2b+0x28>)
 800bf2a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bf2e:	f000 fd5b 	bl	800c9e8 <__assert_func>
 800bf32:	2301      	movs	r3, #1
 800bf34:	6144      	str	r4, [r0, #20]
 800bf36:	6103      	str	r3, [r0, #16]
 800bf38:	bd10      	pop	{r4, pc}
 800bf3a:	bf00      	nop
 800bf3c:	0800f90c 	.word	0x0800f90c
 800bf40:	0800f99c 	.word	0x0800f99c

0800bf44 <__multiply>:
 800bf44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf48:	4614      	mov	r4, r2
 800bf4a:	690a      	ldr	r2, [r1, #16]
 800bf4c:	6923      	ldr	r3, [r4, #16]
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	bfb8      	it	lt
 800bf52:	460b      	movlt	r3, r1
 800bf54:	460d      	mov	r5, r1
 800bf56:	bfbc      	itt	lt
 800bf58:	4625      	movlt	r5, r4
 800bf5a:	461c      	movlt	r4, r3
 800bf5c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800bf60:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bf64:	68ab      	ldr	r3, [r5, #8]
 800bf66:	6869      	ldr	r1, [r5, #4]
 800bf68:	eb0a 0709 	add.w	r7, sl, r9
 800bf6c:	42bb      	cmp	r3, r7
 800bf6e:	b085      	sub	sp, #20
 800bf70:	bfb8      	it	lt
 800bf72:	3101      	addlt	r1, #1
 800bf74:	f7ff fe8a 	bl	800bc8c <_Balloc>
 800bf78:	b930      	cbnz	r0, 800bf88 <__multiply+0x44>
 800bf7a:	4602      	mov	r2, r0
 800bf7c:	4b42      	ldr	r3, [pc, #264]	; (800c088 <__multiply+0x144>)
 800bf7e:	4843      	ldr	r0, [pc, #268]	; (800c08c <__multiply+0x148>)
 800bf80:	f240 115d 	movw	r1, #349	; 0x15d
 800bf84:	f000 fd30 	bl	800c9e8 <__assert_func>
 800bf88:	f100 0614 	add.w	r6, r0, #20
 800bf8c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bf90:	4633      	mov	r3, r6
 800bf92:	2200      	movs	r2, #0
 800bf94:	4543      	cmp	r3, r8
 800bf96:	d31e      	bcc.n	800bfd6 <__multiply+0x92>
 800bf98:	f105 0c14 	add.w	ip, r5, #20
 800bf9c:	f104 0314 	add.w	r3, r4, #20
 800bfa0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bfa4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800bfa8:	9202      	str	r2, [sp, #8]
 800bfaa:	ebac 0205 	sub.w	r2, ip, r5
 800bfae:	3a15      	subs	r2, #21
 800bfb0:	f022 0203 	bic.w	r2, r2, #3
 800bfb4:	3204      	adds	r2, #4
 800bfb6:	f105 0115 	add.w	r1, r5, #21
 800bfba:	458c      	cmp	ip, r1
 800bfbc:	bf38      	it	cc
 800bfbe:	2204      	movcc	r2, #4
 800bfc0:	9201      	str	r2, [sp, #4]
 800bfc2:	9a02      	ldr	r2, [sp, #8]
 800bfc4:	9303      	str	r3, [sp, #12]
 800bfc6:	429a      	cmp	r2, r3
 800bfc8:	d808      	bhi.n	800bfdc <__multiply+0x98>
 800bfca:	2f00      	cmp	r7, #0
 800bfcc:	dc55      	bgt.n	800c07a <__multiply+0x136>
 800bfce:	6107      	str	r7, [r0, #16]
 800bfd0:	b005      	add	sp, #20
 800bfd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd6:	f843 2b04 	str.w	r2, [r3], #4
 800bfda:	e7db      	b.n	800bf94 <__multiply+0x50>
 800bfdc:	f8b3 a000 	ldrh.w	sl, [r3]
 800bfe0:	f1ba 0f00 	cmp.w	sl, #0
 800bfe4:	d020      	beq.n	800c028 <__multiply+0xe4>
 800bfe6:	f105 0e14 	add.w	lr, r5, #20
 800bfea:	46b1      	mov	r9, r6
 800bfec:	2200      	movs	r2, #0
 800bfee:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bff2:	f8d9 b000 	ldr.w	fp, [r9]
 800bff6:	b2a1      	uxth	r1, r4
 800bff8:	fa1f fb8b 	uxth.w	fp, fp
 800bffc:	fb0a b101 	mla	r1, sl, r1, fp
 800c000:	4411      	add	r1, r2
 800c002:	f8d9 2000 	ldr.w	r2, [r9]
 800c006:	0c24      	lsrs	r4, r4, #16
 800c008:	0c12      	lsrs	r2, r2, #16
 800c00a:	fb0a 2404 	mla	r4, sl, r4, r2
 800c00e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c012:	b289      	uxth	r1, r1
 800c014:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c018:	45f4      	cmp	ip, lr
 800c01a:	f849 1b04 	str.w	r1, [r9], #4
 800c01e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c022:	d8e4      	bhi.n	800bfee <__multiply+0xaa>
 800c024:	9901      	ldr	r1, [sp, #4]
 800c026:	5072      	str	r2, [r6, r1]
 800c028:	9a03      	ldr	r2, [sp, #12]
 800c02a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c02e:	3304      	adds	r3, #4
 800c030:	f1b9 0f00 	cmp.w	r9, #0
 800c034:	d01f      	beq.n	800c076 <__multiply+0x132>
 800c036:	6834      	ldr	r4, [r6, #0]
 800c038:	f105 0114 	add.w	r1, r5, #20
 800c03c:	46b6      	mov	lr, r6
 800c03e:	f04f 0a00 	mov.w	sl, #0
 800c042:	880a      	ldrh	r2, [r1, #0]
 800c044:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c048:	fb09 b202 	mla	r2, r9, r2, fp
 800c04c:	4492      	add	sl, r2
 800c04e:	b2a4      	uxth	r4, r4
 800c050:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c054:	f84e 4b04 	str.w	r4, [lr], #4
 800c058:	f851 4b04 	ldr.w	r4, [r1], #4
 800c05c:	f8be 2000 	ldrh.w	r2, [lr]
 800c060:	0c24      	lsrs	r4, r4, #16
 800c062:	fb09 2404 	mla	r4, r9, r4, r2
 800c066:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c06a:	458c      	cmp	ip, r1
 800c06c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c070:	d8e7      	bhi.n	800c042 <__multiply+0xfe>
 800c072:	9a01      	ldr	r2, [sp, #4]
 800c074:	50b4      	str	r4, [r6, r2]
 800c076:	3604      	adds	r6, #4
 800c078:	e7a3      	b.n	800bfc2 <__multiply+0x7e>
 800c07a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d1a5      	bne.n	800bfce <__multiply+0x8a>
 800c082:	3f01      	subs	r7, #1
 800c084:	e7a1      	b.n	800bfca <__multiply+0x86>
 800c086:	bf00      	nop
 800c088:	0800f90c 	.word	0x0800f90c
 800c08c:	0800f99c 	.word	0x0800f99c

0800c090 <__pow5mult>:
 800c090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c094:	4615      	mov	r5, r2
 800c096:	f012 0203 	ands.w	r2, r2, #3
 800c09a:	4606      	mov	r6, r0
 800c09c:	460f      	mov	r7, r1
 800c09e:	d007      	beq.n	800c0b0 <__pow5mult+0x20>
 800c0a0:	4c25      	ldr	r4, [pc, #148]	; (800c138 <__pow5mult+0xa8>)
 800c0a2:	3a01      	subs	r2, #1
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c0aa:	f7ff fe51 	bl	800bd50 <__multadd>
 800c0ae:	4607      	mov	r7, r0
 800c0b0:	10ad      	asrs	r5, r5, #2
 800c0b2:	d03d      	beq.n	800c130 <__pow5mult+0xa0>
 800c0b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c0b6:	b97c      	cbnz	r4, 800c0d8 <__pow5mult+0x48>
 800c0b8:	2010      	movs	r0, #16
 800c0ba:	f7ff fdc1 	bl	800bc40 <malloc>
 800c0be:	4602      	mov	r2, r0
 800c0c0:	6270      	str	r0, [r6, #36]	; 0x24
 800c0c2:	b928      	cbnz	r0, 800c0d0 <__pow5mult+0x40>
 800c0c4:	4b1d      	ldr	r3, [pc, #116]	; (800c13c <__pow5mult+0xac>)
 800c0c6:	481e      	ldr	r0, [pc, #120]	; (800c140 <__pow5mult+0xb0>)
 800c0c8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c0cc:	f000 fc8c 	bl	800c9e8 <__assert_func>
 800c0d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c0d4:	6004      	str	r4, [r0, #0]
 800c0d6:	60c4      	str	r4, [r0, #12]
 800c0d8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c0dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c0e0:	b94c      	cbnz	r4, 800c0f6 <__pow5mult+0x66>
 800c0e2:	f240 2171 	movw	r1, #625	; 0x271
 800c0e6:	4630      	mov	r0, r6
 800c0e8:	f7ff ff16 	bl	800bf18 <__i2b>
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800c0f2:	4604      	mov	r4, r0
 800c0f4:	6003      	str	r3, [r0, #0]
 800c0f6:	f04f 0900 	mov.w	r9, #0
 800c0fa:	07eb      	lsls	r3, r5, #31
 800c0fc:	d50a      	bpl.n	800c114 <__pow5mult+0x84>
 800c0fe:	4639      	mov	r1, r7
 800c100:	4622      	mov	r2, r4
 800c102:	4630      	mov	r0, r6
 800c104:	f7ff ff1e 	bl	800bf44 <__multiply>
 800c108:	4639      	mov	r1, r7
 800c10a:	4680      	mov	r8, r0
 800c10c:	4630      	mov	r0, r6
 800c10e:	f7ff fdfd 	bl	800bd0c <_Bfree>
 800c112:	4647      	mov	r7, r8
 800c114:	106d      	asrs	r5, r5, #1
 800c116:	d00b      	beq.n	800c130 <__pow5mult+0xa0>
 800c118:	6820      	ldr	r0, [r4, #0]
 800c11a:	b938      	cbnz	r0, 800c12c <__pow5mult+0x9c>
 800c11c:	4622      	mov	r2, r4
 800c11e:	4621      	mov	r1, r4
 800c120:	4630      	mov	r0, r6
 800c122:	f7ff ff0f 	bl	800bf44 <__multiply>
 800c126:	6020      	str	r0, [r4, #0]
 800c128:	f8c0 9000 	str.w	r9, [r0]
 800c12c:	4604      	mov	r4, r0
 800c12e:	e7e4      	b.n	800c0fa <__pow5mult+0x6a>
 800c130:	4638      	mov	r0, r7
 800c132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c136:	bf00      	nop
 800c138:	0800faf0 	.word	0x0800faf0
 800c13c:	0800f896 	.word	0x0800f896
 800c140:	0800f99c 	.word	0x0800f99c

0800c144 <__lshift>:
 800c144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c148:	460c      	mov	r4, r1
 800c14a:	6849      	ldr	r1, [r1, #4]
 800c14c:	6923      	ldr	r3, [r4, #16]
 800c14e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c152:	68a3      	ldr	r3, [r4, #8]
 800c154:	4607      	mov	r7, r0
 800c156:	4691      	mov	r9, r2
 800c158:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c15c:	f108 0601 	add.w	r6, r8, #1
 800c160:	42b3      	cmp	r3, r6
 800c162:	db0b      	blt.n	800c17c <__lshift+0x38>
 800c164:	4638      	mov	r0, r7
 800c166:	f7ff fd91 	bl	800bc8c <_Balloc>
 800c16a:	4605      	mov	r5, r0
 800c16c:	b948      	cbnz	r0, 800c182 <__lshift+0x3e>
 800c16e:	4602      	mov	r2, r0
 800c170:	4b28      	ldr	r3, [pc, #160]	; (800c214 <__lshift+0xd0>)
 800c172:	4829      	ldr	r0, [pc, #164]	; (800c218 <__lshift+0xd4>)
 800c174:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c178:	f000 fc36 	bl	800c9e8 <__assert_func>
 800c17c:	3101      	adds	r1, #1
 800c17e:	005b      	lsls	r3, r3, #1
 800c180:	e7ee      	b.n	800c160 <__lshift+0x1c>
 800c182:	2300      	movs	r3, #0
 800c184:	f100 0114 	add.w	r1, r0, #20
 800c188:	f100 0210 	add.w	r2, r0, #16
 800c18c:	4618      	mov	r0, r3
 800c18e:	4553      	cmp	r3, sl
 800c190:	db33      	blt.n	800c1fa <__lshift+0xb6>
 800c192:	6920      	ldr	r0, [r4, #16]
 800c194:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c198:	f104 0314 	add.w	r3, r4, #20
 800c19c:	f019 091f 	ands.w	r9, r9, #31
 800c1a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c1a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c1a8:	d02b      	beq.n	800c202 <__lshift+0xbe>
 800c1aa:	f1c9 0e20 	rsb	lr, r9, #32
 800c1ae:	468a      	mov	sl, r1
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	6818      	ldr	r0, [r3, #0]
 800c1b4:	fa00 f009 	lsl.w	r0, r0, r9
 800c1b8:	4302      	orrs	r2, r0
 800c1ba:	f84a 2b04 	str.w	r2, [sl], #4
 800c1be:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1c2:	459c      	cmp	ip, r3
 800c1c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800c1c8:	d8f3      	bhi.n	800c1b2 <__lshift+0x6e>
 800c1ca:	ebac 0304 	sub.w	r3, ip, r4
 800c1ce:	3b15      	subs	r3, #21
 800c1d0:	f023 0303 	bic.w	r3, r3, #3
 800c1d4:	3304      	adds	r3, #4
 800c1d6:	f104 0015 	add.w	r0, r4, #21
 800c1da:	4584      	cmp	ip, r0
 800c1dc:	bf38      	it	cc
 800c1de:	2304      	movcc	r3, #4
 800c1e0:	50ca      	str	r2, [r1, r3]
 800c1e2:	b10a      	cbz	r2, 800c1e8 <__lshift+0xa4>
 800c1e4:	f108 0602 	add.w	r6, r8, #2
 800c1e8:	3e01      	subs	r6, #1
 800c1ea:	4638      	mov	r0, r7
 800c1ec:	612e      	str	r6, [r5, #16]
 800c1ee:	4621      	mov	r1, r4
 800c1f0:	f7ff fd8c 	bl	800bd0c <_Bfree>
 800c1f4:	4628      	mov	r0, r5
 800c1f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800c1fe:	3301      	adds	r3, #1
 800c200:	e7c5      	b.n	800c18e <__lshift+0x4a>
 800c202:	3904      	subs	r1, #4
 800c204:	f853 2b04 	ldr.w	r2, [r3], #4
 800c208:	f841 2f04 	str.w	r2, [r1, #4]!
 800c20c:	459c      	cmp	ip, r3
 800c20e:	d8f9      	bhi.n	800c204 <__lshift+0xc0>
 800c210:	e7ea      	b.n	800c1e8 <__lshift+0xa4>
 800c212:	bf00      	nop
 800c214:	0800f90c 	.word	0x0800f90c
 800c218:	0800f99c 	.word	0x0800f99c

0800c21c <__mcmp>:
 800c21c:	b530      	push	{r4, r5, lr}
 800c21e:	6902      	ldr	r2, [r0, #16]
 800c220:	690c      	ldr	r4, [r1, #16]
 800c222:	1b12      	subs	r2, r2, r4
 800c224:	d10e      	bne.n	800c244 <__mcmp+0x28>
 800c226:	f100 0314 	add.w	r3, r0, #20
 800c22a:	3114      	adds	r1, #20
 800c22c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c230:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c234:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c238:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c23c:	42a5      	cmp	r5, r4
 800c23e:	d003      	beq.n	800c248 <__mcmp+0x2c>
 800c240:	d305      	bcc.n	800c24e <__mcmp+0x32>
 800c242:	2201      	movs	r2, #1
 800c244:	4610      	mov	r0, r2
 800c246:	bd30      	pop	{r4, r5, pc}
 800c248:	4283      	cmp	r3, r0
 800c24a:	d3f3      	bcc.n	800c234 <__mcmp+0x18>
 800c24c:	e7fa      	b.n	800c244 <__mcmp+0x28>
 800c24e:	f04f 32ff 	mov.w	r2, #4294967295
 800c252:	e7f7      	b.n	800c244 <__mcmp+0x28>

0800c254 <__mdiff>:
 800c254:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c258:	460c      	mov	r4, r1
 800c25a:	4606      	mov	r6, r0
 800c25c:	4611      	mov	r1, r2
 800c25e:	4620      	mov	r0, r4
 800c260:	4617      	mov	r7, r2
 800c262:	f7ff ffdb 	bl	800c21c <__mcmp>
 800c266:	1e05      	subs	r5, r0, #0
 800c268:	d110      	bne.n	800c28c <__mdiff+0x38>
 800c26a:	4629      	mov	r1, r5
 800c26c:	4630      	mov	r0, r6
 800c26e:	f7ff fd0d 	bl	800bc8c <_Balloc>
 800c272:	b930      	cbnz	r0, 800c282 <__mdiff+0x2e>
 800c274:	4b39      	ldr	r3, [pc, #228]	; (800c35c <__mdiff+0x108>)
 800c276:	4602      	mov	r2, r0
 800c278:	f240 2132 	movw	r1, #562	; 0x232
 800c27c:	4838      	ldr	r0, [pc, #224]	; (800c360 <__mdiff+0x10c>)
 800c27e:	f000 fbb3 	bl	800c9e8 <__assert_func>
 800c282:	2301      	movs	r3, #1
 800c284:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c288:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c28c:	bfa4      	itt	ge
 800c28e:	463b      	movge	r3, r7
 800c290:	4627      	movge	r7, r4
 800c292:	4630      	mov	r0, r6
 800c294:	6879      	ldr	r1, [r7, #4]
 800c296:	bfa6      	itte	ge
 800c298:	461c      	movge	r4, r3
 800c29a:	2500      	movge	r5, #0
 800c29c:	2501      	movlt	r5, #1
 800c29e:	f7ff fcf5 	bl	800bc8c <_Balloc>
 800c2a2:	b920      	cbnz	r0, 800c2ae <__mdiff+0x5a>
 800c2a4:	4b2d      	ldr	r3, [pc, #180]	; (800c35c <__mdiff+0x108>)
 800c2a6:	4602      	mov	r2, r0
 800c2a8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c2ac:	e7e6      	b.n	800c27c <__mdiff+0x28>
 800c2ae:	693e      	ldr	r6, [r7, #16]
 800c2b0:	60c5      	str	r5, [r0, #12]
 800c2b2:	6925      	ldr	r5, [r4, #16]
 800c2b4:	f107 0114 	add.w	r1, r7, #20
 800c2b8:	f104 0914 	add.w	r9, r4, #20
 800c2bc:	f100 0e14 	add.w	lr, r0, #20
 800c2c0:	f107 0210 	add.w	r2, r7, #16
 800c2c4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c2c8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c2cc:	46f2      	mov	sl, lr
 800c2ce:	2700      	movs	r7, #0
 800c2d0:	f859 3b04 	ldr.w	r3, [r9], #4
 800c2d4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c2d8:	fa1f f883 	uxth.w	r8, r3
 800c2dc:	fa17 f78b 	uxtah	r7, r7, fp
 800c2e0:	0c1b      	lsrs	r3, r3, #16
 800c2e2:	eba7 0808 	sub.w	r8, r7, r8
 800c2e6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c2ea:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c2ee:	fa1f f888 	uxth.w	r8, r8
 800c2f2:	141f      	asrs	r7, r3, #16
 800c2f4:	454d      	cmp	r5, r9
 800c2f6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c2fa:	f84a 3b04 	str.w	r3, [sl], #4
 800c2fe:	d8e7      	bhi.n	800c2d0 <__mdiff+0x7c>
 800c300:	1b2b      	subs	r3, r5, r4
 800c302:	3b15      	subs	r3, #21
 800c304:	f023 0303 	bic.w	r3, r3, #3
 800c308:	3304      	adds	r3, #4
 800c30a:	3415      	adds	r4, #21
 800c30c:	42a5      	cmp	r5, r4
 800c30e:	bf38      	it	cc
 800c310:	2304      	movcc	r3, #4
 800c312:	4419      	add	r1, r3
 800c314:	4473      	add	r3, lr
 800c316:	469e      	mov	lr, r3
 800c318:	460d      	mov	r5, r1
 800c31a:	4565      	cmp	r5, ip
 800c31c:	d30e      	bcc.n	800c33c <__mdiff+0xe8>
 800c31e:	f10c 0203 	add.w	r2, ip, #3
 800c322:	1a52      	subs	r2, r2, r1
 800c324:	f022 0203 	bic.w	r2, r2, #3
 800c328:	3903      	subs	r1, #3
 800c32a:	458c      	cmp	ip, r1
 800c32c:	bf38      	it	cc
 800c32e:	2200      	movcc	r2, #0
 800c330:	441a      	add	r2, r3
 800c332:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c336:	b17b      	cbz	r3, 800c358 <__mdiff+0x104>
 800c338:	6106      	str	r6, [r0, #16]
 800c33a:	e7a5      	b.n	800c288 <__mdiff+0x34>
 800c33c:	f855 8b04 	ldr.w	r8, [r5], #4
 800c340:	fa17 f488 	uxtah	r4, r7, r8
 800c344:	1422      	asrs	r2, r4, #16
 800c346:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c34a:	b2a4      	uxth	r4, r4
 800c34c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c350:	f84e 4b04 	str.w	r4, [lr], #4
 800c354:	1417      	asrs	r7, r2, #16
 800c356:	e7e0      	b.n	800c31a <__mdiff+0xc6>
 800c358:	3e01      	subs	r6, #1
 800c35a:	e7ea      	b.n	800c332 <__mdiff+0xde>
 800c35c:	0800f90c 	.word	0x0800f90c
 800c360:	0800f99c 	.word	0x0800f99c

0800c364 <__ulp>:
 800c364:	b082      	sub	sp, #8
 800c366:	ed8d 0b00 	vstr	d0, [sp]
 800c36a:	9b01      	ldr	r3, [sp, #4]
 800c36c:	4912      	ldr	r1, [pc, #72]	; (800c3b8 <__ulp+0x54>)
 800c36e:	4019      	ands	r1, r3
 800c370:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c374:	2900      	cmp	r1, #0
 800c376:	dd05      	ble.n	800c384 <__ulp+0x20>
 800c378:	2200      	movs	r2, #0
 800c37a:	460b      	mov	r3, r1
 800c37c:	ec43 2b10 	vmov	d0, r2, r3
 800c380:	b002      	add	sp, #8
 800c382:	4770      	bx	lr
 800c384:	4249      	negs	r1, r1
 800c386:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c38a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c38e:	f04f 0200 	mov.w	r2, #0
 800c392:	f04f 0300 	mov.w	r3, #0
 800c396:	da04      	bge.n	800c3a2 <__ulp+0x3e>
 800c398:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c39c:	fa41 f300 	asr.w	r3, r1, r0
 800c3a0:	e7ec      	b.n	800c37c <__ulp+0x18>
 800c3a2:	f1a0 0114 	sub.w	r1, r0, #20
 800c3a6:	291e      	cmp	r1, #30
 800c3a8:	bfda      	itte	le
 800c3aa:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c3ae:	fa20 f101 	lsrle.w	r1, r0, r1
 800c3b2:	2101      	movgt	r1, #1
 800c3b4:	460a      	mov	r2, r1
 800c3b6:	e7e1      	b.n	800c37c <__ulp+0x18>
 800c3b8:	7ff00000 	.word	0x7ff00000

0800c3bc <__b2d>:
 800c3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3be:	6905      	ldr	r5, [r0, #16]
 800c3c0:	f100 0714 	add.w	r7, r0, #20
 800c3c4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c3c8:	1f2e      	subs	r6, r5, #4
 800c3ca:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c3ce:	4620      	mov	r0, r4
 800c3d0:	f7ff fd52 	bl	800be78 <__hi0bits>
 800c3d4:	f1c0 0320 	rsb	r3, r0, #32
 800c3d8:	280a      	cmp	r0, #10
 800c3da:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c458 <__b2d+0x9c>
 800c3de:	600b      	str	r3, [r1, #0]
 800c3e0:	dc14      	bgt.n	800c40c <__b2d+0x50>
 800c3e2:	f1c0 0e0b 	rsb	lr, r0, #11
 800c3e6:	fa24 f10e 	lsr.w	r1, r4, lr
 800c3ea:	42b7      	cmp	r7, r6
 800c3ec:	ea41 030c 	orr.w	r3, r1, ip
 800c3f0:	bf34      	ite	cc
 800c3f2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c3f6:	2100      	movcs	r1, #0
 800c3f8:	3015      	adds	r0, #21
 800c3fa:	fa04 f000 	lsl.w	r0, r4, r0
 800c3fe:	fa21 f10e 	lsr.w	r1, r1, lr
 800c402:	ea40 0201 	orr.w	r2, r0, r1
 800c406:	ec43 2b10 	vmov	d0, r2, r3
 800c40a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c40c:	42b7      	cmp	r7, r6
 800c40e:	bf3a      	itte	cc
 800c410:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c414:	f1a5 0608 	subcc.w	r6, r5, #8
 800c418:	2100      	movcs	r1, #0
 800c41a:	380b      	subs	r0, #11
 800c41c:	d017      	beq.n	800c44e <__b2d+0x92>
 800c41e:	f1c0 0c20 	rsb	ip, r0, #32
 800c422:	fa04 f500 	lsl.w	r5, r4, r0
 800c426:	42be      	cmp	r6, r7
 800c428:	fa21 f40c 	lsr.w	r4, r1, ip
 800c42c:	ea45 0504 	orr.w	r5, r5, r4
 800c430:	bf8c      	ite	hi
 800c432:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c436:	2400      	movls	r4, #0
 800c438:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c43c:	fa01 f000 	lsl.w	r0, r1, r0
 800c440:	fa24 f40c 	lsr.w	r4, r4, ip
 800c444:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c448:	ea40 0204 	orr.w	r2, r0, r4
 800c44c:	e7db      	b.n	800c406 <__b2d+0x4a>
 800c44e:	ea44 030c 	orr.w	r3, r4, ip
 800c452:	460a      	mov	r2, r1
 800c454:	e7d7      	b.n	800c406 <__b2d+0x4a>
 800c456:	bf00      	nop
 800c458:	3ff00000 	.word	0x3ff00000

0800c45c <__d2b>:
 800c45c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c460:	4689      	mov	r9, r1
 800c462:	2101      	movs	r1, #1
 800c464:	ec57 6b10 	vmov	r6, r7, d0
 800c468:	4690      	mov	r8, r2
 800c46a:	f7ff fc0f 	bl	800bc8c <_Balloc>
 800c46e:	4604      	mov	r4, r0
 800c470:	b930      	cbnz	r0, 800c480 <__d2b+0x24>
 800c472:	4602      	mov	r2, r0
 800c474:	4b25      	ldr	r3, [pc, #148]	; (800c50c <__d2b+0xb0>)
 800c476:	4826      	ldr	r0, [pc, #152]	; (800c510 <__d2b+0xb4>)
 800c478:	f240 310a 	movw	r1, #778	; 0x30a
 800c47c:	f000 fab4 	bl	800c9e8 <__assert_func>
 800c480:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c484:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c488:	bb35      	cbnz	r5, 800c4d8 <__d2b+0x7c>
 800c48a:	2e00      	cmp	r6, #0
 800c48c:	9301      	str	r3, [sp, #4]
 800c48e:	d028      	beq.n	800c4e2 <__d2b+0x86>
 800c490:	4668      	mov	r0, sp
 800c492:	9600      	str	r6, [sp, #0]
 800c494:	f7ff fd10 	bl	800beb8 <__lo0bits>
 800c498:	9900      	ldr	r1, [sp, #0]
 800c49a:	b300      	cbz	r0, 800c4de <__d2b+0x82>
 800c49c:	9a01      	ldr	r2, [sp, #4]
 800c49e:	f1c0 0320 	rsb	r3, r0, #32
 800c4a2:	fa02 f303 	lsl.w	r3, r2, r3
 800c4a6:	430b      	orrs	r3, r1
 800c4a8:	40c2      	lsrs	r2, r0
 800c4aa:	6163      	str	r3, [r4, #20]
 800c4ac:	9201      	str	r2, [sp, #4]
 800c4ae:	9b01      	ldr	r3, [sp, #4]
 800c4b0:	61a3      	str	r3, [r4, #24]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	bf14      	ite	ne
 800c4b6:	2202      	movne	r2, #2
 800c4b8:	2201      	moveq	r2, #1
 800c4ba:	6122      	str	r2, [r4, #16]
 800c4bc:	b1d5      	cbz	r5, 800c4f4 <__d2b+0x98>
 800c4be:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c4c2:	4405      	add	r5, r0
 800c4c4:	f8c9 5000 	str.w	r5, [r9]
 800c4c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c4cc:	f8c8 0000 	str.w	r0, [r8]
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	b003      	add	sp, #12
 800c4d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c4dc:	e7d5      	b.n	800c48a <__d2b+0x2e>
 800c4de:	6161      	str	r1, [r4, #20]
 800c4e0:	e7e5      	b.n	800c4ae <__d2b+0x52>
 800c4e2:	a801      	add	r0, sp, #4
 800c4e4:	f7ff fce8 	bl	800beb8 <__lo0bits>
 800c4e8:	9b01      	ldr	r3, [sp, #4]
 800c4ea:	6163      	str	r3, [r4, #20]
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	6122      	str	r2, [r4, #16]
 800c4f0:	3020      	adds	r0, #32
 800c4f2:	e7e3      	b.n	800c4bc <__d2b+0x60>
 800c4f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c4f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c4fc:	f8c9 0000 	str.w	r0, [r9]
 800c500:	6918      	ldr	r0, [r3, #16]
 800c502:	f7ff fcb9 	bl	800be78 <__hi0bits>
 800c506:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c50a:	e7df      	b.n	800c4cc <__d2b+0x70>
 800c50c:	0800f90c 	.word	0x0800f90c
 800c510:	0800f99c 	.word	0x0800f99c

0800c514 <__ratio>:
 800c514:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c518:	4688      	mov	r8, r1
 800c51a:	4669      	mov	r1, sp
 800c51c:	4681      	mov	r9, r0
 800c51e:	f7ff ff4d 	bl	800c3bc <__b2d>
 800c522:	a901      	add	r1, sp, #4
 800c524:	4640      	mov	r0, r8
 800c526:	ec55 4b10 	vmov	r4, r5, d0
 800c52a:	f7ff ff47 	bl	800c3bc <__b2d>
 800c52e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c532:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c536:	eba3 0c02 	sub.w	ip, r3, r2
 800c53a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c53e:	1a9b      	subs	r3, r3, r2
 800c540:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c544:	ec51 0b10 	vmov	r0, r1, d0
 800c548:	2b00      	cmp	r3, #0
 800c54a:	bfd6      	itet	le
 800c54c:	460a      	movle	r2, r1
 800c54e:	462a      	movgt	r2, r5
 800c550:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c554:	468b      	mov	fp, r1
 800c556:	462f      	mov	r7, r5
 800c558:	bfd4      	ite	le
 800c55a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c55e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c562:	4620      	mov	r0, r4
 800c564:	ee10 2a10 	vmov	r2, s0
 800c568:	465b      	mov	r3, fp
 800c56a:	4639      	mov	r1, r7
 800c56c:	f7f4 f99e 	bl	80008ac <__aeabi_ddiv>
 800c570:	ec41 0b10 	vmov	d0, r0, r1
 800c574:	b003      	add	sp, #12
 800c576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c57a <__copybits>:
 800c57a:	3901      	subs	r1, #1
 800c57c:	b570      	push	{r4, r5, r6, lr}
 800c57e:	1149      	asrs	r1, r1, #5
 800c580:	6914      	ldr	r4, [r2, #16]
 800c582:	3101      	adds	r1, #1
 800c584:	f102 0314 	add.w	r3, r2, #20
 800c588:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c58c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c590:	1f05      	subs	r5, r0, #4
 800c592:	42a3      	cmp	r3, r4
 800c594:	d30c      	bcc.n	800c5b0 <__copybits+0x36>
 800c596:	1aa3      	subs	r3, r4, r2
 800c598:	3b11      	subs	r3, #17
 800c59a:	f023 0303 	bic.w	r3, r3, #3
 800c59e:	3211      	adds	r2, #17
 800c5a0:	42a2      	cmp	r2, r4
 800c5a2:	bf88      	it	hi
 800c5a4:	2300      	movhi	r3, #0
 800c5a6:	4418      	add	r0, r3
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	4288      	cmp	r0, r1
 800c5ac:	d305      	bcc.n	800c5ba <__copybits+0x40>
 800c5ae:	bd70      	pop	{r4, r5, r6, pc}
 800c5b0:	f853 6b04 	ldr.w	r6, [r3], #4
 800c5b4:	f845 6f04 	str.w	r6, [r5, #4]!
 800c5b8:	e7eb      	b.n	800c592 <__copybits+0x18>
 800c5ba:	f840 3b04 	str.w	r3, [r0], #4
 800c5be:	e7f4      	b.n	800c5aa <__copybits+0x30>

0800c5c0 <__any_on>:
 800c5c0:	f100 0214 	add.w	r2, r0, #20
 800c5c4:	6900      	ldr	r0, [r0, #16]
 800c5c6:	114b      	asrs	r3, r1, #5
 800c5c8:	4298      	cmp	r0, r3
 800c5ca:	b510      	push	{r4, lr}
 800c5cc:	db11      	blt.n	800c5f2 <__any_on+0x32>
 800c5ce:	dd0a      	ble.n	800c5e6 <__any_on+0x26>
 800c5d0:	f011 011f 	ands.w	r1, r1, #31
 800c5d4:	d007      	beq.n	800c5e6 <__any_on+0x26>
 800c5d6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c5da:	fa24 f001 	lsr.w	r0, r4, r1
 800c5de:	fa00 f101 	lsl.w	r1, r0, r1
 800c5e2:	428c      	cmp	r4, r1
 800c5e4:	d10b      	bne.n	800c5fe <__any_on+0x3e>
 800c5e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d803      	bhi.n	800c5f6 <__any_on+0x36>
 800c5ee:	2000      	movs	r0, #0
 800c5f0:	bd10      	pop	{r4, pc}
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	e7f7      	b.n	800c5e6 <__any_on+0x26>
 800c5f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c5fa:	2900      	cmp	r1, #0
 800c5fc:	d0f5      	beq.n	800c5ea <__any_on+0x2a>
 800c5fe:	2001      	movs	r0, #1
 800c600:	e7f6      	b.n	800c5f0 <__any_on+0x30>

0800c602 <_calloc_r>:
 800c602:	b513      	push	{r0, r1, r4, lr}
 800c604:	434a      	muls	r2, r1
 800c606:	4611      	mov	r1, r2
 800c608:	9201      	str	r2, [sp, #4]
 800c60a:	f7fc fa41 	bl	8008a90 <_malloc_r>
 800c60e:	4604      	mov	r4, r0
 800c610:	b118      	cbz	r0, 800c61a <_calloc_r+0x18>
 800c612:	9a01      	ldr	r2, [sp, #4]
 800c614:	2100      	movs	r1, #0
 800c616:	f7fc fa32 	bl	8008a7e <memset>
 800c61a:	4620      	mov	r0, r4
 800c61c:	b002      	add	sp, #8
 800c61e:	bd10      	pop	{r4, pc}

0800c620 <_free_r>:
 800c620:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c622:	2900      	cmp	r1, #0
 800c624:	d048      	beq.n	800c6b8 <_free_r+0x98>
 800c626:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c62a:	9001      	str	r0, [sp, #4]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	f1a1 0404 	sub.w	r4, r1, #4
 800c632:	bfb8      	it	lt
 800c634:	18e4      	addlt	r4, r4, r3
 800c636:	f7ff fb1d 	bl	800bc74 <__malloc_lock>
 800c63a:	4a20      	ldr	r2, [pc, #128]	; (800c6bc <_free_r+0x9c>)
 800c63c:	9801      	ldr	r0, [sp, #4]
 800c63e:	6813      	ldr	r3, [r2, #0]
 800c640:	4615      	mov	r5, r2
 800c642:	b933      	cbnz	r3, 800c652 <_free_r+0x32>
 800c644:	6063      	str	r3, [r4, #4]
 800c646:	6014      	str	r4, [r2, #0]
 800c648:	b003      	add	sp, #12
 800c64a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c64e:	f7ff bb17 	b.w	800bc80 <__malloc_unlock>
 800c652:	42a3      	cmp	r3, r4
 800c654:	d90b      	bls.n	800c66e <_free_r+0x4e>
 800c656:	6821      	ldr	r1, [r4, #0]
 800c658:	1862      	adds	r2, r4, r1
 800c65a:	4293      	cmp	r3, r2
 800c65c:	bf04      	itt	eq
 800c65e:	681a      	ldreq	r2, [r3, #0]
 800c660:	685b      	ldreq	r3, [r3, #4]
 800c662:	6063      	str	r3, [r4, #4]
 800c664:	bf04      	itt	eq
 800c666:	1852      	addeq	r2, r2, r1
 800c668:	6022      	streq	r2, [r4, #0]
 800c66a:	602c      	str	r4, [r5, #0]
 800c66c:	e7ec      	b.n	800c648 <_free_r+0x28>
 800c66e:	461a      	mov	r2, r3
 800c670:	685b      	ldr	r3, [r3, #4]
 800c672:	b10b      	cbz	r3, 800c678 <_free_r+0x58>
 800c674:	42a3      	cmp	r3, r4
 800c676:	d9fa      	bls.n	800c66e <_free_r+0x4e>
 800c678:	6811      	ldr	r1, [r2, #0]
 800c67a:	1855      	adds	r5, r2, r1
 800c67c:	42a5      	cmp	r5, r4
 800c67e:	d10b      	bne.n	800c698 <_free_r+0x78>
 800c680:	6824      	ldr	r4, [r4, #0]
 800c682:	4421      	add	r1, r4
 800c684:	1854      	adds	r4, r2, r1
 800c686:	42a3      	cmp	r3, r4
 800c688:	6011      	str	r1, [r2, #0]
 800c68a:	d1dd      	bne.n	800c648 <_free_r+0x28>
 800c68c:	681c      	ldr	r4, [r3, #0]
 800c68e:	685b      	ldr	r3, [r3, #4]
 800c690:	6053      	str	r3, [r2, #4]
 800c692:	4421      	add	r1, r4
 800c694:	6011      	str	r1, [r2, #0]
 800c696:	e7d7      	b.n	800c648 <_free_r+0x28>
 800c698:	d902      	bls.n	800c6a0 <_free_r+0x80>
 800c69a:	230c      	movs	r3, #12
 800c69c:	6003      	str	r3, [r0, #0]
 800c69e:	e7d3      	b.n	800c648 <_free_r+0x28>
 800c6a0:	6825      	ldr	r5, [r4, #0]
 800c6a2:	1961      	adds	r1, r4, r5
 800c6a4:	428b      	cmp	r3, r1
 800c6a6:	bf04      	itt	eq
 800c6a8:	6819      	ldreq	r1, [r3, #0]
 800c6aa:	685b      	ldreq	r3, [r3, #4]
 800c6ac:	6063      	str	r3, [r4, #4]
 800c6ae:	bf04      	itt	eq
 800c6b0:	1949      	addeq	r1, r1, r5
 800c6b2:	6021      	streq	r1, [r4, #0]
 800c6b4:	6054      	str	r4, [r2, #4]
 800c6b6:	e7c7      	b.n	800c648 <_free_r+0x28>
 800c6b8:	b003      	add	sp, #12
 800c6ba:	bd30      	pop	{r4, r5, pc}
 800c6bc:	2000438c 	.word	0x2000438c

0800c6c0 <__sfputc_r>:
 800c6c0:	6893      	ldr	r3, [r2, #8]
 800c6c2:	3b01      	subs	r3, #1
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	b410      	push	{r4}
 800c6c8:	6093      	str	r3, [r2, #8]
 800c6ca:	da08      	bge.n	800c6de <__sfputc_r+0x1e>
 800c6cc:	6994      	ldr	r4, [r2, #24]
 800c6ce:	42a3      	cmp	r3, r4
 800c6d0:	db01      	blt.n	800c6d6 <__sfputc_r+0x16>
 800c6d2:	290a      	cmp	r1, #10
 800c6d4:	d103      	bne.n	800c6de <__sfputc_r+0x1e>
 800c6d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6da:	f7fd bea9 	b.w	800a430 <__swbuf_r>
 800c6de:	6813      	ldr	r3, [r2, #0]
 800c6e0:	1c58      	adds	r0, r3, #1
 800c6e2:	6010      	str	r0, [r2, #0]
 800c6e4:	7019      	strb	r1, [r3, #0]
 800c6e6:	4608      	mov	r0, r1
 800c6e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6ec:	4770      	bx	lr

0800c6ee <__sfputs_r>:
 800c6ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6f0:	4606      	mov	r6, r0
 800c6f2:	460f      	mov	r7, r1
 800c6f4:	4614      	mov	r4, r2
 800c6f6:	18d5      	adds	r5, r2, r3
 800c6f8:	42ac      	cmp	r4, r5
 800c6fa:	d101      	bne.n	800c700 <__sfputs_r+0x12>
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	e007      	b.n	800c710 <__sfputs_r+0x22>
 800c700:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c704:	463a      	mov	r2, r7
 800c706:	4630      	mov	r0, r6
 800c708:	f7ff ffda 	bl	800c6c0 <__sfputc_r>
 800c70c:	1c43      	adds	r3, r0, #1
 800c70e:	d1f3      	bne.n	800c6f8 <__sfputs_r+0xa>
 800c710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c714 <_vfiprintf_r>:
 800c714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c718:	460d      	mov	r5, r1
 800c71a:	b09d      	sub	sp, #116	; 0x74
 800c71c:	4614      	mov	r4, r2
 800c71e:	4698      	mov	r8, r3
 800c720:	4606      	mov	r6, r0
 800c722:	b118      	cbz	r0, 800c72c <_vfiprintf_r+0x18>
 800c724:	6983      	ldr	r3, [r0, #24]
 800c726:	b90b      	cbnz	r3, 800c72c <_vfiprintf_r+0x18>
 800c728:	f7fc f8d6 	bl	80088d8 <__sinit>
 800c72c:	4b89      	ldr	r3, [pc, #548]	; (800c954 <_vfiprintf_r+0x240>)
 800c72e:	429d      	cmp	r5, r3
 800c730:	d11b      	bne.n	800c76a <_vfiprintf_r+0x56>
 800c732:	6875      	ldr	r5, [r6, #4]
 800c734:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c736:	07d9      	lsls	r1, r3, #31
 800c738:	d405      	bmi.n	800c746 <_vfiprintf_r+0x32>
 800c73a:	89ab      	ldrh	r3, [r5, #12]
 800c73c:	059a      	lsls	r2, r3, #22
 800c73e:	d402      	bmi.n	800c746 <_vfiprintf_r+0x32>
 800c740:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c742:	f7fc f98c 	bl	8008a5e <__retarget_lock_acquire_recursive>
 800c746:	89ab      	ldrh	r3, [r5, #12]
 800c748:	071b      	lsls	r3, r3, #28
 800c74a:	d501      	bpl.n	800c750 <_vfiprintf_r+0x3c>
 800c74c:	692b      	ldr	r3, [r5, #16]
 800c74e:	b9eb      	cbnz	r3, 800c78c <_vfiprintf_r+0x78>
 800c750:	4629      	mov	r1, r5
 800c752:	4630      	mov	r0, r6
 800c754:	f7fd fed0 	bl	800a4f8 <__swsetup_r>
 800c758:	b1c0      	cbz	r0, 800c78c <_vfiprintf_r+0x78>
 800c75a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c75c:	07dc      	lsls	r4, r3, #31
 800c75e:	d50e      	bpl.n	800c77e <_vfiprintf_r+0x6a>
 800c760:	f04f 30ff 	mov.w	r0, #4294967295
 800c764:	b01d      	add	sp, #116	; 0x74
 800c766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c76a:	4b7b      	ldr	r3, [pc, #492]	; (800c958 <_vfiprintf_r+0x244>)
 800c76c:	429d      	cmp	r5, r3
 800c76e:	d101      	bne.n	800c774 <_vfiprintf_r+0x60>
 800c770:	68b5      	ldr	r5, [r6, #8]
 800c772:	e7df      	b.n	800c734 <_vfiprintf_r+0x20>
 800c774:	4b79      	ldr	r3, [pc, #484]	; (800c95c <_vfiprintf_r+0x248>)
 800c776:	429d      	cmp	r5, r3
 800c778:	bf08      	it	eq
 800c77a:	68f5      	ldreq	r5, [r6, #12]
 800c77c:	e7da      	b.n	800c734 <_vfiprintf_r+0x20>
 800c77e:	89ab      	ldrh	r3, [r5, #12]
 800c780:	0598      	lsls	r0, r3, #22
 800c782:	d4ed      	bmi.n	800c760 <_vfiprintf_r+0x4c>
 800c784:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c786:	f7fc f96b 	bl	8008a60 <__retarget_lock_release_recursive>
 800c78a:	e7e9      	b.n	800c760 <_vfiprintf_r+0x4c>
 800c78c:	2300      	movs	r3, #0
 800c78e:	9309      	str	r3, [sp, #36]	; 0x24
 800c790:	2320      	movs	r3, #32
 800c792:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c796:	f8cd 800c 	str.w	r8, [sp, #12]
 800c79a:	2330      	movs	r3, #48	; 0x30
 800c79c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c960 <_vfiprintf_r+0x24c>
 800c7a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c7a4:	f04f 0901 	mov.w	r9, #1
 800c7a8:	4623      	mov	r3, r4
 800c7aa:	469a      	mov	sl, r3
 800c7ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7b0:	b10a      	cbz	r2, 800c7b6 <_vfiprintf_r+0xa2>
 800c7b2:	2a25      	cmp	r2, #37	; 0x25
 800c7b4:	d1f9      	bne.n	800c7aa <_vfiprintf_r+0x96>
 800c7b6:	ebba 0b04 	subs.w	fp, sl, r4
 800c7ba:	d00b      	beq.n	800c7d4 <_vfiprintf_r+0xc0>
 800c7bc:	465b      	mov	r3, fp
 800c7be:	4622      	mov	r2, r4
 800c7c0:	4629      	mov	r1, r5
 800c7c2:	4630      	mov	r0, r6
 800c7c4:	f7ff ff93 	bl	800c6ee <__sfputs_r>
 800c7c8:	3001      	adds	r0, #1
 800c7ca:	f000 80aa 	beq.w	800c922 <_vfiprintf_r+0x20e>
 800c7ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7d0:	445a      	add	r2, fp
 800c7d2:	9209      	str	r2, [sp, #36]	; 0x24
 800c7d4:	f89a 3000 	ldrb.w	r3, [sl]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	f000 80a2 	beq.w	800c922 <_vfiprintf_r+0x20e>
 800c7de:	2300      	movs	r3, #0
 800c7e0:	f04f 32ff 	mov.w	r2, #4294967295
 800c7e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c7e8:	f10a 0a01 	add.w	sl, sl, #1
 800c7ec:	9304      	str	r3, [sp, #16]
 800c7ee:	9307      	str	r3, [sp, #28]
 800c7f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c7f4:	931a      	str	r3, [sp, #104]	; 0x68
 800c7f6:	4654      	mov	r4, sl
 800c7f8:	2205      	movs	r2, #5
 800c7fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7fe:	4858      	ldr	r0, [pc, #352]	; (800c960 <_vfiprintf_r+0x24c>)
 800c800:	f7f3 fd1e 	bl	8000240 <memchr>
 800c804:	9a04      	ldr	r2, [sp, #16]
 800c806:	b9d8      	cbnz	r0, 800c840 <_vfiprintf_r+0x12c>
 800c808:	06d1      	lsls	r1, r2, #27
 800c80a:	bf44      	itt	mi
 800c80c:	2320      	movmi	r3, #32
 800c80e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c812:	0713      	lsls	r3, r2, #28
 800c814:	bf44      	itt	mi
 800c816:	232b      	movmi	r3, #43	; 0x2b
 800c818:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c81c:	f89a 3000 	ldrb.w	r3, [sl]
 800c820:	2b2a      	cmp	r3, #42	; 0x2a
 800c822:	d015      	beq.n	800c850 <_vfiprintf_r+0x13c>
 800c824:	9a07      	ldr	r2, [sp, #28]
 800c826:	4654      	mov	r4, sl
 800c828:	2000      	movs	r0, #0
 800c82a:	f04f 0c0a 	mov.w	ip, #10
 800c82e:	4621      	mov	r1, r4
 800c830:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c834:	3b30      	subs	r3, #48	; 0x30
 800c836:	2b09      	cmp	r3, #9
 800c838:	d94e      	bls.n	800c8d8 <_vfiprintf_r+0x1c4>
 800c83a:	b1b0      	cbz	r0, 800c86a <_vfiprintf_r+0x156>
 800c83c:	9207      	str	r2, [sp, #28]
 800c83e:	e014      	b.n	800c86a <_vfiprintf_r+0x156>
 800c840:	eba0 0308 	sub.w	r3, r0, r8
 800c844:	fa09 f303 	lsl.w	r3, r9, r3
 800c848:	4313      	orrs	r3, r2
 800c84a:	9304      	str	r3, [sp, #16]
 800c84c:	46a2      	mov	sl, r4
 800c84e:	e7d2      	b.n	800c7f6 <_vfiprintf_r+0xe2>
 800c850:	9b03      	ldr	r3, [sp, #12]
 800c852:	1d19      	adds	r1, r3, #4
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	9103      	str	r1, [sp, #12]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	bfbb      	ittet	lt
 800c85c:	425b      	neglt	r3, r3
 800c85e:	f042 0202 	orrlt.w	r2, r2, #2
 800c862:	9307      	strge	r3, [sp, #28]
 800c864:	9307      	strlt	r3, [sp, #28]
 800c866:	bfb8      	it	lt
 800c868:	9204      	strlt	r2, [sp, #16]
 800c86a:	7823      	ldrb	r3, [r4, #0]
 800c86c:	2b2e      	cmp	r3, #46	; 0x2e
 800c86e:	d10c      	bne.n	800c88a <_vfiprintf_r+0x176>
 800c870:	7863      	ldrb	r3, [r4, #1]
 800c872:	2b2a      	cmp	r3, #42	; 0x2a
 800c874:	d135      	bne.n	800c8e2 <_vfiprintf_r+0x1ce>
 800c876:	9b03      	ldr	r3, [sp, #12]
 800c878:	1d1a      	adds	r2, r3, #4
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	9203      	str	r2, [sp, #12]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	bfb8      	it	lt
 800c882:	f04f 33ff 	movlt.w	r3, #4294967295
 800c886:	3402      	adds	r4, #2
 800c888:	9305      	str	r3, [sp, #20]
 800c88a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c970 <_vfiprintf_r+0x25c>
 800c88e:	7821      	ldrb	r1, [r4, #0]
 800c890:	2203      	movs	r2, #3
 800c892:	4650      	mov	r0, sl
 800c894:	f7f3 fcd4 	bl	8000240 <memchr>
 800c898:	b140      	cbz	r0, 800c8ac <_vfiprintf_r+0x198>
 800c89a:	2340      	movs	r3, #64	; 0x40
 800c89c:	eba0 000a 	sub.w	r0, r0, sl
 800c8a0:	fa03 f000 	lsl.w	r0, r3, r0
 800c8a4:	9b04      	ldr	r3, [sp, #16]
 800c8a6:	4303      	orrs	r3, r0
 800c8a8:	3401      	adds	r4, #1
 800c8aa:	9304      	str	r3, [sp, #16]
 800c8ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8b0:	482c      	ldr	r0, [pc, #176]	; (800c964 <_vfiprintf_r+0x250>)
 800c8b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c8b6:	2206      	movs	r2, #6
 800c8b8:	f7f3 fcc2 	bl	8000240 <memchr>
 800c8bc:	2800      	cmp	r0, #0
 800c8be:	d03f      	beq.n	800c940 <_vfiprintf_r+0x22c>
 800c8c0:	4b29      	ldr	r3, [pc, #164]	; (800c968 <_vfiprintf_r+0x254>)
 800c8c2:	bb1b      	cbnz	r3, 800c90c <_vfiprintf_r+0x1f8>
 800c8c4:	9b03      	ldr	r3, [sp, #12]
 800c8c6:	3307      	adds	r3, #7
 800c8c8:	f023 0307 	bic.w	r3, r3, #7
 800c8cc:	3308      	adds	r3, #8
 800c8ce:	9303      	str	r3, [sp, #12]
 800c8d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8d2:	443b      	add	r3, r7
 800c8d4:	9309      	str	r3, [sp, #36]	; 0x24
 800c8d6:	e767      	b.n	800c7a8 <_vfiprintf_r+0x94>
 800c8d8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8dc:	460c      	mov	r4, r1
 800c8de:	2001      	movs	r0, #1
 800c8e0:	e7a5      	b.n	800c82e <_vfiprintf_r+0x11a>
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	3401      	adds	r4, #1
 800c8e6:	9305      	str	r3, [sp, #20]
 800c8e8:	4619      	mov	r1, r3
 800c8ea:	f04f 0c0a 	mov.w	ip, #10
 800c8ee:	4620      	mov	r0, r4
 800c8f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8f4:	3a30      	subs	r2, #48	; 0x30
 800c8f6:	2a09      	cmp	r2, #9
 800c8f8:	d903      	bls.n	800c902 <_vfiprintf_r+0x1ee>
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d0c5      	beq.n	800c88a <_vfiprintf_r+0x176>
 800c8fe:	9105      	str	r1, [sp, #20]
 800c900:	e7c3      	b.n	800c88a <_vfiprintf_r+0x176>
 800c902:	fb0c 2101 	mla	r1, ip, r1, r2
 800c906:	4604      	mov	r4, r0
 800c908:	2301      	movs	r3, #1
 800c90a:	e7f0      	b.n	800c8ee <_vfiprintf_r+0x1da>
 800c90c:	ab03      	add	r3, sp, #12
 800c90e:	9300      	str	r3, [sp, #0]
 800c910:	462a      	mov	r2, r5
 800c912:	4b16      	ldr	r3, [pc, #88]	; (800c96c <_vfiprintf_r+0x258>)
 800c914:	a904      	add	r1, sp, #16
 800c916:	4630      	mov	r0, r6
 800c918:	f7fc f9b4 	bl	8008c84 <_printf_float>
 800c91c:	4607      	mov	r7, r0
 800c91e:	1c78      	adds	r0, r7, #1
 800c920:	d1d6      	bne.n	800c8d0 <_vfiprintf_r+0x1bc>
 800c922:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c924:	07d9      	lsls	r1, r3, #31
 800c926:	d405      	bmi.n	800c934 <_vfiprintf_r+0x220>
 800c928:	89ab      	ldrh	r3, [r5, #12]
 800c92a:	059a      	lsls	r2, r3, #22
 800c92c:	d402      	bmi.n	800c934 <_vfiprintf_r+0x220>
 800c92e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c930:	f7fc f896 	bl	8008a60 <__retarget_lock_release_recursive>
 800c934:	89ab      	ldrh	r3, [r5, #12]
 800c936:	065b      	lsls	r3, r3, #25
 800c938:	f53f af12 	bmi.w	800c760 <_vfiprintf_r+0x4c>
 800c93c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c93e:	e711      	b.n	800c764 <_vfiprintf_r+0x50>
 800c940:	ab03      	add	r3, sp, #12
 800c942:	9300      	str	r3, [sp, #0]
 800c944:	462a      	mov	r2, r5
 800c946:	4b09      	ldr	r3, [pc, #36]	; (800c96c <_vfiprintf_r+0x258>)
 800c948:	a904      	add	r1, sp, #16
 800c94a:	4630      	mov	r0, r6
 800c94c:	f7fc fc3e 	bl	80091cc <_printf_i>
 800c950:	e7e4      	b.n	800c91c <_vfiprintf_r+0x208>
 800c952:	bf00      	nop
 800c954:	0800f6c0 	.word	0x0800f6c0
 800c958:	0800f6e0 	.word	0x0800f6e0
 800c95c:	0800f6a0 	.word	0x0800f6a0
 800c960:	0800fafc 	.word	0x0800fafc
 800c964:	0800fb06 	.word	0x0800fb06
 800c968:	08008c85 	.word	0x08008c85
 800c96c:	0800c6ef 	.word	0x0800c6ef
 800c970:	0800fb02 	.word	0x0800fb02

0800c974 <_read_r>:
 800c974:	b538      	push	{r3, r4, r5, lr}
 800c976:	4d07      	ldr	r5, [pc, #28]	; (800c994 <_read_r+0x20>)
 800c978:	4604      	mov	r4, r0
 800c97a:	4608      	mov	r0, r1
 800c97c:	4611      	mov	r1, r2
 800c97e:	2200      	movs	r2, #0
 800c980:	602a      	str	r2, [r5, #0]
 800c982:	461a      	mov	r2, r3
 800c984:	f7f6 f97e 	bl	8002c84 <_read>
 800c988:	1c43      	adds	r3, r0, #1
 800c98a:	d102      	bne.n	800c992 <_read_r+0x1e>
 800c98c:	682b      	ldr	r3, [r5, #0]
 800c98e:	b103      	cbz	r3, 800c992 <_read_r+0x1e>
 800c990:	6023      	str	r3, [r4, #0]
 800c992:	bd38      	pop	{r3, r4, r5, pc}
 800c994:	20004620 	.word	0x20004620

0800c998 <nan>:
 800c998:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c9a0 <nan+0x8>
 800c99c:	4770      	bx	lr
 800c99e:	bf00      	nop
 800c9a0:	00000000 	.word	0x00000000
 800c9a4:	7ff80000 	.word	0x7ff80000

0800c9a8 <strncmp>:
 800c9a8:	b510      	push	{r4, lr}
 800c9aa:	b16a      	cbz	r2, 800c9c8 <strncmp+0x20>
 800c9ac:	3901      	subs	r1, #1
 800c9ae:	1884      	adds	r4, r0, r2
 800c9b0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c9b4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c9b8:	4293      	cmp	r3, r2
 800c9ba:	d103      	bne.n	800c9c4 <strncmp+0x1c>
 800c9bc:	42a0      	cmp	r0, r4
 800c9be:	d001      	beq.n	800c9c4 <strncmp+0x1c>
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d1f5      	bne.n	800c9b0 <strncmp+0x8>
 800c9c4:	1a98      	subs	r0, r3, r2
 800c9c6:	bd10      	pop	{r4, pc}
 800c9c8:	4610      	mov	r0, r2
 800c9ca:	e7fc      	b.n	800c9c6 <strncmp+0x1e>

0800c9cc <__ascii_wctomb>:
 800c9cc:	b149      	cbz	r1, 800c9e2 <__ascii_wctomb+0x16>
 800c9ce:	2aff      	cmp	r2, #255	; 0xff
 800c9d0:	bf85      	ittet	hi
 800c9d2:	238a      	movhi	r3, #138	; 0x8a
 800c9d4:	6003      	strhi	r3, [r0, #0]
 800c9d6:	700a      	strbls	r2, [r1, #0]
 800c9d8:	f04f 30ff 	movhi.w	r0, #4294967295
 800c9dc:	bf98      	it	ls
 800c9de:	2001      	movls	r0, #1
 800c9e0:	4770      	bx	lr
 800c9e2:	4608      	mov	r0, r1
 800c9e4:	4770      	bx	lr
	...

0800c9e8 <__assert_func>:
 800c9e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c9ea:	4614      	mov	r4, r2
 800c9ec:	461a      	mov	r2, r3
 800c9ee:	4b09      	ldr	r3, [pc, #36]	; (800ca14 <__assert_func+0x2c>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	4605      	mov	r5, r0
 800c9f4:	68d8      	ldr	r0, [r3, #12]
 800c9f6:	b14c      	cbz	r4, 800ca0c <__assert_func+0x24>
 800c9f8:	4b07      	ldr	r3, [pc, #28]	; (800ca18 <__assert_func+0x30>)
 800c9fa:	9100      	str	r1, [sp, #0]
 800c9fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca00:	4906      	ldr	r1, [pc, #24]	; (800ca1c <__assert_func+0x34>)
 800ca02:	462b      	mov	r3, r5
 800ca04:	f000 f80e 	bl	800ca24 <fiprintf>
 800ca08:	f000 f840 	bl	800ca8c <abort>
 800ca0c:	4b04      	ldr	r3, [pc, #16]	; (800ca20 <__assert_func+0x38>)
 800ca0e:	461c      	mov	r4, r3
 800ca10:	e7f3      	b.n	800c9fa <__assert_func+0x12>
 800ca12:	bf00      	nop
 800ca14:	20000048 	.word	0x20000048
 800ca18:	0800fb0d 	.word	0x0800fb0d
 800ca1c:	0800fb1a 	.word	0x0800fb1a
 800ca20:	0800fb48 	.word	0x0800fb48

0800ca24 <fiprintf>:
 800ca24:	b40e      	push	{r1, r2, r3}
 800ca26:	b503      	push	{r0, r1, lr}
 800ca28:	4601      	mov	r1, r0
 800ca2a:	ab03      	add	r3, sp, #12
 800ca2c:	4805      	ldr	r0, [pc, #20]	; (800ca44 <fiprintf+0x20>)
 800ca2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca32:	6800      	ldr	r0, [r0, #0]
 800ca34:	9301      	str	r3, [sp, #4]
 800ca36:	f7ff fe6d 	bl	800c714 <_vfiprintf_r>
 800ca3a:	b002      	add	sp, #8
 800ca3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca40:	b003      	add	sp, #12
 800ca42:	4770      	bx	lr
 800ca44:	20000048 	.word	0x20000048

0800ca48 <_fstat_r>:
 800ca48:	b538      	push	{r3, r4, r5, lr}
 800ca4a:	4d07      	ldr	r5, [pc, #28]	; (800ca68 <_fstat_r+0x20>)
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	4604      	mov	r4, r0
 800ca50:	4608      	mov	r0, r1
 800ca52:	4611      	mov	r1, r2
 800ca54:	602b      	str	r3, [r5, #0]
 800ca56:	f7f6 f95a 	bl	8002d0e <_fstat>
 800ca5a:	1c43      	adds	r3, r0, #1
 800ca5c:	d102      	bne.n	800ca64 <_fstat_r+0x1c>
 800ca5e:	682b      	ldr	r3, [r5, #0]
 800ca60:	b103      	cbz	r3, 800ca64 <_fstat_r+0x1c>
 800ca62:	6023      	str	r3, [r4, #0]
 800ca64:	bd38      	pop	{r3, r4, r5, pc}
 800ca66:	bf00      	nop
 800ca68:	20004620 	.word	0x20004620

0800ca6c <_isatty_r>:
 800ca6c:	b538      	push	{r3, r4, r5, lr}
 800ca6e:	4d06      	ldr	r5, [pc, #24]	; (800ca88 <_isatty_r+0x1c>)
 800ca70:	2300      	movs	r3, #0
 800ca72:	4604      	mov	r4, r0
 800ca74:	4608      	mov	r0, r1
 800ca76:	602b      	str	r3, [r5, #0]
 800ca78:	f7f6 f959 	bl	8002d2e <_isatty>
 800ca7c:	1c43      	adds	r3, r0, #1
 800ca7e:	d102      	bne.n	800ca86 <_isatty_r+0x1a>
 800ca80:	682b      	ldr	r3, [r5, #0]
 800ca82:	b103      	cbz	r3, 800ca86 <_isatty_r+0x1a>
 800ca84:	6023      	str	r3, [r4, #0]
 800ca86:	bd38      	pop	{r3, r4, r5, pc}
 800ca88:	20004620 	.word	0x20004620

0800ca8c <abort>:
 800ca8c:	b508      	push	{r3, lr}
 800ca8e:	2006      	movs	r0, #6
 800ca90:	f000 f82c 	bl	800caec <raise>
 800ca94:	2001      	movs	r0, #1
 800ca96:	f7f6 f8eb 	bl	8002c70 <_exit>

0800ca9a <_raise_r>:
 800ca9a:	291f      	cmp	r1, #31
 800ca9c:	b538      	push	{r3, r4, r5, lr}
 800ca9e:	4604      	mov	r4, r0
 800caa0:	460d      	mov	r5, r1
 800caa2:	d904      	bls.n	800caae <_raise_r+0x14>
 800caa4:	2316      	movs	r3, #22
 800caa6:	6003      	str	r3, [r0, #0]
 800caa8:	f04f 30ff 	mov.w	r0, #4294967295
 800caac:	bd38      	pop	{r3, r4, r5, pc}
 800caae:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cab0:	b112      	cbz	r2, 800cab8 <_raise_r+0x1e>
 800cab2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cab6:	b94b      	cbnz	r3, 800cacc <_raise_r+0x32>
 800cab8:	4620      	mov	r0, r4
 800caba:	f000 f831 	bl	800cb20 <_getpid_r>
 800cabe:	462a      	mov	r2, r5
 800cac0:	4601      	mov	r1, r0
 800cac2:	4620      	mov	r0, r4
 800cac4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cac8:	f000 b818 	b.w	800cafc <_kill_r>
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d00a      	beq.n	800cae6 <_raise_r+0x4c>
 800cad0:	1c59      	adds	r1, r3, #1
 800cad2:	d103      	bne.n	800cadc <_raise_r+0x42>
 800cad4:	2316      	movs	r3, #22
 800cad6:	6003      	str	r3, [r0, #0]
 800cad8:	2001      	movs	r0, #1
 800cada:	e7e7      	b.n	800caac <_raise_r+0x12>
 800cadc:	2400      	movs	r4, #0
 800cade:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cae2:	4628      	mov	r0, r5
 800cae4:	4798      	blx	r3
 800cae6:	2000      	movs	r0, #0
 800cae8:	e7e0      	b.n	800caac <_raise_r+0x12>
	...

0800caec <raise>:
 800caec:	4b02      	ldr	r3, [pc, #8]	; (800caf8 <raise+0xc>)
 800caee:	4601      	mov	r1, r0
 800caf0:	6818      	ldr	r0, [r3, #0]
 800caf2:	f7ff bfd2 	b.w	800ca9a <_raise_r>
 800caf6:	bf00      	nop
 800caf8:	20000048 	.word	0x20000048

0800cafc <_kill_r>:
 800cafc:	b538      	push	{r3, r4, r5, lr}
 800cafe:	4d07      	ldr	r5, [pc, #28]	; (800cb1c <_kill_r+0x20>)
 800cb00:	2300      	movs	r3, #0
 800cb02:	4604      	mov	r4, r0
 800cb04:	4608      	mov	r0, r1
 800cb06:	4611      	mov	r1, r2
 800cb08:	602b      	str	r3, [r5, #0]
 800cb0a:	f7f6 f8a1 	bl	8002c50 <_kill>
 800cb0e:	1c43      	adds	r3, r0, #1
 800cb10:	d102      	bne.n	800cb18 <_kill_r+0x1c>
 800cb12:	682b      	ldr	r3, [r5, #0]
 800cb14:	b103      	cbz	r3, 800cb18 <_kill_r+0x1c>
 800cb16:	6023      	str	r3, [r4, #0]
 800cb18:	bd38      	pop	{r3, r4, r5, pc}
 800cb1a:	bf00      	nop
 800cb1c:	20004620 	.word	0x20004620

0800cb20 <_getpid_r>:
 800cb20:	f7f6 b88e 	b.w	8002c40 <_getpid>
 800cb24:	0000      	movs	r0, r0
	...

0800cb28 <atan>:
 800cb28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb2c:	ec55 4b10 	vmov	r4, r5, d0
 800cb30:	4bc3      	ldr	r3, [pc, #780]	; (800ce40 <atan+0x318>)
 800cb32:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cb36:	429e      	cmp	r6, r3
 800cb38:	46ab      	mov	fp, r5
 800cb3a:	dd18      	ble.n	800cb6e <atan+0x46>
 800cb3c:	4bc1      	ldr	r3, [pc, #772]	; (800ce44 <atan+0x31c>)
 800cb3e:	429e      	cmp	r6, r3
 800cb40:	dc01      	bgt.n	800cb46 <atan+0x1e>
 800cb42:	d109      	bne.n	800cb58 <atan+0x30>
 800cb44:	b144      	cbz	r4, 800cb58 <atan+0x30>
 800cb46:	4622      	mov	r2, r4
 800cb48:	462b      	mov	r3, r5
 800cb4a:	4620      	mov	r0, r4
 800cb4c:	4629      	mov	r1, r5
 800cb4e:	f7f3 fbcd 	bl	80002ec <__adddf3>
 800cb52:	4604      	mov	r4, r0
 800cb54:	460d      	mov	r5, r1
 800cb56:	e006      	b.n	800cb66 <atan+0x3e>
 800cb58:	f1bb 0f00 	cmp.w	fp, #0
 800cb5c:	f300 8131 	bgt.w	800cdc2 <atan+0x29a>
 800cb60:	a59b      	add	r5, pc, #620	; (adr r5, 800cdd0 <atan+0x2a8>)
 800cb62:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cb66:	ec45 4b10 	vmov	d0, r4, r5
 800cb6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb6e:	4bb6      	ldr	r3, [pc, #728]	; (800ce48 <atan+0x320>)
 800cb70:	429e      	cmp	r6, r3
 800cb72:	dc14      	bgt.n	800cb9e <atan+0x76>
 800cb74:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800cb78:	429e      	cmp	r6, r3
 800cb7a:	dc0d      	bgt.n	800cb98 <atan+0x70>
 800cb7c:	a396      	add	r3, pc, #600	; (adr r3, 800cdd8 <atan+0x2b0>)
 800cb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb82:	ee10 0a10 	vmov	r0, s0
 800cb86:	4629      	mov	r1, r5
 800cb88:	f7f3 fbb0 	bl	80002ec <__adddf3>
 800cb8c:	4baf      	ldr	r3, [pc, #700]	; (800ce4c <atan+0x324>)
 800cb8e:	2200      	movs	r2, #0
 800cb90:	f7f3 fff2 	bl	8000b78 <__aeabi_dcmpgt>
 800cb94:	2800      	cmp	r0, #0
 800cb96:	d1e6      	bne.n	800cb66 <atan+0x3e>
 800cb98:	f04f 3aff 	mov.w	sl, #4294967295
 800cb9c:	e02b      	b.n	800cbf6 <atan+0xce>
 800cb9e:	f000 f9b3 	bl	800cf08 <fabs>
 800cba2:	4bab      	ldr	r3, [pc, #684]	; (800ce50 <atan+0x328>)
 800cba4:	429e      	cmp	r6, r3
 800cba6:	ec55 4b10 	vmov	r4, r5, d0
 800cbaa:	f300 80bf 	bgt.w	800cd2c <atan+0x204>
 800cbae:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800cbb2:	429e      	cmp	r6, r3
 800cbb4:	f300 80a0 	bgt.w	800ccf8 <atan+0x1d0>
 800cbb8:	ee10 2a10 	vmov	r2, s0
 800cbbc:	ee10 0a10 	vmov	r0, s0
 800cbc0:	462b      	mov	r3, r5
 800cbc2:	4629      	mov	r1, r5
 800cbc4:	f7f3 fb92 	bl	80002ec <__adddf3>
 800cbc8:	4ba0      	ldr	r3, [pc, #640]	; (800ce4c <atan+0x324>)
 800cbca:	2200      	movs	r2, #0
 800cbcc:	f7f3 fb8c 	bl	80002e8 <__aeabi_dsub>
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	4606      	mov	r6, r0
 800cbd4:	460f      	mov	r7, r1
 800cbd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cbda:	4620      	mov	r0, r4
 800cbdc:	4629      	mov	r1, r5
 800cbde:	f7f3 fb85 	bl	80002ec <__adddf3>
 800cbe2:	4602      	mov	r2, r0
 800cbe4:	460b      	mov	r3, r1
 800cbe6:	4630      	mov	r0, r6
 800cbe8:	4639      	mov	r1, r7
 800cbea:	f7f3 fe5f 	bl	80008ac <__aeabi_ddiv>
 800cbee:	f04f 0a00 	mov.w	sl, #0
 800cbf2:	4604      	mov	r4, r0
 800cbf4:	460d      	mov	r5, r1
 800cbf6:	4622      	mov	r2, r4
 800cbf8:	462b      	mov	r3, r5
 800cbfa:	4620      	mov	r0, r4
 800cbfc:	4629      	mov	r1, r5
 800cbfe:	f7f3 fd2b 	bl	8000658 <__aeabi_dmul>
 800cc02:	4602      	mov	r2, r0
 800cc04:	460b      	mov	r3, r1
 800cc06:	4680      	mov	r8, r0
 800cc08:	4689      	mov	r9, r1
 800cc0a:	f7f3 fd25 	bl	8000658 <__aeabi_dmul>
 800cc0e:	a374      	add	r3, pc, #464	; (adr r3, 800cde0 <atan+0x2b8>)
 800cc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc14:	4606      	mov	r6, r0
 800cc16:	460f      	mov	r7, r1
 800cc18:	f7f3 fd1e 	bl	8000658 <__aeabi_dmul>
 800cc1c:	a372      	add	r3, pc, #456	; (adr r3, 800cde8 <atan+0x2c0>)
 800cc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc22:	f7f3 fb63 	bl	80002ec <__adddf3>
 800cc26:	4632      	mov	r2, r6
 800cc28:	463b      	mov	r3, r7
 800cc2a:	f7f3 fd15 	bl	8000658 <__aeabi_dmul>
 800cc2e:	a370      	add	r3, pc, #448	; (adr r3, 800cdf0 <atan+0x2c8>)
 800cc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc34:	f7f3 fb5a 	bl	80002ec <__adddf3>
 800cc38:	4632      	mov	r2, r6
 800cc3a:	463b      	mov	r3, r7
 800cc3c:	f7f3 fd0c 	bl	8000658 <__aeabi_dmul>
 800cc40:	a36d      	add	r3, pc, #436	; (adr r3, 800cdf8 <atan+0x2d0>)
 800cc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc46:	f7f3 fb51 	bl	80002ec <__adddf3>
 800cc4a:	4632      	mov	r2, r6
 800cc4c:	463b      	mov	r3, r7
 800cc4e:	f7f3 fd03 	bl	8000658 <__aeabi_dmul>
 800cc52:	a36b      	add	r3, pc, #428	; (adr r3, 800ce00 <atan+0x2d8>)
 800cc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc58:	f7f3 fb48 	bl	80002ec <__adddf3>
 800cc5c:	4632      	mov	r2, r6
 800cc5e:	463b      	mov	r3, r7
 800cc60:	f7f3 fcfa 	bl	8000658 <__aeabi_dmul>
 800cc64:	a368      	add	r3, pc, #416	; (adr r3, 800ce08 <atan+0x2e0>)
 800cc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc6a:	f7f3 fb3f 	bl	80002ec <__adddf3>
 800cc6e:	4642      	mov	r2, r8
 800cc70:	464b      	mov	r3, r9
 800cc72:	f7f3 fcf1 	bl	8000658 <__aeabi_dmul>
 800cc76:	a366      	add	r3, pc, #408	; (adr r3, 800ce10 <atan+0x2e8>)
 800cc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc7c:	4680      	mov	r8, r0
 800cc7e:	4689      	mov	r9, r1
 800cc80:	4630      	mov	r0, r6
 800cc82:	4639      	mov	r1, r7
 800cc84:	f7f3 fce8 	bl	8000658 <__aeabi_dmul>
 800cc88:	a363      	add	r3, pc, #396	; (adr r3, 800ce18 <atan+0x2f0>)
 800cc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc8e:	f7f3 fb2b 	bl	80002e8 <__aeabi_dsub>
 800cc92:	4632      	mov	r2, r6
 800cc94:	463b      	mov	r3, r7
 800cc96:	f7f3 fcdf 	bl	8000658 <__aeabi_dmul>
 800cc9a:	a361      	add	r3, pc, #388	; (adr r3, 800ce20 <atan+0x2f8>)
 800cc9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cca0:	f7f3 fb22 	bl	80002e8 <__aeabi_dsub>
 800cca4:	4632      	mov	r2, r6
 800cca6:	463b      	mov	r3, r7
 800cca8:	f7f3 fcd6 	bl	8000658 <__aeabi_dmul>
 800ccac:	a35e      	add	r3, pc, #376	; (adr r3, 800ce28 <atan+0x300>)
 800ccae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccb2:	f7f3 fb19 	bl	80002e8 <__aeabi_dsub>
 800ccb6:	4632      	mov	r2, r6
 800ccb8:	463b      	mov	r3, r7
 800ccba:	f7f3 fccd 	bl	8000658 <__aeabi_dmul>
 800ccbe:	a35c      	add	r3, pc, #368	; (adr r3, 800ce30 <atan+0x308>)
 800ccc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc4:	f7f3 fb10 	bl	80002e8 <__aeabi_dsub>
 800ccc8:	4632      	mov	r2, r6
 800ccca:	463b      	mov	r3, r7
 800cccc:	f7f3 fcc4 	bl	8000658 <__aeabi_dmul>
 800ccd0:	4602      	mov	r2, r0
 800ccd2:	460b      	mov	r3, r1
 800ccd4:	4640      	mov	r0, r8
 800ccd6:	4649      	mov	r1, r9
 800ccd8:	f7f3 fb08 	bl	80002ec <__adddf3>
 800ccdc:	4622      	mov	r2, r4
 800ccde:	462b      	mov	r3, r5
 800cce0:	f7f3 fcba 	bl	8000658 <__aeabi_dmul>
 800cce4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cce8:	4602      	mov	r2, r0
 800ccea:	460b      	mov	r3, r1
 800ccec:	d14b      	bne.n	800cd86 <atan+0x25e>
 800ccee:	4620      	mov	r0, r4
 800ccf0:	4629      	mov	r1, r5
 800ccf2:	f7f3 faf9 	bl	80002e8 <__aeabi_dsub>
 800ccf6:	e72c      	b.n	800cb52 <atan+0x2a>
 800ccf8:	ee10 0a10 	vmov	r0, s0
 800ccfc:	4b53      	ldr	r3, [pc, #332]	; (800ce4c <atan+0x324>)
 800ccfe:	2200      	movs	r2, #0
 800cd00:	4629      	mov	r1, r5
 800cd02:	f7f3 faf1 	bl	80002e8 <__aeabi_dsub>
 800cd06:	4b51      	ldr	r3, [pc, #324]	; (800ce4c <atan+0x324>)
 800cd08:	4606      	mov	r6, r0
 800cd0a:	460f      	mov	r7, r1
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	4620      	mov	r0, r4
 800cd10:	4629      	mov	r1, r5
 800cd12:	f7f3 faeb 	bl	80002ec <__adddf3>
 800cd16:	4602      	mov	r2, r0
 800cd18:	460b      	mov	r3, r1
 800cd1a:	4630      	mov	r0, r6
 800cd1c:	4639      	mov	r1, r7
 800cd1e:	f7f3 fdc5 	bl	80008ac <__aeabi_ddiv>
 800cd22:	f04f 0a01 	mov.w	sl, #1
 800cd26:	4604      	mov	r4, r0
 800cd28:	460d      	mov	r5, r1
 800cd2a:	e764      	b.n	800cbf6 <atan+0xce>
 800cd2c:	4b49      	ldr	r3, [pc, #292]	; (800ce54 <atan+0x32c>)
 800cd2e:	429e      	cmp	r6, r3
 800cd30:	da1d      	bge.n	800cd6e <atan+0x246>
 800cd32:	ee10 0a10 	vmov	r0, s0
 800cd36:	4b48      	ldr	r3, [pc, #288]	; (800ce58 <atan+0x330>)
 800cd38:	2200      	movs	r2, #0
 800cd3a:	4629      	mov	r1, r5
 800cd3c:	f7f3 fad4 	bl	80002e8 <__aeabi_dsub>
 800cd40:	4b45      	ldr	r3, [pc, #276]	; (800ce58 <atan+0x330>)
 800cd42:	4606      	mov	r6, r0
 800cd44:	460f      	mov	r7, r1
 800cd46:	2200      	movs	r2, #0
 800cd48:	4620      	mov	r0, r4
 800cd4a:	4629      	mov	r1, r5
 800cd4c:	f7f3 fc84 	bl	8000658 <__aeabi_dmul>
 800cd50:	4b3e      	ldr	r3, [pc, #248]	; (800ce4c <atan+0x324>)
 800cd52:	2200      	movs	r2, #0
 800cd54:	f7f3 faca 	bl	80002ec <__adddf3>
 800cd58:	4602      	mov	r2, r0
 800cd5a:	460b      	mov	r3, r1
 800cd5c:	4630      	mov	r0, r6
 800cd5e:	4639      	mov	r1, r7
 800cd60:	f7f3 fda4 	bl	80008ac <__aeabi_ddiv>
 800cd64:	f04f 0a02 	mov.w	sl, #2
 800cd68:	4604      	mov	r4, r0
 800cd6a:	460d      	mov	r5, r1
 800cd6c:	e743      	b.n	800cbf6 <atan+0xce>
 800cd6e:	462b      	mov	r3, r5
 800cd70:	ee10 2a10 	vmov	r2, s0
 800cd74:	4939      	ldr	r1, [pc, #228]	; (800ce5c <atan+0x334>)
 800cd76:	2000      	movs	r0, #0
 800cd78:	f7f3 fd98 	bl	80008ac <__aeabi_ddiv>
 800cd7c:	f04f 0a03 	mov.w	sl, #3
 800cd80:	4604      	mov	r4, r0
 800cd82:	460d      	mov	r5, r1
 800cd84:	e737      	b.n	800cbf6 <atan+0xce>
 800cd86:	4b36      	ldr	r3, [pc, #216]	; (800ce60 <atan+0x338>)
 800cd88:	4e36      	ldr	r6, [pc, #216]	; (800ce64 <atan+0x33c>)
 800cd8a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800cd8e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800cd92:	e9da 2300 	ldrd	r2, r3, [sl]
 800cd96:	f7f3 faa7 	bl	80002e8 <__aeabi_dsub>
 800cd9a:	4622      	mov	r2, r4
 800cd9c:	462b      	mov	r3, r5
 800cd9e:	f7f3 faa3 	bl	80002e8 <__aeabi_dsub>
 800cda2:	4602      	mov	r2, r0
 800cda4:	460b      	mov	r3, r1
 800cda6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800cdaa:	f7f3 fa9d 	bl	80002e8 <__aeabi_dsub>
 800cdae:	f1bb 0f00 	cmp.w	fp, #0
 800cdb2:	4604      	mov	r4, r0
 800cdb4:	460d      	mov	r5, r1
 800cdb6:	f6bf aed6 	bge.w	800cb66 <atan+0x3e>
 800cdba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cdbe:	461d      	mov	r5, r3
 800cdc0:	e6d1      	b.n	800cb66 <atan+0x3e>
 800cdc2:	a51d      	add	r5, pc, #116	; (adr r5, 800ce38 <atan+0x310>)
 800cdc4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cdc8:	e6cd      	b.n	800cb66 <atan+0x3e>
 800cdca:	bf00      	nop
 800cdcc:	f3af 8000 	nop.w
 800cdd0:	54442d18 	.word	0x54442d18
 800cdd4:	bff921fb 	.word	0xbff921fb
 800cdd8:	8800759c 	.word	0x8800759c
 800cddc:	7e37e43c 	.word	0x7e37e43c
 800cde0:	e322da11 	.word	0xe322da11
 800cde4:	3f90ad3a 	.word	0x3f90ad3a
 800cde8:	24760deb 	.word	0x24760deb
 800cdec:	3fa97b4b 	.word	0x3fa97b4b
 800cdf0:	a0d03d51 	.word	0xa0d03d51
 800cdf4:	3fb10d66 	.word	0x3fb10d66
 800cdf8:	c54c206e 	.word	0xc54c206e
 800cdfc:	3fb745cd 	.word	0x3fb745cd
 800ce00:	920083ff 	.word	0x920083ff
 800ce04:	3fc24924 	.word	0x3fc24924
 800ce08:	5555550d 	.word	0x5555550d
 800ce0c:	3fd55555 	.word	0x3fd55555
 800ce10:	2c6a6c2f 	.word	0x2c6a6c2f
 800ce14:	bfa2b444 	.word	0xbfa2b444
 800ce18:	52defd9a 	.word	0x52defd9a
 800ce1c:	3fadde2d 	.word	0x3fadde2d
 800ce20:	af749a6d 	.word	0xaf749a6d
 800ce24:	3fb3b0f2 	.word	0x3fb3b0f2
 800ce28:	fe231671 	.word	0xfe231671
 800ce2c:	3fbc71c6 	.word	0x3fbc71c6
 800ce30:	9998ebc4 	.word	0x9998ebc4
 800ce34:	3fc99999 	.word	0x3fc99999
 800ce38:	54442d18 	.word	0x54442d18
 800ce3c:	3ff921fb 	.word	0x3ff921fb
 800ce40:	440fffff 	.word	0x440fffff
 800ce44:	7ff00000 	.word	0x7ff00000
 800ce48:	3fdbffff 	.word	0x3fdbffff
 800ce4c:	3ff00000 	.word	0x3ff00000
 800ce50:	3ff2ffff 	.word	0x3ff2ffff
 800ce54:	40038000 	.word	0x40038000
 800ce58:	3ff80000 	.word	0x3ff80000
 800ce5c:	bff00000 	.word	0xbff00000
 800ce60:	0800fb70 	.word	0x0800fb70
 800ce64:	0800fb50 	.word	0x0800fb50

0800ce68 <cos>:
 800ce68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ce6a:	ec53 2b10 	vmov	r2, r3, d0
 800ce6e:	4824      	ldr	r0, [pc, #144]	; (800cf00 <cos+0x98>)
 800ce70:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ce74:	4281      	cmp	r1, r0
 800ce76:	dc06      	bgt.n	800ce86 <cos+0x1e>
 800ce78:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800cef8 <cos+0x90>
 800ce7c:	f001 fb84 	bl	800e588 <__kernel_cos>
 800ce80:	ec51 0b10 	vmov	r0, r1, d0
 800ce84:	e007      	b.n	800ce96 <cos+0x2e>
 800ce86:	481f      	ldr	r0, [pc, #124]	; (800cf04 <cos+0x9c>)
 800ce88:	4281      	cmp	r1, r0
 800ce8a:	dd09      	ble.n	800cea0 <cos+0x38>
 800ce8c:	ee10 0a10 	vmov	r0, s0
 800ce90:	4619      	mov	r1, r3
 800ce92:	f7f3 fa29 	bl	80002e8 <__aeabi_dsub>
 800ce96:	ec41 0b10 	vmov	d0, r0, r1
 800ce9a:	b005      	add	sp, #20
 800ce9c:	f85d fb04 	ldr.w	pc, [sp], #4
 800cea0:	4668      	mov	r0, sp
 800cea2:	f001 f8b1 	bl	800e008 <__ieee754_rem_pio2>
 800cea6:	f000 0003 	and.w	r0, r0, #3
 800ceaa:	2801      	cmp	r0, #1
 800ceac:	d007      	beq.n	800cebe <cos+0x56>
 800ceae:	2802      	cmp	r0, #2
 800ceb0:	d012      	beq.n	800ced8 <cos+0x70>
 800ceb2:	b9c0      	cbnz	r0, 800cee6 <cos+0x7e>
 800ceb4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ceb8:	ed9d 0b00 	vldr	d0, [sp]
 800cebc:	e7de      	b.n	800ce7c <cos+0x14>
 800cebe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cec2:	ed9d 0b00 	vldr	d0, [sp]
 800cec6:	f001 ff67 	bl	800ed98 <__kernel_sin>
 800ceca:	ec53 2b10 	vmov	r2, r3, d0
 800cece:	ee10 0a10 	vmov	r0, s0
 800ced2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ced6:	e7de      	b.n	800ce96 <cos+0x2e>
 800ced8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cedc:	ed9d 0b00 	vldr	d0, [sp]
 800cee0:	f001 fb52 	bl	800e588 <__kernel_cos>
 800cee4:	e7f1      	b.n	800ceca <cos+0x62>
 800cee6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ceea:	ed9d 0b00 	vldr	d0, [sp]
 800ceee:	2001      	movs	r0, #1
 800cef0:	f001 ff52 	bl	800ed98 <__kernel_sin>
 800cef4:	e7c4      	b.n	800ce80 <cos+0x18>
 800cef6:	bf00      	nop
	...
 800cf00:	3fe921fb 	.word	0x3fe921fb
 800cf04:	7fefffff 	.word	0x7fefffff

0800cf08 <fabs>:
 800cf08:	ec51 0b10 	vmov	r0, r1, d0
 800cf0c:	ee10 2a10 	vmov	r2, s0
 800cf10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cf14:	ec43 2b10 	vmov	d0, r2, r3
 800cf18:	4770      	bx	lr
 800cf1a:	0000      	movs	r0, r0
 800cf1c:	0000      	movs	r0, r0
	...

0800cf20 <sin>:
 800cf20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf22:	ec53 2b10 	vmov	r2, r3, d0
 800cf26:	4826      	ldr	r0, [pc, #152]	; (800cfc0 <sin+0xa0>)
 800cf28:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cf2c:	4281      	cmp	r1, r0
 800cf2e:	dc07      	bgt.n	800cf40 <sin+0x20>
 800cf30:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800cfb8 <sin+0x98>
 800cf34:	2000      	movs	r0, #0
 800cf36:	f001 ff2f 	bl	800ed98 <__kernel_sin>
 800cf3a:	ec51 0b10 	vmov	r0, r1, d0
 800cf3e:	e007      	b.n	800cf50 <sin+0x30>
 800cf40:	4820      	ldr	r0, [pc, #128]	; (800cfc4 <sin+0xa4>)
 800cf42:	4281      	cmp	r1, r0
 800cf44:	dd09      	ble.n	800cf5a <sin+0x3a>
 800cf46:	ee10 0a10 	vmov	r0, s0
 800cf4a:	4619      	mov	r1, r3
 800cf4c:	f7f3 f9cc 	bl	80002e8 <__aeabi_dsub>
 800cf50:	ec41 0b10 	vmov	d0, r0, r1
 800cf54:	b005      	add	sp, #20
 800cf56:	f85d fb04 	ldr.w	pc, [sp], #4
 800cf5a:	4668      	mov	r0, sp
 800cf5c:	f001 f854 	bl	800e008 <__ieee754_rem_pio2>
 800cf60:	f000 0003 	and.w	r0, r0, #3
 800cf64:	2801      	cmp	r0, #1
 800cf66:	d008      	beq.n	800cf7a <sin+0x5a>
 800cf68:	2802      	cmp	r0, #2
 800cf6a:	d00d      	beq.n	800cf88 <sin+0x68>
 800cf6c:	b9d0      	cbnz	r0, 800cfa4 <sin+0x84>
 800cf6e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cf72:	ed9d 0b00 	vldr	d0, [sp]
 800cf76:	2001      	movs	r0, #1
 800cf78:	e7dd      	b.n	800cf36 <sin+0x16>
 800cf7a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cf7e:	ed9d 0b00 	vldr	d0, [sp]
 800cf82:	f001 fb01 	bl	800e588 <__kernel_cos>
 800cf86:	e7d8      	b.n	800cf3a <sin+0x1a>
 800cf88:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cf8c:	ed9d 0b00 	vldr	d0, [sp]
 800cf90:	2001      	movs	r0, #1
 800cf92:	f001 ff01 	bl	800ed98 <__kernel_sin>
 800cf96:	ec53 2b10 	vmov	r2, r3, d0
 800cf9a:	ee10 0a10 	vmov	r0, s0
 800cf9e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cfa2:	e7d5      	b.n	800cf50 <sin+0x30>
 800cfa4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cfa8:	ed9d 0b00 	vldr	d0, [sp]
 800cfac:	f001 faec 	bl	800e588 <__kernel_cos>
 800cfb0:	e7f1      	b.n	800cf96 <sin+0x76>
 800cfb2:	bf00      	nop
 800cfb4:	f3af 8000 	nop.w
	...
 800cfc0:	3fe921fb 	.word	0x3fe921fb
 800cfc4:	7fefffff 	.word	0x7fefffff

0800cfc8 <atan2>:
 800cfc8:	f000 b91e 	b.w	800d208 <__ieee754_atan2>

0800cfcc <fmod>:
 800cfcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfce:	ed2d 8b02 	vpush	{d8}
 800cfd2:	ec57 6b10 	vmov	r6, r7, d0
 800cfd6:	ec55 4b11 	vmov	r4, r5, d1
 800cfda:	f000 f9df 	bl	800d39c <__ieee754_fmod>
 800cfde:	4b18      	ldr	r3, [pc, #96]	; (800d040 <fmod+0x74>)
 800cfe0:	eeb0 8a40 	vmov.f32	s16, s0
 800cfe4:	eef0 8a60 	vmov.f32	s17, s1
 800cfe8:	f993 3000 	ldrsb.w	r3, [r3]
 800cfec:	3301      	adds	r3, #1
 800cfee:	d020      	beq.n	800d032 <fmod+0x66>
 800cff0:	4622      	mov	r2, r4
 800cff2:	462b      	mov	r3, r5
 800cff4:	4620      	mov	r0, r4
 800cff6:	4629      	mov	r1, r5
 800cff8:	f7f3 fdc8 	bl	8000b8c <__aeabi_dcmpun>
 800cffc:	b9c8      	cbnz	r0, 800d032 <fmod+0x66>
 800cffe:	4632      	mov	r2, r6
 800d000:	463b      	mov	r3, r7
 800d002:	4630      	mov	r0, r6
 800d004:	4639      	mov	r1, r7
 800d006:	f7f3 fdc1 	bl	8000b8c <__aeabi_dcmpun>
 800d00a:	b990      	cbnz	r0, 800d032 <fmod+0x66>
 800d00c:	2200      	movs	r2, #0
 800d00e:	2300      	movs	r3, #0
 800d010:	4620      	mov	r0, r4
 800d012:	4629      	mov	r1, r5
 800d014:	f7f3 fd88 	bl	8000b28 <__aeabi_dcmpeq>
 800d018:	b158      	cbz	r0, 800d032 <fmod+0x66>
 800d01a:	f7fb fbff 	bl	800881c <__errno>
 800d01e:	2321      	movs	r3, #33	; 0x21
 800d020:	6003      	str	r3, [r0, #0]
 800d022:	2200      	movs	r2, #0
 800d024:	2300      	movs	r3, #0
 800d026:	4610      	mov	r0, r2
 800d028:	4619      	mov	r1, r3
 800d02a:	f7f3 fc3f 	bl	80008ac <__aeabi_ddiv>
 800d02e:	ec41 0b18 	vmov	d8, r0, r1
 800d032:	eeb0 0a48 	vmov.f32	s0, s16
 800d036:	eef0 0a68 	vmov.f32	s1, s17
 800d03a:	ecbd 8b02 	vpop	{d8}
 800d03e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d040:	2000021c 	.word	0x2000021c

0800d044 <pow>:
 800d044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d048:	ec59 8b10 	vmov	r8, r9, d0
 800d04c:	ec57 6b11 	vmov	r6, r7, d1
 800d050:	f000 fab6 	bl	800d5c0 <__ieee754_pow>
 800d054:	4b4e      	ldr	r3, [pc, #312]	; (800d190 <pow+0x14c>)
 800d056:	f993 3000 	ldrsb.w	r3, [r3]
 800d05a:	3301      	adds	r3, #1
 800d05c:	ec55 4b10 	vmov	r4, r5, d0
 800d060:	d015      	beq.n	800d08e <pow+0x4a>
 800d062:	4632      	mov	r2, r6
 800d064:	463b      	mov	r3, r7
 800d066:	4630      	mov	r0, r6
 800d068:	4639      	mov	r1, r7
 800d06a:	f7f3 fd8f 	bl	8000b8c <__aeabi_dcmpun>
 800d06e:	b970      	cbnz	r0, 800d08e <pow+0x4a>
 800d070:	4642      	mov	r2, r8
 800d072:	464b      	mov	r3, r9
 800d074:	4640      	mov	r0, r8
 800d076:	4649      	mov	r1, r9
 800d078:	f7f3 fd88 	bl	8000b8c <__aeabi_dcmpun>
 800d07c:	2200      	movs	r2, #0
 800d07e:	2300      	movs	r3, #0
 800d080:	b148      	cbz	r0, 800d096 <pow+0x52>
 800d082:	4630      	mov	r0, r6
 800d084:	4639      	mov	r1, r7
 800d086:	f7f3 fd4f 	bl	8000b28 <__aeabi_dcmpeq>
 800d08a:	2800      	cmp	r0, #0
 800d08c:	d17d      	bne.n	800d18a <pow+0x146>
 800d08e:	ec45 4b10 	vmov	d0, r4, r5
 800d092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d096:	4640      	mov	r0, r8
 800d098:	4649      	mov	r1, r9
 800d09a:	f7f3 fd45 	bl	8000b28 <__aeabi_dcmpeq>
 800d09e:	b1e0      	cbz	r0, 800d0da <pow+0x96>
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	4630      	mov	r0, r6
 800d0a6:	4639      	mov	r1, r7
 800d0a8:	f7f3 fd3e 	bl	8000b28 <__aeabi_dcmpeq>
 800d0ac:	2800      	cmp	r0, #0
 800d0ae:	d16c      	bne.n	800d18a <pow+0x146>
 800d0b0:	ec47 6b10 	vmov	d0, r6, r7
 800d0b4:	f001 ff2e 	bl	800ef14 <finite>
 800d0b8:	2800      	cmp	r0, #0
 800d0ba:	d0e8      	beq.n	800d08e <pow+0x4a>
 800d0bc:	2200      	movs	r2, #0
 800d0be:	2300      	movs	r3, #0
 800d0c0:	4630      	mov	r0, r6
 800d0c2:	4639      	mov	r1, r7
 800d0c4:	f7f3 fd3a 	bl	8000b3c <__aeabi_dcmplt>
 800d0c8:	2800      	cmp	r0, #0
 800d0ca:	d0e0      	beq.n	800d08e <pow+0x4a>
 800d0cc:	f7fb fba6 	bl	800881c <__errno>
 800d0d0:	2321      	movs	r3, #33	; 0x21
 800d0d2:	6003      	str	r3, [r0, #0]
 800d0d4:	2400      	movs	r4, #0
 800d0d6:	4d2f      	ldr	r5, [pc, #188]	; (800d194 <pow+0x150>)
 800d0d8:	e7d9      	b.n	800d08e <pow+0x4a>
 800d0da:	ec45 4b10 	vmov	d0, r4, r5
 800d0de:	f001 ff19 	bl	800ef14 <finite>
 800d0e2:	bbb8      	cbnz	r0, 800d154 <pow+0x110>
 800d0e4:	ec49 8b10 	vmov	d0, r8, r9
 800d0e8:	f001 ff14 	bl	800ef14 <finite>
 800d0ec:	b390      	cbz	r0, 800d154 <pow+0x110>
 800d0ee:	ec47 6b10 	vmov	d0, r6, r7
 800d0f2:	f001 ff0f 	bl	800ef14 <finite>
 800d0f6:	b368      	cbz	r0, 800d154 <pow+0x110>
 800d0f8:	4622      	mov	r2, r4
 800d0fa:	462b      	mov	r3, r5
 800d0fc:	4620      	mov	r0, r4
 800d0fe:	4629      	mov	r1, r5
 800d100:	f7f3 fd44 	bl	8000b8c <__aeabi_dcmpun>
 800d104:	b160      	cbz	r0, 800d120 <pow+0xdc>
 800d106:	f7fb fb89 	bl	800881c <__errno>
 800d10a:	2321      	movs	r3, #33	; 0x21
 800d10c:	6003      	str	r3, [r0, #0]
 800d10e:	2200      	movs	r2, #0
 800d110:	2300      	movs	r3, #0
 800d112:	4610      	mov	r0, r2
 800d114:	4619      	mov	r1, r3
 800d116:	f7f3 fbc9 	bl	80008ac <__aeabi_ddiv>
 800d11a:	4604      	mov	r4, r0
 800d11c:	460d      	mov	r5, r1
 800d11e:	e7b6      	b.n	800d08e <pow+0x4a>
 800d120:	f7fb fb7c 	bl	800881c <__errno>
 800d124:	2322      	movs	r3, #34	; 0x22
 800d126:	6003      	str	r3, [r0, #0]
 800d128:	2200      	movs	r2, #0
 800d12a:	2300      	movs	r3, #0
 800d12c:	4640      	mov	r0, r8
 800d12e:	4649      	mov	r1, r9
 800d130:	f7f3 fd04 	bl	8000b3c <__aeabi_dcmplt>
 800d134:	2400      	movs	r4, #0
 800d136:	b158      	cbz	r0, 800d150 <pow+0x10c>
 800d138:	ec47 6b10 	vmov	d0, r6, r7
 800d13c:	f001 ff78 	bl	800f030 <rint>
 800d140:	4632      	mov	r2, r6
 800d142:	ec51 0b10 	vmov	r0, r1, d0
 800d146:	463b      	mov	r3, r7
 800d148:	f7f3 fcee 	bl	8000b28 <__aeabi_dcmpeq>
 800d14c:	2800      	cmp	r0, #0
 800d14e:	d0c2      	beq.n	800d0d6 <pow+0x92>
 800d150:	4d11      	ldr	r5, [pc, #68]	; (800d198 <pow+0x154>)
 800d152:	e79c      	b.n	800d08e <pow+0x4a>
 800d154:	2200      	movs	r2, #0
 800d156:	2300      	movs	r3, #0
 800d158:	4620      	mov	r0, r4
 800d15a:	4629      	mov	r1, r5
 800d15c:	f7f3 fce4 	bl	8000b28 <__aeabi_dcmpeq>
 800d160:	2800      	cmp	r0, #0
 800d162:	d094      	beq.n	800d08e <pow+0x4a>
 800d164:	ec49 8b10 	vmov	d0, r8, r9
 800d168:	f001 fed4 	bl	800ef14 <finite>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	d08e      	beq.n	800d08e <pow+0x4a>
 800d170:	ec47 6b10 	vmov	d0, r6, r7
 800d174:	f001 fece 	bl	800ef14 <finite>
 800d178:	2800      	cmp	r0, #0
 800d17a:	d088      	beq.n	800d08e <pow+0x4a>
 800d17c:	f7fb fb4e 	bl	800881c <__errno>
 800d180:	2322      	movs	r3, #34	; 0x22
 800d182:	6003      	str	r3, [r0, #0]
 800d184:	2400      	movs	r4, #0
 800d186:	2500      	movs	r5, #0
 800d188:	e781      	b.n	800d08e <pow+0x4a>
 800d18a:	4d04      	ldr	r5, [pc, #16]	; (800d19c <pow+0x158>)
 800d18c:	2400      	movs	r4, #0
 800d18e:	e77e      	b.n	800d08e <pow+0x4a>
 800d190:	2000021c 	.word	0x2000021c
 800d194:	fff00000 	.word	0xfff00000
 800d198:	7ff00000 	.word	0x7ff00000
 800d19c:	3ff00000 	.word	0x3ff00000

0800d1a0 <sqrt>:
 800d1a0:	b538      	push	{r3, r4, r5, lr}
 800d1a2:	ed2d 8b02 	vpush	{d8}
 800d1a6:	ec55 4b10 	vmov	r4, r5, d0
 800d1aa:	f001 f937 	bl	800e41c <__ieee754_sqrt>
 800d1ae:	4b15      	ldr	r3, [pc, #84]	; (800d204 <sqrt+0x64>)
 800d1b0:	eeb0 8a40 	vmov.f32	s16, s0
 800d1b4:	eef0 8a60 	vmov.f32	s17, s1
 800d1b8:	f993 3000 	ldrsb.w	r3, [r3]
 800d1bc:	3301      	adds	r3, #1
 800d1be:	d019      	beq.n	800d1f4 <sqrt+0x54>
 800d1c0:	4622      	mov	r2, r4
 800d1c2:	462b      	mov	r3, r5
 800d1c4:	4620      	mov	r0, r4
 800d1c6:	4629      	mov	r1, r5
 800d1c8:	f7f3 fce0 	bl	8000b8c <__aeabi_dcmpun>
 800d1cc:	b990      	cbnz	r0, 800d1f4 <sqrt+0x54>
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	4620      	mov	r0, r4
 800d1d4:	4629      	mov	r1, r5
 800d1d6:	f7f3 fcb1 	bl	8000b3c <__aeabi_dcmplt>
 800d1da:	b158      	cbz	r0, 800d1f4 <sqrt+0x54>
 800d1dc:	f7fb fb1e 	bl	800881c <__errno>
 800d1e0:	2321      	movs	r3, #33	; 0x21
 800d1e2:	6003      	str	r3, [r0, #0]
 800d1e4:	2200      	movs	r2, #0
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	4610      	mov	r0, r2
 800d1ea:	4619      	mov	r1, r3
 800d1ec:	f7f3 fb5e 	bl	80008ac <__aeabi_ddiv>
 800d1f0:	ec41 0b18 	vmov	d8, r0, r1
 800d1f4:	eeb0 0a48 	vmov.f32	s0, s16
 800d1f8:	eef0 0a68 	vmov.f32	s1, s17
 800d1fc:	ecbd 8b02 	vpop	{d8}
 800d200:	bd38      	pop	{r3, r4, r5, pc}
 800d202:	bf00      	nop
 800d204:	2000021c 	.word	0x2000021c

0800d208 <__ieee754_atan2>:
 800d208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d20c:	ec57 6b11 	vmov	r6, r7, d1
 800d210:	4273      	negs	r3, r6
 800d212:	f8df e184 	ldr.w	lr, [pc, #388]	; 800d398 <__ieee754_atan2+0x190>
 800d216:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800d21a:	4333      	orrs	r3, r6
 800d21c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800d220:	4573      	cmp	r3, lr
 800d222:	ec51 0b10 	vmov	r0, r1, d0
 800d226:	ee11 8a10 	vmov	r8, s2
 800d22a:	d80a      	bhi.n	800d242 <__ieee754_atan2+0x3a>
 800d22c:	4244      	negs	r4, r0
 800d22e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d232:	4304      	orrs	r4, r0
 800d234:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800d238:	4574      	cmp	r4, lr
 800d23a:	ee10 9a10 	vmov	r9, s0
 800d23e:	468c      	mov	ip, r1
 800d240:	d907      	bls.n	800d252 <__ieee754_atan2+0x4a>
 800d242:	4632      	mov	r2, r6
 800d244:	463b      	mov	r3, r7
 800d246:	f7f3 f851 	bl	80002ec <__adddf3>
 800d24a:	ec41 0b10 	vmov	d0, r0, r1
 800d24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d252:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800d256:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d25a:	4334      	orrs	r4, r6
 800d25c:	d103      	bne.n	800d266 <__ieee754_atan2+0x5e>
 800d25e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d262:	f7ff bc61 	b.w	800cb28 <atan>
 800d266:	17bc      	asrs	r4, r7, #30
 800d268:	f004 0402 	and.w	r4, r4, #2
 800d26c:	ea53 0909 	orrs.w	r9, r3, r9
 800d270:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800d274:	d107      	bne.n	800d286 <__ieee754_atan2+0x7e>
 800d276:	2c02      	cmp	r4, #2
 800d278:	d060      	beq.n	800d33c <__ieee754_atan2+0x134>
 800d27a:	2c03      	cmp	r4, #3
 800d27c:	d1e5      	bne.n	800d24a <__ieee754_atan2+0x42>
 800d27e:	a142      	add	r1, pc, #264	; (adr r1, 800d388 <__ieee754_atan2+0x180>)
 800d280:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d284:	e7e1      	b.n	800d24a <__ieee754_atan2+0x42>
 800d286:	ea52 0808 	orrs.w	r8, r2, r8
 800d28a:	d106      	bne.n	800d29a <__ieee754_atan2+0x92>
 800d28c:	f1bc 0f00 	cmp.w	ip, #0
 800d290:	da5f      	bge.n	800d352 <__ieee754_atan2+0x14a>
 800d292:	a13f      	add	r1, pc, #252	; (adr r1, 800d390 <__ieee754_atan2+0x188>)
 800d294:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d298:	e7d7      	b.n	800d24a <__ieee754_atan2+0x42>
 800d29a:	4572      	cmp	r2, lr
 800d29c:	d10f      	bne.n	800d2be <__ieee754_atan2+0xb6>
 800d29e:	4293      	cmp	r3, r2
 800d2a0:	f104 34ff 	add.w	r4, r4, #4294967295
 800d2a4:	d107      	bne.n	800d2b6 <__ieee754_atan2+0xae>
 800d2a6:	2c02      	cmp	r4, #2
 800d2a8:	d84c      	bhi.n	800d344 <__ieee754_atan2+0x13c>
 800d2aa:	4b35      	ldr	r3, [pc, #212]	; (800d380 <__ieee754_atan2+0x178>)
 800d2ac:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800d2b0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800d2b4:	e7c9      	b.n	800d24a <__ieee754_atan2+0x42>
 800d2b6:	2c02      	cmp	r4, #2
 800d2b8:	d848      	bhi.n	800d34c <__ieee754_atan2+0x144>
 800d2ba:	4b32      	ldr	r3, [pc, #200]	; (800d384 <__ieee754_atan2+0x17c>)
 800d2bc:	e7f6      	b.n	800d2ac <__ieee754_atan2+0xa4>
 800d2be:	4573      	cmp	r3, lr
 800d2c0:	d0e4      	beq.n	800d28c <__ieee754_atan2+0x84>
 800d2c2:	1a9b      	subs	r3, r3, r2
 800d2c4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800d2c8:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d2cc:	da1e      	bge.n	800d30c <__ieee754_atan2+0x104>
 800d2ce:	2f00      	cmp	r7, #0
 800d2d0:	da01      	bge.n	800d2d6 <__ieee754_atan2+0xce>
 800d2d2:	323c      	adds	r2, #60	; 0x3c
 800d2d4:	db1e      	blt.n	800d314 <__ieee754_atan2+0x10c>
 800d2d6:	4632      	mov	r2, r6
 800d2d8:	463b      	mov	r3, r7
 800d2da:	f7f3 fae7 	bl	80008ac <__aeabi_ddiv>
 800d2de:	ec41 0b10 	vmov	d0, r0, r1
 800d2e2:	f7ff fe11 	bl	800cf08 <fabs>
 800d2e6:	f7ff fc1f 	bl	800cb28 <atan>
 800d2ea:	ec51 0b10 	vmov	r0, r1, d0
 800d2ee:	2c01      	cmp	r4, #1
 800d2f0:	d013      	beq.n	800d31a <__ieee754_atan2+0x112>
 800d2f2:	2c02      	cmp	r4, #2
 800d2f4:	d015      	beq.n	800d322 <__ieee754_atan2+0x11a>
 800d2f6:	2c00      	cmp	r4, #0
 800d2f8:	d0a7      	beq.n	800d24a <__ieee754_atan2+0x42>
 800d2fa:	a319      	add	r3, pc, #100	; (adr r3, 800d360 <__ieee754_atan2+0x158>)
 800d2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d300:	f7f2 fff2 	bl	80002e8 <__aeabi_dsub>
 800d304:	a318      	add	r3, pc, #96	; (adr r3, 800d368 <__ieee754_atan2+0x160>)
 800d306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d30a:	e014      	b.n	800d336 <__ieee754_atan2+0x12e>
 800d30c:	a118      	add	r1, pc, #96	; (adr r1, 800d370 <__ieee754_atan2+0x168>)
 800d30e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d312:	e7ec      	b.n	800d2ee <__ieee754_atan2+0xe6>
 800d314:	2000      	movs	r0, #0
 800d316:	2100      	movs	r1, #0
 800d318:	e7e9      	b.n	800d2ee <__ieee754_atan2+0xe6>
 800d31a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d31e:	4619      	mov	r1, r3
 800d320:	e793      	b.n	800d24a <__ieee754_atan2+0x42>
 800d322:	a30f      	add	r3, pc, #60	; (adr r3, 800d360 <__ieee754_atan2+0x158>)
 800d324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d328:	f7f2 ffde 	bl	80002e8 <__aeabi_dsub>
 800d32c:	4602      	mov	r2, r0
 800d32e:	460b      	mov	r3, r1
 800d330:	a10d      	add	r1, pc, #52	; (adr r1, 800d368 <__ieee754_atan2+0x160>)
 800d332:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d336:	f7f2 ffd7 	bl	80002e8 <__aeabi_dsub>
 800d33a:	e786      	b.n	800d24a <__ieee754_atan2+0x42>
 800d33c:	a10a      	add	r1, pc, #40	; (adr r1, 800d368 <__ieee754_atan2+0x160>)
 800d33e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d342:	e782      	b.n	800d24a <__ieee754_atan2+0x42>
 800d344:	a10c      	add	r1, pc, #48	; (adr r1, 800d378 <__ieee754_atan2+0x170>)
 800d346:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d34a:	e77e      	b.n	800d24a <__ieee754_atan2+0x42>
 800d34c:	2000      	movs	r0, #0
 800d34e:	2100      	movs	r1, #0
 800d350:	e77b      	b.n	800d24a <__ieee754_atan2+0x42>
 800d352:	a107      	add	r1, pc, #28	; (adr r1, 800d370 <__ieee754_atan2+0x168>)
 800d354:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d358:	e777      	b.n	800d24a <__ieee754_atan2+0x42>
 800d35a:	bf00      	nop
 800d35c:	f3af 8000 	nop.w
 800d360:	33145c07 	.word	0x33145c07
 800d364:	3ca1a626 	.word	0x3ca1a626
 800d368:	54442d18 	.word	0x54442d18
 800d36c:	400921fb 	.word	0x400921fb
 800d370:	54442d18 	.word	0x54442d18
 800d374:	3ff921fb 	.word	0x3ff921fb
 800d378:	54442d18 	.word	0x54442d18
 800d37c:	3fe921fb 	.word	0x3fe921fb
 800d380:	0800fb90 	.word	0x0800fb90
 800d384:	0800fba8 	.word	0x0800fba8
 800d388:	54442d18 	.word	0x54442d18
 800d38c:	c00921fb 	.word	0xc00921fb
 800d390:	54442d18 	.word	0x54442d18
 800d394:	bff921fb 	.word	0xbff921fb
 800d398:	7ff00000 	.word	0x7ff00000

0800d39c <__ieee754_fmod>:
 800d39c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3a0:	ec53 2b11 	vmov	r2, r3, d1
 800d3a4:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800d3a8:	ea5e 0402 	orrs.w	r4, lr, r2
 800d3ac:	ec51 0b10 	vmov	r0, r1, d0
 800d3b0:	ee11 7a10 	vmov	r7, s2
 800d3b4:	ee11 ca10 	vmov	ip, s2
 800d3b8:	461e      	mov	r6, r3
 800d3ba:	d00d      	beq.n	800d3d8 <__ieee754_fmod+0x3c>
 800d3bc:	4c7a      	ldr	r4, [pc, #488]	; (800d5a8 <__ieee754_fmod+0x20c>)
 800d3be:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800d3c2:	45a0      	cmp	r8, r4
 800d3c4:	4689      	mov	r9, r1
 800d3c6:	dc07      	bgt.n	800d3d8 <__ieee754_fmod+0x3c>
 800d3c8:	4254      	negs	r4, r2
 800d3ca:	4d78      	ldr	r5, [pc, #480]	; (800d5ac <__ieee754_fmod+0x210>)
 800d3cc:	4314      	orrs	r4, r2
 800d3ce:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 800d3d2:	42ac      	cmp	r4, r5
 800d3d4:	46ab      	mov	fp, r5
 800d3d6:	d909      	bls.n	800d3ec <__ieee754_fmod+0x50>
 800d3d8:	f7f3 f93e 	bl	8000658 <__aeabi_dmul>
 800d3dc:	4602      	mov	r2, r0
 800d3de:	460b      	mov	r3, r1
 800d3e0:	f7f3 fa64 	bl	80008ac <__aeabi_ddiv>
 800d3e4:	ec41 0b10 	vmov	d0, r0, r1
 800d3e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ec:	45f0      	cmp	r8, lr
 800d3ee:	ee10 aa10 	vmov	sl, s0
 800d3f2:	ee10 4a10 	vmov	r4, s0
 800d3f6:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800d3fa:	dc0a      	bgt.n	800d412 <__ieee754_fmod+0x76>
 800d3fc:	dbf2      	blt.n	800d3e4 <__ieee754_fmod+0x48>
 800d3fe:	4290      	cmp	r0, r2
 800d400:	d3f0      	bcc.n	800d3e4 <__ieee754_fmod+0x48>
 800d402:	d106      	bne.n	800d412 <__ieee754_fmod+0x76>
 800d404:	4a6a      	ldr	r2, [pc, #424]	; (800d5b0 <__ieee754_fmod+0x214>)
 800d406:	0fed      	lsrs	r5, r5, #31
 800d408:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800d40c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d410:	e7e8      	b.n	800d3e4 <__ieee754_fmod+0x48>
 800d412:	ea19 0f0b 	tst.w	r9, fp
 800d416:	d14a      	bne.n	800d4ae <__ieee754_fmod+0x112>
 800d418:	f1b8 0f00 	cmp.w	r8, #0
 800d41c:	d13f      	bne.n	800d49e <__ieee754_fmod+0x102>
 800d41e:	4965      	ldr	r1, [pc, #404]	; (800d5b4 <__ieee754_fmod+0x218>)
 800d420:	4653      	mov	r3, sl
 800d422:	2b00      	cmp	r3, #0
 800d424:	dc38      	bgt.n	800d498 <__ieee754_fmod+0xfc>
 800d426:	4b61      	ldr	r3, [pc, #388]	; (800d5ac <__ieee754_fmod+0x210>)
 800d428:	4033      	ands	r3, r6
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d14f      	bne.n	800d4ce <__ieee754_fmod+0x132>
 800d42e:	f1be 0f00 	cmp.w	lr, #0
 800d432:	d144      	bne.n	800d4be <__ieee754_fmod+0x122>
 800d434:	4a5f      	ldr	r2, [pc, #380]	; (800d5b4 <__ieee754_fmod+0x218>)
 800d436:	463b      	mov	r3, r7
 800d438:	2b00      	cmp	r3, #0
 800d43a:	dc3d      	bgt.n	800d4b8 <__ieee754_fmod+0x11c>
 800d43c:	4b5e      	ldr	r3, [pc, #376]	; (800d5b8 <__ieee754_fmod+0x21c>)
 800d43e:	4299      	cmp	r1, r3
 800d440:	db4a      	blt.n	800d4d8 <__ieee754_fmod+0x13c>
 800d442:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d446:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d44a:	485b      	ldr	r0, [pc, #364]	; (800d5b8 <__ieee754_fmod+0x21c>)
 800d44c:	4282      	cmp	r2, r0
 800d44e:	db57      	blt.n	800d500 <__ieee754_fmod+0x164>
 800d450:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800d454:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800d458:	1a89      	subs	r1, r1, r2
 800d45a:	1b98      	subs	r0, r3, r6
 800d45c:	eba4 070c 	sub.w	r7, r4, ip
 800d460:	2900      	cmp	r1, #0
 800d462:	d164      	bne.n	800d52e <__ieee754_fmod+0x192>
 800d464:	4564      	cmp	r4, ip
 800d466:	bf38      	it	cc
 800d468:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800d46c:	2800      	cmp	r0, #0
 800d46e:	bfa4      	itt	ge
 800d470:	463c      	movge	r4, r7
 800d472:	4603      	movge	r3, r0
 800d474:	ea53 0104 	orrs.w	r1, r3, r4
 800d478:	d0c4      	beq.n	800d404 <__ieee754_fmod+0x68>
 800d47a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d47e:	db6b      	blt.n	800d558 <__ieee754_fmod+0x1bc>
 800d480:	494d      	ldr	r1, [pc, #308]	; (800d5b8 <__ieee754_fmod+0x21c>)
 800d482:	428a      	cmp	r2, r1
 800d484:	db6e      	blt.n	800d564 <__ieee754_fmod+0x1c8>
 800d486:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d48a:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800d48e:	431d      	orrs	r5, r3
 800d490:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 800d494:	4620      	mov	r0, r4
 800d496:	e7a5      	b.n	800d3e4 <__ieee754_fmod+0x48>
 800d498:	3901      	subs	r1, #1
 800d49a:	005b      	lsls	r3, r3, #1
 800d49c:	e7c1      	b.n	800d422 <__ieee754_fmod+0x86>
 800d49e:	4946      	ldr	r1, [pc, #280]	; (800d5b8 <__ieee754_fmod+0x21c>)
 800d4a0:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	ddbe      	ble.n	800d426 <__ieee754_fmod+0x8a>
 800d4a8:	3901      	subs	r1, #1
 800d4aa:	005b      	lsls	r3, r3, #1
 800d4ac:	e7fa      	b.n	800d4a4 <__ieee754_fmod+0x108>
 800d4ae:	ea4f 5128 	mov.w	r1, r8, asr #20
 800d4b2:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800d4b6:	e7b6      	b.n	800d426 <__ieee754_fmod+0x8a>
 800d4b8:	3a01      	subs	r2, #1
 800d4ba:	005b      	lsls	r3, r3, #1
 800d4bc:	e7bc      	b.n	800d438 <__ieee754_fmod+0x9c>
 800d4be:	4a3e      	ldr	r2, [pc, #248]	; (800d5b8 <__ieee754_fmod+0x21c>)
 800d4c0:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	ddb9      	ble.n	800d43c <__ieee754_fmod+0xa0>
 800d4c8:	3a01      	subs	r2, #1
 800d4ca:	005b      	lsls	r3, r3, #1
 800d4cc:	e7fa      	b.n	800d4c4 <__ieee754_fmod+0x128>
 800d4ce:	ea4f 522e 	mov.w	r2, lr, asr #20
 800d4d2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d4d6:	e7b1      	b.n	800d43c <__ieee754_fmod+0xa0>
 800d4d8:	1a5c      	subs	r4, r3, r1
 800d4da:	2c1f      	cmp	r4, #31
 800d4dc:	dc0a      	bgt.n	800d4f4 <__ieee754_fmod+0x158>
 800d4de:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 800d4e2:	fa08 f804 	lsl.w	r8, r8, r4
 800d4e6:	fa2a f303 	lsr.w	r3, sl, r3
 800d4ea:	ea43 0308 	orr.w	r3, r3, r8
 800d4ee:	fa0a f404 	lsl.w	r4, sl, r4
 800d4f2:	e7aa      	b.n	800d44a <__ieee754_fmod+0xae>
 800d4f4:	4b31      	ldr	r3, [pc, #196]	; (800d5bc <__ieee754_fmod+0x220>)
 800d4f6:	1a5b      	subs	r3, r3, r1
 800d4f8:	fa0a f303 	lsl.w	r3, sl, r3
 800d4fc:	2400      	movs	r4, #0
 800d4fe:	e7a4      	b.n	800d44a <__ieee754_fmod+0xae>
 800d500:	eba0 0c02 	sub.w	ip, r0, r2
 800d504:	f1bc 0f1f 	cmp.w	ip, #31
 800d508:	dc0a      	bgt.n	800d520 <__ieee754_fmod+0x184>
 800d50a:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 800d50e:	fa0e fe0c 	lsl.w	lr, lr, ip
 800d512:	fa27 f606 	lsr.w	r6, r7, r6
 800d516:	ea46 060e 	orr.w	r6, r6, lr
 800d51a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800d51e:	e79b      	b.n	800d458 <__ieee754_fmod+0xbc>
 800d520:	4e26      	ldr	r6, [pc, #152]	; (800d5bc <__ieee754_fmod+0x220>)
 800d522:	1ab6      	subs	r6, r6, r2
 800d524:	fa07 f606 	lsl.w	r6, r7, r6
 800d528:	f04f 0c00 	mov.w	ip, #0
 800d52c:	e794      	b.n	800d458 <__ieee754_fmod+0xbc>
 800d52e:	4564      	cmp	r4, ip
 800d530:	bf38      	it	cc
 800d532:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800d536:	2800      	cmp	r0, #0
 800d538:	da05      	bge.n	800d546 <__ieee754_fmod+0x1aa>
 800d53a:	0fe0      	lsrs	r0, r4, #31
 800d53c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800d540:	0064      	lsls	r4, r4, #1
 800d542:	3901      	subs	r1, #1
 800d544:	e789      	b.n	800d45a <__ieee754_fmod+0xbe>
 800d546:	ea50 0307 	orrs.w	r3, r0, r7
 800d54a:	f43f af5b 	beq.w	800d404 <__ieee754_fmod+0x68>
 800d54e:	0ffb      	lsrs	r3, r7, #31
 800d550:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800d554:	007c      	lsls	r4, r7, #1
 800d556:	e7f4      	b.n	800d542 <__ieee754_fmod+0x1a6>
 800d558:	0fe1      	lsrs	r1, r4, #31
 800d55a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800d55e:	0064      	lsls	r4, r4, #1
 800d560:	3a01      	subs	r2, #1
 800d562:	e78a      	b.n	800d47a <__ieee754_fmod+0xde>
 800d564:	1a89      	subs	r1, r1, r2
 800d566:	2914      	cmp	r1, #20
 800d568:	dc0a      	bgt.n	800d580 <__ieee754_fmod+0x1e4>
 800d56a:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800d56e:	fa03 f202 	lsl.w	r2, r3, r2
 800d572:	40cc      	lsrs	r4, r1
 800d574:	4322      	orrs	r2, r4
 800d576:	410b      	asrs	r3, r1
 800d578:	ea43 0105 	orr.w	r1, r3, r5
 800d57c:	4610      	mov	r0, r2
 800d57e:	e731      	b.n	800d3e4 <__ieee754_fmod+0x48>
 800d580:	291f      	cmp	r1, #31
 800d582:	dc07      	bgt.n	800d594 <__ieee754_fmod+0x1f8>
 800d584:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800d588:	40cc      	lsrs	r4, r1
 800d58a:	fa03 f202 	lsl.w	r2, r3, r2
 800d58e:	4322      	orrs	r2, r4
 800d590:	462b      	mov	r3, r5
 800d592:	e7f1      	b.n	800d578 <__ieee754_fmod+0x1dc>
 800d594:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800d598:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d59c:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800d5a0:	32e2      	adds	r2, #226	; 0xe2
 800d5a2:	fa43 f202 	asr.w	r2, r3, r2
 800d5a6:	e7f3      	b.n	800d590 <__ieee754_fmod+0x1f4>
 800d5a8:	7fefffff 	.word	0x7fefffff
 800d5ac:	7ff00000 	.word	0x7ff00000
 800d5b0:	0800fbc0 	.word	0x0800fbc0
 800d5b4:	fffffbed 	.word	0xfffffbed
 800d5b8:	fffffc02 	.word	0xfffffc02
 800d5bc:	fffffbe2 	.word	0xfffffbe2

0800d5c0 <__ieee754_pow>:
 800d5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c4:	ed2d 8b06 	vpush	{d8-d10}
 800d5c8:	b08d      	sub	sp, #52	; 0x34
 800d5ca:	ed8d 1b02 	vstr	d1, [sp, #8]
 800d5ce:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800d5d2:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800d5d6:	ea56 0100 	orrs.w	r1, r6, r0
 800d5da:	ec53 2b10 	vmov	r2, r3, d0
 800d5de:	f000 84d1 	beq.w	800df84 <__ieee754_pow+0x9c4>
 800d5e2:	497f      	ldr	r1, [pc, #508]	; (800d7e0 <__ieee754_pow+0x220>)
 800d5e4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800d5e8:	428c      	cmp	r4, r1
 800d5ea:	ee10 8a10 	vmov	r8, s0
 800d5ee:	4699      	mov	r9, r3
 800d5f0:	dc09      	bgt.n	800d606 <__ieee754_pow+0x46>
 800d5f2:	d103      	bne.n	800d5fc <__ieee754_pow+0x3c>
 800d5f4:	b97a      	cbnz	r2, 800d616 <__ieee754_pow+0x56>
 800d5f6:	42a6      	cmp	r6, r4
 800d5f8:	dd02      	ble.n	800d600 <__ieee754_pow+0x40>
 800d5fa:	e00c      	b.n	800d616 <__ieee754_pow+0x56>
 800d5fc:	428e      	cmp	r6, r1
 800d5fe:	dc02      	bgt.n	800d606 <__ieee754_pow+0x46>
 800d600:	428e      	cmp	r6, r1
 800d602:	d110      	bne.n	800d626 <__ieee754_pow+0x66>
 800d604:	b178      	cbz	r0, 800d626 <__ieee754_pow+0x66>
 800d606:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d60a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d60e:	ea54 0308 	orrs.w	r3, r4, r8
 800d612:	f000 84b7 	beq.w	800df84 <__ieee754_pow+0x9c4>
 800d616:	4873      	ldr	r0, [pc, #460]	; (800d7e4 <__ieee754_pow+0x224>)
 800d618:	b00d      	add	sp, #52	; 0x34
 800d61a:	ecbd 8b06 	vpop	{d8-d10}
 800d61e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d622:	f7ff b9b9 	b.w	800c998 <nan>
 800d626:	f1b9 0f00 	cmp.w	r9, #0
 800d62a:	da36      	bge.n	800d69a <__ieee754_pow+0xda>
 800d62c:	496e      	ldr	r1, [pc, #440]	; (800d7e8 <__ieee754_pow+0x228>)
 800d62e:	428e      	cmp	r6, r1
 800d630:	dc51      	bgt.n	800d6d6 <__ieee754_pow+0x116>
 800d632:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800d636:	428e      	cmp	r6, r1
 800d638:	f340 84af 	ble.w	800df9a <__ieee754_pow+0x9da>
 800d63c:	1531      	asrs	r1, r6, #20
 800d63e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800d642:	2914      	cmp	r1, #20
 800d644:	dd0f      	ble.n	800d666 <__ieee754_pow+0xa6>
 800d646:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800d64a:	fa20 fc01 	lsr.w	ip, r0, r1
 800d64e:	fa0c f101 	lsl.w	r1, ip, r1
 800d652:	4281      	cmp	r1, r0
 800d654:	f040 84a1 	bne.w	800df9a <__ieee754_pow+0x9da>
 800d658:	f00c 0c01 	and.w	ip, ip, #1
 800d65c:	f1cc 0102 	rsb	r1, ip, #2
 800d660:	9100      	str	r1, [sp, #0]
 800d662:	b180      	cbz	r0, 800d686 <__ieee754_pow+0xc6>
 800d664:	e059      	b.n	800d71a <__ieee754_pow+0x15a>
 800d666:	2800      	cmp	r0, #0
 800d668:	d155      	bne.n	800d716 <__ieee754_pow+0x156>
 800d66a:	f1c1 0114 	rsb	r1, r1, #20
 800d66e:	fa46 fc01 	asr.w	ip, r6, r1
 800d672:	fa0c f101 	lsl.w	r1, ip, r1
 800d676:	42b1      	cmp	r1, r6
 800d678:	f040 848c 	bne.w	800df94 <__ieee754_pow+0x9d4>
 800d67c:	f00c 0c01 	and.w	ip, ip, #1
 800d680:	f1cc 0102 	rsb	r1, ip, #2
 800d684:	9100      	str	r1, [sp, #0]
 800d686:	4959      	ldr	r1, [pc, #356]	; (800d7ec <__ieee754_pow+0x22c>)
 800d688:	428e      	cmp	r6, r1
 800d68a:	d12d      	bne.n	800d6e8 <__ieee754_pow+0x128>
 800d68c:	2f00      	cmp	r7, #0
 800d68e:	da79      	bge.n	800d784 <__ieee754_pow+0x1c4>
 800d690:	4956      	ldr	r1, [pc, #344]	; (800d7ec <__ieee754_pow+0x22c>)
 800d692:	2000      	movs	r0, #0
 800d694:	f7f3 f90a 	bl	80008ac <__aeabi_ddiv>
 800d698:	e016      	b.n	800d6c8 <__ieee754_pow+0x108>
 800d69a:	2100      	movs	r1, #0
 800d69c:	9100      	str	r1, [sp, #0]
 800d69e:	2800      	cmp	r0, #0
 800d6a0:	d13b      	bne.n	800d71a <__ieee754_pow+0x15a>
 800d6a2:	494f      	ldr	r1, [pc, #316]	; (800d7e0 <__ieee754_pow+0x220>)
 800d6a4:	428e      	cmp	r6, r1
 800d6a6:	d1ee      	bne.n	800d686 <__ieee754_pow+0xc6>
 800d6a8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d6ac:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d6b0:	ea53 0308 	orrs.w	r3, r3, r8
 800d6b4:	f000 8466 	beq.w	800df84 <__ieee754_pow+0x9c4>
 800d6b8:	4b4d      	ldr	r3, [pc, #308]	; (800d7f0 <__ieee754_pow+0x230>)
 800d6ba:	429c      	cmp	r4, r3
 800d6bc:	dd0d      	ble.n	800d6da <__ieee754_pow+0x11a>
 800d6be:	2f00      	cmp	r7, #0
 800d6c0:	f280 8464 	bge.w	800df8c <__ieee754_pow+0x9cc>
 800d6c4:	2000      	movs	r0, #0
 800d6c6:	2100      	movs	r1, #0
 800d6c8:	ec41 0b10 	vmov	d0, r0, r1
 800d6cc:	b00d      	add	sp, #52	; 0x34
 800d6ce:	ecbd 8b06 	vpop	{d8-d10}
 800d6d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6d6:	2102      	movs	r1, #2
 800d6d8:	e7e0      	b.n	800d69c <__ieee754_pow+0xdc>
 800d6da:	2f00      	cmp	r7, #0
 800d6dc:	daf2      	bge.n	800d6c4 <__ieee754_pow+0x104>
 800d6de:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800d6e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d6e6:	e7ef      	b.n	800d6c8 <__ieee754_pow+0x108>
 800d6e8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800d6ec:	d104      	bne.n	800d6f8 <__ieee754_pow+0x138>
 800d6ee:	4610      	mov	r0, r2
 800d6f0:	4619      	mov	r1, r3
 800d6f2:	f7f2 ffb1 	bl	8000658 <__aeabi_dmul>
 800d6f6:	e7e7      	b.n	800d6c8 <__ieee754_pow+0x108>
 800d6f8:	493e      	ldr	r1, [pc, #248]	; (800d7f4 <__ieee754_pow+0x234>)
 800d6fa:	428f      	cmp	r7, r1
 800d6fc:	d10d      	bne.n	800d71a <__ieee754_pow+0x15a>
 800d6fe:	f1b9 0f00 	cmp.w	r9, #0
 800d702:	db0a      	blt.n	800d71a <__ieee754_pow+0x15a>
 800d704:	ec43 2b10 	vmov	d0, r2, r3
 800d708:	b00d      	add	sp, #52	; 0x34
 800d70a:	ecbd 8b06 	vpop	{d8-d10}
 800d70e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d712:	f000 be83 	b.w	800e41c <__ieee754_sqrt>
 800d716:	2100      	movs	r1, #0
 800d718:	9100      	str	r1, [sp, #0]
 800d71a:	ec43 2b10 	vmov	d0, r2, r3
 800d71e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d722:	f7ff fbf1 	bl	800cf08 <fabs>
 800d726:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d72a:	ec51 0b10 	vmov	r0, r1, d0
 800d72e:	f1b8 0f00 	cmp.w	r8, #0
 800d732:	d12a      	bne.n	800d78a <__ieee754_pow+0x1ca>
 800d734:	b12c      	cbz	r4, 800d742 <__ieee754_pow+0x182>
 800d736:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800d7ec <__ieee754_pow+0x22c>
 800d73a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800d73e:	45e6      	cmp	lr, ip
 800d740:	d123      	bne.n	800d78a <__ieee754_pow+0x1ca>
 800d742:	2f00      	cmp	r7, #0
 800d744:	da05      	bge.n	800d752 <__ieee754_pow+0x192>
 800d746:	4602      	mov	r2, r0
 800d748:	460b      	mov	r3, r1
 800d74a:	2000      	movs	r0, #0
 800d74c:	4927      	ldr	r1, [pc, #156]	; (800d7ec <__ieee754_pow+0x22c>)
 800d74e:	f7f3 f8ad 	bl	80008ac <__aeabi_ddiv>
 800d752:	f1b9 0f00 	cmp.w	r9, #0
 800d756:	dab7      	bge.n	800d6c8 <__ieee754_pow+0x108>
 800d758:	9b00      	ldr	r3, [sp, #0]
 800d75a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d75e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d762:	4323      	orrs	r3, r4
 800d764:	d108      	bne.n	800d778 <__ieee754_pow+0x1b8>
 800d766:	4602      	mov	r2, r0
 800d768:	460b      	mov	r3, r1
 800d76a:	4610      	mov	r0, r2
 800d76c:	4619      	mov	r1, r3
 800d76e:	f7f2 fdbb 	bl	80002e8 <__aeabi_dsub>
 800d772:	4602      	mov	r2, r0
 800d774:	460b      	mov	r3, r1
 800d776:	e78d      	b.n	800d694 <__ieee754_pow+0xd4>
 800d778:	9b00      	ldr	r3, [sp, #0]
 800d77a:	2b01      	cmp	r3, #1
 800d77c:	d1a4      	bne.n	800d6c8 <__ieee754_pow+0x108>
 800d77e:	4602      	mov	r2, r0
 800d780:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d784:	4610      	mov	r0, r2
 800d786:	4619      	mov	r1, r3
 800d788:	e79e      	b.n	800d6c8 <__ieee754_pow+0x108>
 800d78a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800d78e:	f10c 35ff 	add.w	r5, ip, #4294967295
 800d792:	950a      	str	r5, [sp, #40]	; 0x28
 800d794:	9d00      	ldr	r5, [sp, #0]
 800d796:	46ac      	mov	ip, r5
 800d798:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d79a:	ea5c 0505 	orrs.w	r5, ip, r5
 800d79e:	d0e4      	beq.n	800d76a <__ieee754_pow+0x1aa>
 800d7a0:	4b15      	ldr	r3, [pc, #84]	; (800d7f8 <__ieee754_pow+0x238>)
 800d7a2:	429e      	cmp	r6, r3
 800d7a4:	f340 80fc 	ble.w	800d9a0 <__ieee754_pow+0x3e0>
 800d7a8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d7ac:	429e      	cmp	r6, r3
 800d7ae:	4b10      	ldr	r3, [pc, #64]	; (800d7f0 <__ieee754_pow+0x230>)
 800d7b0:	dd07      	ble.n	800d7c2 <__ieee754_pow+0x202>
 800d7b2:	429c      	cmp	r4, r3
 800d7b4:	dc0a      	bgt.n	800d7cc <__ieee754_pow+0x20c>
 800d7b6:	2f00      	cmp	r7, #0
 800d7b8:	da84      	bge.n	800d6c4 <__ieee754_pow+0x104>
 800d7ba:	a307      	add	r3, pc, #28	; (adr r3, 800d7d8 <__ieee754_pow+0x218>)
 800d7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7c0:	e795      	b.n	800d6ee <__ieee754_pow+0x12e>
 800d7c2:	429c      	cmp	r4, r3
 800d7c4:	dbf7      	blt.n	800d7b6 <__ieee754_pow+0x1f6>
 800d7c6:	4b09      	ldr	r3, [pc, #36]	; (800d7ec <__ieee754_pow+0x22c>)
 800d7c8:	429c      	cmp	r4, r3
 800d7ca:	dd17      	ble.n	800d7fc <__ieee754_pow+0x23c>
 800d7cc:	2f00      	cmp	r7, #0
 800d7ce:	dcf4      	bgt.n	800d7ba <__ieee754_pow+0x1fa>
 800d7d0:	e778      	b.n	800d6c4 <__ieee754_pow+0x104>
 800d7d2:	bf00      	nop
 800d7d4:	f3af 8000 	nop.w
 800d7d8:	8800759c 	.word	0x8800759c
 800d7dc:	7e37e43c 	.word	0x7e37e43c
 800d7e0:	7ff00000 	.word	0x7ff00000
 800d7e4:	0800fb48 	.word	0x0800fb48
 800d7e8:	433fffff 	.word	0x433fffff
 800d7ec:	3ff00000 	.word	0x3ff00000
 800d7f0:	3fefffff 	.word	0x3fefffff
 800d7f4:	3fe00000 	.word	0x3fe00000
 800d7f8:	41e00000 	.word	0x41e00000
 800d7fc:	4b64      	ldr	r3, [pc, #400]	; (800d990 <__ieee754_pow+0x3d0>)
 800d7fe:	2200      	movs	r2, #0
 800d800:	f7f2 fd72 	bl	80002e8 <__aeabi_dsub>
 800d804:	a356      	add	r3, pc, #344	; (adr r3, 800d960 <__ieee754_pow+0x3a0>)
 800d806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d80a:	4604      	mov	r4, r0
 800d80c:	460d      	mov	r5, r1
 800d80e:	f7f2 ff23 	bl	8000658 <__aeabi_dmul>
 800d812:	a355      	add	r3, pc, #340	; (adr r3, 800d968 <__ieee754_pow+0x3a8>)
 800d814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d818:	4606      	mov	r6, r0
 800d81a:	460f      	mov	r7, r1
 800d81c:	4620      	mov	r0, r4
 800d81e:	4629      	mov	r1, r5
 800d820:	f7f2 ff1a 	bl	8000658 <__aeabi_dmul>
 800d824:	4b5b      	ldr	r3, [pc, #364]	; (800d994 <__ieee754_pow+0x3d4>)
 800d826:	4682      	mov	sl, r0
 800d828:	468b      	mov	fp, r1
 800d82a:	2200      	movs	r2, #0
 800d82c:	4620      	mov	r0, r4
 800d82e:	4629      	mov	r1, r5
 800d830:	f7f2 ff12 	bl	8000658 <__aeabi_dmul>
 800d834:	4602      	mov	r2, r0
 800d836:	460b      	mov	r3, r1
 800d838:	a14d      	add	r1, pc, #308	; (adr r1, 800d970 <__ieee754_pow+0x3b0>)
 800d83a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d83e:	f7f2 fd53 	bl	80002e8 <__aeabi_dsub>
 800d842:	4622      	mov	r2, r4
 800d844:	462b      	mov	r3, r5
 800d846:	f7f2 ff07 	bl	8000658 <__aeabi_dmul>
 800d84a:	4602      	mov	r2, r0
 800d84c:	460b      	mov	r3, r1
 800d84e:	2000      	movs	r0, #0
 800d850:	4951      	ldr	r1, [pc, #324]	; (800d998 <__ieee754_pow+0x3d8>)
 800d852:	f7f2 fd49 	bl	80002e8 <__aeabi_dsub>
 800d856:	4622      	mov	r2, r4
 800d858:	4680      	mov	r8, r0
 800d85a:	4689      	mov	r9, r1
 800d85c:	462b      	mov	r3, r5
 800d85e:	4620      	mov	r0, r4
 800d860:	4629      	mov	r1, r5
 800d862:	f7f2 fef9 	bl	8000658 <__aeabi_dmul>
 800d866:	4602      	mov	r2, r0
 800d868:	460b      	mov	r3, r1
 800d86a:	4640      	mov	r0, r8
 800d86c:	4649      	mov	r1, r9
 800d86e:	f7f2 fef3 	bl	8000658 <__aeabi_dmul>
 800d872:	a341      	add	r3, pc, #260	; (adr r3, 800d978 <__ieee754_pow+0x3b8>)
 800d874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d878:	f7f2 feee 	bl	8000658 <__aeabi_dmul>
 800d87c:	4602      	mov	r2, r0
 800d87e:	460b      	mov	r3, r1
 800d880:	4650      	mov	r0, sl
 800d882:	4659      	mov	r1, fp
 800d884:	f7f2 fd30 	bl	80002e8 <__aeabi_dsub>
 800d888:	4602      	mov	r2, r0
 800d88a:	460b      	mov	r3, r1
 800d88c:	4680      	mov	r8, r0
 800d88e:	4689      	mov	r9, r1
 800d890:	4630      	mov	r0, r6
 800d892:	4639      	mov	r1, r7
 800d894:	f7f2 fd2a 	bl	80002ec <__adddf3>
 800d898:	2400      	movs	r4, #0
 800d89a:	4632      	mov	r2, r6
 800d89c:	463b      	mov	r3, r7
 800d89e:	4620      	mov	r0, r4
 800d8a0:	460d      	mov	r5, r1
 800d8a2:	f7f2 fd21 	bl	80002e8 <__aeabi_dsub>
 800d8a6:	4602      	mov	r2, r0
 800d8a8:	460b      	mov	r3, r1
 800d8aa:	4640      	mov	r0, r8
 800d8ac:	4649      	mov	r1, r9
 800d8ae:	f7f2 fd1b 	bl	80002e8 <__aeabi_dsub>
 800d8b2:	9b00      	ldr	r3, [sp, #0]
 800d8b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d8b6:	3b01      	subs	r3, #1
 800d8b8:	4313      	orrs	r3, r2
 800d8ba:	4682      	mov	sl, r0
 800d8bc:	468b      	mov	fp, r1
 800d8be:	f040 81f1 	bne.w	800dca4 <__ieee754_pow+0x6e4>
 800d8c2:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800d980 <__ieee754_pow+0x3c0>
 800d8c6:	eeb0 8a47 	vmov.f32	s16, s14
 800d8ca:	eef0 8a67 	vmov.f32	s17, s15
 800d8ce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d8d2:	2600      	movs	r6, #0
 800d8d4:	4632      	mov	r2, r6
 800d8d6:	463b      	mov	r3, r7
 800d8d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8dc:	f7f2 fd04 	bl	80002e8 <__aeabi_dsub>
 800d8e0:	4622      	mov	r2, r4
 800d8e2:	462b      	mov	r3, r5
 800d8e4:	f7f2 feb8 	bl	8000658 <__aeabi_dmul>
 800d8e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d8ec:	4680      	mov	r8, r0
 800d8ee:	4689      	mov	r9, r1
 800d8f0:	4650      	mov	r0, sl
 800d8f2:	4659      	mov	r1, fp
 800d8f4:	f7f2 feb0 	bl	8000658 <__aeabi_dmul>
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	460b      	mov	r3, r1
 800d8fc:	4640      	mov	r0, r8
 800d8fe:	4649      	mov	r1, r9
 800d900:	f7f2 fcf4 	bl	80002ec <__adddf3>
 800d904:	4632      	mov	r2, r6
 800d906:	463b      	mov	r3, r7
 800d908:	4680      	mov	r8, r0
 800d90a:	4689      	mov	r9, r1
 800d90c:	4620      	mov	r0, r4
 800d90e:	4629      	mov	r1, r5
 800d910:	f7f2 fea2 	bl	8000658 <__aeabi_dmul>
 800d914:	460b      	mov	r3, r1
 800d916:	4604      	mov	r4, r0
 800d918:	460d      	mov	r5, r1
 800d91a:	4602      	mov	r2, r0
 800d91c:	4649      	mov	r1, r9
 800d91e:	4640      	mov	r0, r8
 800d920:	f7f2 fce4 	bl	80002ec <__adddf3>
 800d924:	4b1d      	ldr	r3, [pc, #116]	; (800d99c <__ieee754_pow+0x3dc>)
 800d926:	4299      	cmp	r1, r3
 800d928:	ec45 4b19 	vmov	d9, r4, r5
 800d92c:	4606      	mov	r6, r0
 800d92e:	460f      	mov	r7, r1
 800d930:	468b      	mov	fp, r1
 800d932:	f340 82fe 	ble.w	800df32 <__ieee754_pow+0x972>
 800d936:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d93a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d93e:	4303      	orrs	r3, r0
 800d940:	f000 81f0 	beq.w	800dd24 <__ieee754_pow+0x764>
 800d944:	a310      	add	r3, pc, #64	; (adr r3, 800d988 <__ieee754_pow+0x3c8>)
 800d946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d94a:	ec51 0b18 	vmov	r0, r1, d8
 800d94e:	f7f2 fe83 	bl	8000658 <__aeabi_dmul>
 800d952:	a30d      	add	r3, pc, #52	; (adr r3, 800d988 <__ieee754_pow+0x3c8>)
 800d954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d958:	e6cb      	b.n	800d6f2 <__ieee754_pow+0x132>
 800d95a:	bf00      	nop
 800d95c:	f3af 8000 	nop.w
 800d960:	60000000 	.word	0x60000000
 800d964:	3ff71547 	.word	0x3ff71547
 800d968:	f85ddf44 	.word	0xf85ddf44
 800d96c:	3e54ae0b 	.word	0x3e54ae0b
 800d970:	55555555 	.word	0x55555555
 800d974:	3fd55555 	.word	0x3fd55555
 800d978:	652b82fe 	.word	0x652b82fe
 800d97c:	3ff71547 	.word	0x3ff71547
 800d980:	00000000 	.word	0x00000000
 800d984:	bff00000 	.word	0xbff00000
 800d988:	8800759c 	.word	0x8800759c
 800d98c:	7e37e43c 	.word	0x7e37e43c
 800d990:	3ff00000 	.word	0x3ff00000
 800d994:	3fd00000 	.word	0x3fd00000
 800d998:	3fe00000 	.word	0x3fe00000
 800d99c:	408fffff 	.word	0x408fffff
 800d9a0:	4bd7      	ldr	r3, [pc, #860]	; (800dd00 <__ieee754_pow+0x740>)
 800d9a2:	ea03 0309 	and.w	r3, r3, r9
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	b92b      	cbnz	r3, 800d9b6 <__ieee754_pow+0x3f6>
 800d9aa:	4bd6      	ldr	r3, [pc, #856]	; (800dd04 <__ieee754_pow+0x744>)
 800d9ac:	f7f2 fe54 	bl	8000658 <__aeabi_dmul>
 800d9b0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800d9b4:	460c      	mov	r4, r1
 800d9b6:	1523      	asrs	r3, r4, #20
 800d9b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d9bc:	4413      	add	r3, r2
 800d9be:	9309      	str	r3, [sp, #36]	; 0x24
 800d9c0:	4bd1      	ldr	r3, [pc, #836]	; (800dd08 <__ieee754_pow+0x748>)
 800d9c2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d9c6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d9ca:	429c      	cmp	r4, r3
 800d9cc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d9d0:	dd08      	ble.n	800d9e4 <__ieee754_pow+0x424>
 800d9d2:	4bce      	ldr	r3, [pc, #824]	; (800dd0c <__ieee754_pow+0x74c>)
 800d9d4:	429c      	cmp	r4, r3
 800d9d6:	f340 8163 	ble.w	800dca0 <__ieee754_pow+0x6e0>
 800d9da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9dc:	3301      	adds	r3, #1
 800d9de:	9309      	str	r3, [sp, #36]	; 0x24
 800d9e0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d9e4:	2400      	movs	r4, #0
 800d9e6:	00e3      	lsls	r3, r4, #3
 800d9e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d9ea:	4bc9      	ldr	r3, [pc, #804]	; (800dd10 <__ieee754_pow+0x750>)
 800d9ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d9f0:	ed93 7b00 	vldr	d7, [r3]
 800d9f4:	4629      	mov	r1, r5
 800d9f6:	ec53 2b17 	vmov	r2, r3, d7
 800d9fa:	eeb0 8a47 	vmov.f32	s16, s14
 800d9fe:	eef0 8a67 	vmov.f32	s17, s15
 800da02:	4682      	mov	sl, r0
 800da04:	f7f2 fc70 	bl	80002e8 <__aeabi_dsub>
 800da08:	4652      	mov	r2, sl
 800da0a:	4606      	mov	r6, r0
 800da0c:	460f      	mov	r7, r1
 800da0e:	462b      	mov	r3, r5
 800da10:	ec51 0b18 	vmov	r0, r1, d8
 800da14:	f7f2 fc6a 	bl	80002ec <__adddf3>
 800da18:	4602      	mov	r2, r0
 800da1a:	460b      	mov	r3, r1
 800da1c:	2000      	movs	r0, #0
 800da1e:	49bd      	ldr	r1, [pc, #756]	; (800dd14 <__ieee754_pow+0x754>)
 800da20:	f7f2 ff44 	bl	80008ac <__aeabi_ddiv>
 800da24:	ec41 0b19 	vmov	d9, r0, r1
 800da28:	4602      	mov	r2, r0
 800da2a:	460b      	mov	r3, r1
 800da2c:	4630      	mov	r0, r6
 800da2e:	4639      	mov	r1, r7
 800da30:	f7f2 fe12 	bl	8000658 <__aeabi_dmul>
 800da34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800da38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800da3c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800da40:	2300      	movs	r3, #0
 800da42:	9304      	str	r3, [sp, #16]
 800da44:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800da48:	46ab      	mov	fp, r5
 800da4a:	106d      	asrs	r5, r5, #1
 800da4c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800da50:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800da54:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800da58:	2200      	movs	r2, #0
 800da5a:	4640      	mov	r0, r8
 800da5c:	4649      	mov	r1, r9
 800da5e:	4614      	mov	r4, r2
 800da60:	461d      	mov	r5, r3
 800da62:	f7f2 fdf9 	bl	8000658 <__aeabi_dmul>
 800da66:	4602      	mov	r2, r0
 800da68:	460b      	mov	r3, r1
 800da6a:	4630      	mov	r0, r6
 800da6c:	4639      	mov	r1, r7
 800da6e:	f7f2 fc3b 	bl	80002e8 <__aeabi_dsub>
 800da72:	ec53 2b18 	vmov	r2, r3, d8
 800da76:	4606      	mov	r6, r0
 800da78:	460f      	mov	r7, r1
 800da7a:	4620      	mov	r0, r4
 800da7c:	4629      	mov	r1, r5
 800da7e:	f7f2 fc33 	bl	80002e8 <__aeabi_dsub>
 800da82:	4602      	mov	r2, r0
 800da84:	460b      	mov	r3, r1
 800da86:	4650      	mov	r0, sl
 800da88:	4659      	mov	r1, fp
 800da8a:	f7f2 fc2d 	bl	80002e8 <__aeabi_dsub>
 800da8e:	4642      	mov	r2, r8
 800da90:	464b      	mov	r3, r9
 800da92:	f7f2 fde1 	bl	8000658 <__aeabi_dmul>
 800da96:	4602      	mov	r2, r0
 800da98:	460b      	mov	r3, r1
 800da9a:	4630      	mov	r0, r6
 800da9c:	4639      	mov	r1, r7
 800da9e:	f7f2 fc23 	bl	80002e8 <__aeabi_dsub>
 800daa2:	ec53 2b19 	vmov	r2, r3, d9
 800daa6:	f7f2 fdd7 	bl	8000658 <__aeabi_dmul>
 800daaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800daae:	ec41 0b18 	vmov	d8, r0, r1
 800dab2:	4610      	mov	r0, r2
 800dab4:	4619      	mov	r1, r3
 800dab6:	f7f2 fdcf 	bl	8000658 <__aeabi_dmul>
 800daba:	a37d      	add	r3, pc, #500	; (adr r3, 800dcb0 <__ieee754_pow+0x6f0>)
 800dabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dac0:	4604      	mov	r4, r0
 800dac2:	460d      	mov	r5, r1
 800dac4:	f7f2 fdc8 	bl	8000658 <__aeabi_dmul>
 800dac8:	a37b      	add	r3, pc, #492	; (adr r3, 800dcb8 <__ieee754_pow+0x6f8>)
 800daca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dace:	f7f2 fc0d 	bl	80002ec <__adddf3>
 800dad2:	4622      	mov	r2, r4
 800dad4:	462b      	mov	r3, r5
 800dad6:	f7f2 fdbf 	bl	8000658 <__aeabi_dmul>
 800dada:	a379      	add	r3, pc, #484	; (adr r3, 800dcc0 <__ieee754_pow+0x700>)
 800dadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dae0:	f7f2 fc04 	bl	80002ec <__adddf3>
 800dae4:	4622      	mov	r2, r4
 800dae6:	462b      	mov	r3, r5
 800dae8:	f7f2 fdb6 	bl	8000658 <__aeabi_dmul>
 800daec:	a376      	add	r3, pc, #472	; (adr r3, 800dcc8 <__ieee754_pow+0x708>)
 800daee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daf2:	f7f2 fbfb 	bl	80002ec <__adddf3>
 800daf6:	4622      	mov	r2, r4
 800daf8:	462b      	mov	r3, r5
 800dafa:	f7f2 fdad 	bl	8000658 <__aeabi_dmul>
 800dafe:	a374      	add	r3, pc, #464	; (adr r3, 800dcd0 <__ieee754_pow+0x710>)
 800db00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db04:	f7f2 fbf2 	bl	80002ec <__adddf3>
 800db08:	4622      	mov	r2, r4
 800db0a:	462b      	mov	r3, r5
 800db0c:	f7f2 fda4 	bl	8000658 <__aeabi_dmul>
 800db10:	a371      	add	r3, pc, #452	; (adr r3, 800dcd8 <__ieee754_pow+0x718>)
 800db12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db16:	f7f2 fbe9 	bl	80002ec <__adddf3>
 800db1a:	4622      	mov	r2, r4
 800db1c:	4606      	mov	r6, r0
 800db1e:	460f      	mov	r7, r1
 800db20:	462b      	mov	r3, r5
 800db22:	4620      	mov	r0, r4
 800db24:	4629      	mov	r1, r5
 800db26:	f7f2 fd97 	bl	8000658 <__aeabi_dmul>
 800db2a:	4602      	mov	r2, r0
 800db2c:	460b      	mov	r3, r1
 800db2e:	4630      	mov	r0, r6
 800db30:	4639      	mov	r1, r7
 800db32:	f7f2 fd91 	bl	8000658 <__aeabi_dmul>
 800db36:	4642      	mov	r2, r8
 800db38:	4604      	mov	r4, r0
 800db3a:	460d      	mov	r5, r1
 800db3c:	464b      	mov	r3, r9
 800db3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800db42:	f7f2 fbd3 	bl	80002ec <__adddf3>
 800db46:	ec53 2b18 	vmov	r2, r3, d8
 800db4a:	f7f2 fd85 	bl	8000658 <__aeabi_dmul>
 800db4e:	4622      	mov	r2, r4
 800db50:	462b      	mov	r3, r5
 800db52:	f7f2 fbcb 	bl	80002ec <__adddf3>
 800db56:	4642      	mov	r2, r8
 800db58:	4682      	mov	sl, r0
 800db5a:	468b      	mov	fp, r1
 800db5c:	464b      	mov	r3, r9
 800db5e:	4640      	mov	r0, r8
 800db60:	4649      	mov	r1, r9
 800db62:	f7f2 fd79 	bl	8000658 <__aeabi_dmul>
 800db66:	4b6c      	ldr	r3, [pc, #432]	; (800dd18 <__ieee754_pow+0x758>)
 800db68:	2200      	movs	r2, #0
 800db6a:	4606      	mov	r6, r0
 800db6c:	460f      	mov	r7, r1
 800db6e:	f7f2 fbbd 	bl	80002ec <__adddf3>
 800db72:	4652      	mov	r2, sl
 800db74:	465b      	mov	r3, fp
 800db76:	f7f2 fbb9 	bl	80002ec <__adddf3>
 800db7a:	9c04      	ldr	r4, [sp, #16]
 800db7c:	460d      	mov	r5, r1
 800db7e:	4622      	mov	r2, r4
 800db80:	460b      	mov	r3, r1
 800db82:	4640      	mov	r0, r8
 800db84:	4649      	mov	r1, r9
 800db86:	f7f2 fd67 	bl	8000658 <__aeabi_dmul>
 800db8a:	4b63      	ldr	r3, [pc, #396]	; (800dd18 <__ieee754_pow+0x758>)
 800db8c:	4680      	mov	r8, r0
 800db8e:	4689      	mov	r9, r1
 800db90:	2200      	movs	r2, #0
 800db92:	4620      	mov	r0, r4
 800db94:	4629      	mov	r1, r5
 800db96:	f7f2 fba7 	bl	80002e8 <__aeabi_dsub>
 800db9a:	4632      	mov	r2, r6
 800db9c:	463b      	mov	r3, r7
 800db9e:	f7f2 fba3 	bl	80002e8 <__aeabi_dsub>
 800dba2:	4602      	mov	r2, r0
 800dba4:	460b      	mov	r3, r1
 800dba6:	4650      	mov	r0, sl
 800dba8:	4659      	mov	r1, fp
 800dbaa:	f7f2 fb9d 	bl	80002e8 <__aeabi_dsub>
 800dbae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dbb2:	f7f2 fd51 	bl	8000658 <__aeabi_dmul>
 800dbb6:	4622      	mov	r2, r4
 800dbb8:	4606      	mov	r6, r0
 800dbba:	460f      	mov	r7, r1
 800dbbc:	462b      	mov	r3, r5
 800dbbe:	ec51 0b18 	vmov	r0, r1, d8
 800dbc2:	f7f2 fd49 	bl	8000658 <__aeabi_dmul>
 800dbc6:	4602      	mov	r2, r0
 800dbc8:	460b      	mov	r3, r1
 800dbca:	4630      	mov	r0, r6
 800dbcc:	4639      	mov	r1, r7
 800dbce:	f7f2 fb8d 	bl	80002ec <__adddf3>
 800dbd2:	4606      	mov	r6, r0
 800dbd4:	460f      	mov	r7, r1
 800dbd6:	4602      	mov	r2, r0
 800dbd8:	460b      	mov	r3, r1
 800dbda:	4640      	mov	r0, r8
 800dbdc:	4649      	mov	r1, r9
 800dbde:	f7f2 fb85 	bl	80002ec <__adddf3>
 800dbe2:	9c04      	ldr	r4, [sp, #16]
 800dbe4:	a33e      	add	r3, pc, #248	; (adr r3, 800dce0 <__ieee754_pow+0x720>)
 800dbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbea:	4620      	mov	r0, r4
 800dbec:	460d      	mov	r5, r1
 800dbee:	f7f2 fd33 	bl	8000658 <__aeabi_dmul>
 800dbf2:	4642      	mov	r2, r8
 800dbf4:	ec41 0b18 	vmov	d8, r0, r1
 800dbf8:	464b      	mov	r3, r9
 800dbfa:	4620      	mov	r0, r4
 800dbfc:	4629      	mov	r1, r5
 800dbfe:	f7f2 fb73 	bl	80002e8 <__aeabi_dsub>
 800dc02:	4602      	mov	r2, r0
 800dc04:	460b      	mov	r3, r1
 800dc06:	4630      	mov	r0, r6
 800dc08:	4639      	mov	r1, r7
 800dc0a:	f7f2 fb6d 	bl	80002e8 <__aeabi_dsub>
 800dc0e:	a336      	add	r3, pc, #216	; (adr r3, 800dce8 <__ieee754_pow+0x728>)
 800dc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc14:	f7f2 fd20 	bl	8000658 <__aeabi_dmul>
 800dc18:	a335      	add	r3, pc, #212	; (adr r3, 800dcf0 <__ieee754_pow+0x730>)
 800dc1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc1e:	4606      	mov	r6, r0
 800dc20:	460f      	mov	r7, r1
 800dc22:	4620      	mov	r0, r4
 800dc24:	4629      	mov	r1, r5
 800dc26:	f7f2 fd17 	bl	8000658 <__aeabi_dmul>
 800dc2a:	4602      	mov	r2, r0
 800dc2c:	460b      	mov	r3, r1
 800dc2e:	4630      	mov	r0, r6
 800dc30:	4639      	mov	r1, r7
 800dc32:	f7f2 fb5b 	bl	80002ec <__adddf3>
 800dc36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dc38:	4b38      	ldr	r3, [pc, #224]	; (800dd1c <__ieee754_pow+0x75c>)
 800dc3a:	4413      	add	r3, r2
 800dc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc40:	f7f2 fb54 	bl	80002ec <__adddf3>
 800dc44:	4682      	mov	sl, r0
 800dc46:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc48:	468b      	mov	fp, r1
 800dc4a:	f7f2 fc9b 	bl	8000584 <__aeabi_i2d>
 800dc4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dc50:	4b33      	ldr	r3, [pc, #204]	; (800dd20 <__ieee754_pow+0x760>)
 800dc52:	4413      	add	r3, r2
 800dc54:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dc58:	4606      	mov	r6, r0
 800dc5a:	460f      	mov	r7, r1
 800dc5c:	4652      	mov	r2, sl
 800dc5e:	465b      	mov	r3, fp
 800dc60:	ec51 0b18 	vmov	r0, r1, d8
 800dc64:	f7f2 fb42 	bl	80002ec <__adddf3>
 800dc68:	4642      	mov	r2, r8
 800dc6a:	464b      	mov	r3, r9
 800dc6c:	f7f2 fb3e 	bl	80002ec <__adddf3>
 800dc70:	4632      	mov	r2, r6
 800dc72:	463b      	mov	r3, r7
 800dc74:	f7f2 fb3a 	bl	80002ec <__adddf3>
 800dc78:	9c04      	ldr	r4, [sp, #16]
 800dc7a:	4632      	mov	r2, r6
 800dc7c:	463b      	mov	r3, r7
 800dc7e:	4620      	mov	r0, r4
 800dc80:	460d      	mov	r5, r1
 800dc82:	f7f2 fb31 	bl	80002e8 <__aeabi_dsub>
 800dc86:	4642      	mov	r2, r8
 800dc88:	464b      	mov	r3, r9
 800dc8a:	f7f2 fb2d 	bl	80002e8 <__aeabi_dsub>
 800dc8e:	ec53 2b18 	vmov	r2, r3, d8
 800dc92:	f7f2 fb29 	bl	80002e8 <__aeabi_dsub>
 800dc96:	4602      	mov	r2, r0
 800dc98:	460b      	mov	r3, r1
 800dc9a:	4650      	mov	r0, sl
 800dc9c:	4659      	mov	r1, fp
 800dc9e:	e606      	b.n	800d8ae <__ieee754_pow+0x2ee>
 800dca0:	2401      	movs	r4, #1
 800dca2:	e6a0      	b.n	800d9e6 <__ieee754_pow+0x426>
 800dca4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800dcf8 <__ieee754_pow+0x738>
 800dca8:	e60d      	b.n	800d8c6 <__ieee754_pow+0x306>
 800dcaa:	bf00      	nop
 800dcac:	f3af 8000 	nop.w
 800dcb0:	4a454eef 	.word	0x4a454eef
 800dcb4:	3fca7e28 	.word	0x3fca7e28
 800dcb8:	93c9db65 	.word	0x93c9db65
 800dcbc:	3fcd864a 	.word	0x3fcd864a
 800dcc0:	a91d4101 	.word	0xa91d4101
 800dcc4:	3fd17460 	.word	0x3fd17460
 800dcc8:	518f264d 	.word	0x518f264d
 800dccc:	3fd55555 	.word	0x3fd55555
 800dcd0:	db6fabff 	.word	0xdb6fabff
 800dcd4:	3fdb6db6 	.word	0x3fdb6db6
 800dcd8:	33333303 	.word	0x33333303
 800dcdc:	3fe33333 	.word	0x3fe33333
 800dce0:	e0000000 	.word	0xe0000000
 800dce4:	3feec709 	.word	0x3feec709
 800dce8:	dc3a03fd 	.word	0xdc3a03fd
 800dcec:	3feec709 	.word	0x3feec709
 800dcf0:	145b01f5 	.word	0x145b01f5
 800dcf4:	be3e2fe0 	.word	0xbe3e2fe0
 800dcf8:	00000000 	.word	0x00000000
 800dcfc:	3ff00000 	.word	0x3ff00000
 800dd00:	7ff00000 	.word	0x7ff00000
 800dd04:	43400000 	.word	0x43400000
 800dd08:	0003988e 	.word	0x0003988e
 800dd0c:	000bb679 	.word	0x000bb679
 800dd10:	0800fbd0 	.word	0x0800fbd0
 800dd14:	3ff00000 	.word	0x3ff00000
 800dd18:	40080000 	.word	0x40080000
 800dd1c:	0800fbf0 	.word	0x0800fbf0
 800dd20:	0800fbe0 	.word	0x0800fbe0
 800dd24:	a3b5      	add	r3, pc, #724	; (adr r3, 800dffc <__ieee754_pow+0xa3c>)
 800dd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd2a:	4640      	mov	r0, r8
 800dd2c:	4649      	mov	r1, r9
 800dd2e:	f7f2 fadd 	bl	80002ec <__adddf3>
 800dd32:	4622      	mov	r2, r4
 800dd34:	ec41 0b1a 	vmov	d10, r0, r1
 800dd38:	462b      	mov	r3, r5
 800dd3a:	4630      	mov	r0, r6
 800dd3c:	4639      	mov	r1, r7
 800dd3e:	f7f2 fad3 	bl	80002e8 <__aeabi_dsub>
 800dd42:	4602      	mov	r2, r0
 800dd44:	460b      	mov	r3, r1
 800dd46:	ec51 0b1a 	vmov	r0, r1, d10
 800dd4a:	f7f2 ff15 	bl	8000b78 <__aeabi_dcmpgt>
 800dd4e:	2800      	cmp	r0, #0
 800dd50:	f47f adf8 	bne.w	800d944 <__ieee754_pow+0x384>
 800dd54:	4aa4      	ldr	r2, [pc, #656]	; (800dfe8 <__ieee754_pow+0xa28>)
 800dd56:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800dd5a:	4293      	cmp	r3, r2
 800dd5c:	f340 810b 	ble.w	800df76 <__ieee754_pow+0x9b6>
 800dd60:	151b      	asrs	r3, r3, #20
 800dd62:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800dd66:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800dd6a:	fa4a f303 	asr.w	r3, sl, r3
 800dd6e:	445b      	add	r3, fp
 800dd70:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800dd74:	4e9d      	ldr	r6, [pc, #628]	; (800dfec <__ieee754_pow+0xa2c>)
 800dd76:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800dd7a:	4116      	asrs	r6, r2
 800dd7c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800dd80:	2000      	movs	r0, #0
 800dd82:	ea23 0106 	bic.w	r1, r3, r6
 800dd86:	f1c2 0214 	rsb	r2, r2, #20
 800dd8a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800dd8e:	fa4a fa02 	asr.w	sl, sl, r2
 800dd92:	f1bb 0f00 	cmp.w	fp, #0
 800dd96:	4602      	mov	r2, r0
 800dd98:	460b      	mov	r3, r1
 800dd9a:	4620      	mov	r0, r4
 800dd9c:	4629      	mov	r1, r5
 800dd9e:	bfb8      	it	lt
 800dda0:	f1ca 0a00 	rsblt	sl, sl, #0
 800dda4:	f7f2 faa0 	bl	80002e8 <__aeabi_dsub>
 800dda8:	ec41 0b19 	vmov	d9, r0, r1
 800ddac:	4642      	mov	r2, r8
 800ddae:	464b      	mov	r3, r9
 800ddb0:	ec51 0b19 	vmov	r0, r1, d9
 800ddb4:	f7f2 fa9a 	bl	80002ec <__adddf3>
 800ddb8:	2400      	movs	r4, #0
 800ddba:	a379      	add	r3, pc, #484	; (adr r3, 800dfa0 <__ieee754_pow+0x9e0>)
 800ddbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc0:	4620      	mov	r0, r4
 800ddc2:	460d      	mov	r5, r1
 800ddc4:	f7f2 fc48 	bl	8000658 <__aeabi_dmul>
 800ddc8:	ec53 2b19 	vmov	r2, r3, d9
 800ddcc:	4606      	mov	r6, r0
 800ddce:	460f      	mov	r7, r1
 800ddd0:	4620      	mov	r0, r4
 800ddd2:	4629      	mov	r1, r5
 800ddd4:	f7f2 fa88 	bl	80002e8 <__aeabi_dsub>
 800ddd8:	4602      	mov	r2, r0
 800ddda:	460b      	mov	r3, r1
 800dddc:	4640      	mov	r0, r8
 800ddde:	4649      	mov	r1, r9
 800dde0:	f7f2 fa82 	bl	80002e8 <__aeabi_dsub>
 800dde4:	a370      	add	r3, pc, #448	; (adr r3, 800dfa8 <__ieee754_pow+0x9e8>)
 800dde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddea:	f7f2 fc35 	bl	8000658 <__aeabi_dmul>
 800ddee:	a370      	add	r3, pc, #448	; (adr r3, 800dfb0 <__ieee754_pow+0x9f0>)
 800ddf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddf4:	4680      	mov	r8, r0
 800ddf6:	4689      	mov	r9, r1
 800ddf8:	4620      	mov	r0, r4
 800ddfa:	4629      	mov	r1, r5
 800ddfc:	f7f2 fc2c 	bl	8000658 <__aeabi_dmul>
 800de00:	4602      	mov	r2, r0
 800de02:	460b      	mov	r3, r1
 800de04:	4640      	mov	r0, r8
 800de06:	4649      	mov	r1, r9
 800de08:	f7f2 fa70 	bl	80002ec <__adddf3>
 800de0c:	4604      	mov	r4, r0
 800de0e:	460d      	mov	r5, r1
 800de10:	4602      	mov	r2, r0
 800de12:	460b      	mov	r3, r1
 800de14:	4630      	mov	r0, r6
 800de16:	4639      	mov	r1, r7
 800de18:	f7f2 fa68 	bl	80002ec <__adddf3>
 800de1c:	4632      	mov	r2, r6
 800de1e:	463b      	mov	r3, r7
 800de20:	4680      	mov	r8, r0
 800de22:	4689      	mov	r9, r1
 800de24:	f7f2 fa60 	bl	80002e8 <__aeabi_dsub>
 800de28:	4602      	mov	r2, r0
 800de2a:	460b      	mov	r3, r1
 800de2c:	4620      	mov	r0, r4
 800de2e:	4629      	mov	r1, r5
 800de30:	f7f2 fa5a 	bl	80002e8 <__aeabi_dsub>
 800de34:	4642      	mov	r2, r8
 800de36:	4606      	mov	r6, r0
 800de38:	460f      	mov	r7, r1
 800de3a:	464b      	mov	r3, r9
 800de3c:	4640      	mov	r0, r8
 800de3e:	4649      	mov	r1, r9
 800de40:	f7f2 fc0a 	bl	8000658 <__aeabi_dmul>
 800de44:	a35c      	add	r3, pc, #368	; (adr r3, 800dfb8 <__ieee754_pow+0x9f8>)
 800de46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de4a:	4604      	mov	r4, r0
 800de4c:	460d      	mov	r5, r1
 800de4e:	f7f2 fc03 	bl	8000658 <__aeabi_dmul>
 800de52:	a35b      	add	r3, pc, #364	; (adr r3, 800dfc0 <__ieee754_pow+0xa00>)
 800de54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de58:	f7f2 fa46 	bl	80002e8 <__aeabi_dsub>
 800de5c:	4622      	mov	r2, r4
 800de5e:	462b      	mov	r3, r5
 800de60:	f7f2 fbfa 	bl	8000658 <__aeabi_dmul>
 800de64:	a358      	add	r3, pc, #352	; (adr r3, 800dfc8 <__ieee754_pow+0xa08>)
 800de66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de6a:	f7f2 fa3f 	bl	80002ec <__adddf3>
 800de6e:	4622      	mov	r2, r4
 800de70:	462b      	mov	r3, r5
 800de72:	f7f2 fbf1 	bl	8000658 <__aeabi_dmul>
 800de76:	a356      	add	r3, pc, #344	; (adr r3, 800dfd0 <__ieee754_pow+0xa10>)
 800de78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de7c:	f7f2 fa34 	bl	80002e8 <__aeabi_dsub>
 800de80:	4622      	mov	r2, r4
 800de82:	462b      	mov	r3, r5
 800de84:	f7f2 fbe8 	bl	8000658 <__aeabi_dmul>
 800de88:	a353      	add	r3, pc, #332	; (adr r3, 800dfd8 <__ieee754_pow+0xa18>)
 800de8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8e:	f7f2 fa2d 	bl	80002ec <__adddf3>
 800de92:	4622      	mov	r2, r4
 800de94:	462b      	mov	r3, r5
 800de96:	f7f2 fbdf 	bl	8000658 <__aeabi_dmul>
 800de9a:	4602      	mov	r2, r0
 800de9c:	460b      	mov	r3, r1
 800de9e:	4640      	mov	r0, r8
 800dea0:	4649      	mov	r1, r9
 800dea2:	f7f2 fa21 	bl	80002e8 <__aeabi_dsub>
 800dea6:	4604      	mov	r4, r0
 800dea8:	460d      	mov	r5, r1
 800deaa:	4602      	mov	r2, r0
 800deac:	460b      	mov	r3, r1
 800deae:	4640      	mov	r0, r8
 800deb0:	4649      	mov	r1, r9
 800deb2:	f7f2 fbd1 	bl	8000658 <__aeabi_dmul>
 800deb6:	2200      	movs	r2, #0
 800deb8:	ec41 0b19 	vmov	d9, r0, r1
 800debc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dec0:	4620      	mov	r0, r4
 800dec2:	4629      	mov	r1, r5
 800dec4:	f7f2 fa10 	bl	80002e8 <__aeabi_dsub>
 800dec8:	4602      	mov	r2, r0
 800deca:	460b      	mov	r3, r1
 800decc:	ec51 0b19 	vmov	r0, r1, d9
 800ded0:	f7f2 fcec 	bl	80008ac <__aeabi_ddiv>
 800ded4:	4632      	mov	r2, r6
 800ded6:	4604      	mov	r4, r0
 800ded8:	460d      	mov	r5, r1
 800deda:	463b      	mov	r3, r7
 800dedc:	4640      	mov	r0, r8
 800dede:	4649      	mov	r1, r9
 800dee0:	f7f2 fbba 	bl	8000658 <__aeabi_dmul>
 800dee4:	4632      	mov	r2, r6
 800dee6:	463b      	mov	r3, r7
 800dee8:	f7f2 fa00 	bl	80002ec <__adddf3>
 800deec:	4602      	mov	r2, r0
 800deee:	460b      	mov	r3, r1
 800def0:	4620      	mov	r0, r4
 800def2:	4629      	mov	r1, r5
 800def4:	f7f2 f9f8 	bl	80002e8 <__aeabi_dsub>
 800def8:	4642      	mov	r2, r8
 800defa:	464b      	mov	r3, r9
 800defc:	f7f2 f9f4 	bl	80002e8 <__aeabi_dsub>
 800df00:	460b      	mov	r3, r1
 800df02:	4602      	mov	r2, r0
 800df04:	493a      	ldr	r1, [pc, #232]	; (800dff0 <__ieee754_pow+0xa30>)
 800df06:	2000      	movs	r0, #0
 800df08:	f7f2 f9ee 	bl	80002e8 <__aeabi_dsub>
 800df0c:	e9cd 0100 	strd	r0, r1, [sp]
 800df10:	9b01      	ldr	r3, [sp, #4]
 800df12:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800df16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800df1a:	da2f      	bge.n	800df7c <__ieee754_pow+0x9bc>
 800df1c:	4650      	mov	r0, sl
 800df1e:	ed9d 0b00 	vldr	d0, [sp]
 800df22:	f001 f911 	bl	800f148 <scalbn>
 800df26:	ec51 0b10 	vmov	r0, r1, d0
 800df2a:	ec53 2b18 	vmov	r2, r3, d8
 800df2e:	f7ff bbe0 	b.w	800d6f2 <__ieee754_pow+0x132>
 800df32:	4b30      	ldr	r3, [pc, #192]	; (800dff4 <__ieee754_pow+0xa34>)
 800df34:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800df38:	429e      	cmp	r6, r3
 800df3a:	f77f af0b 	ble.w	800dd54 <__ieee754_pow+0x794>
 800df3e:	4b2e      	ldr	r3, [pc, #184]	; (800dff8 <__ieee754_pow+0xa38>)
 800df40:	440b      	add	r3, r1
 800df42:	4303      	orrs	r3, r0
 800df44:	d00b      	beq.n	800df5e <__ieee754_pow+0x99e>
 800df46:	a326      	add	r3, pc, #152	; (adr r3, 800dfe0 <__ieee754_pow+0xa20>)
 800df48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df4c:	ec51 0b18 	vmov	r0, r1, d8
 800df50:	f7f2 fb82 	bl	8000658 <__aeabi_dmul>
 800df54:	a322      	add	r3, pc, #136	; (adr r3, 800dfe0 <__ieee754_pow+0xa20>)
 800df56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5a:	f7ff bbca 	b.w	800d6f2 <__ieee754_pow+0x132>
 800df5e:	4622      	mov	r2, r4
 800df60:	462b      	mov	r3, r5
 800df62:	f7f2 f9c1 	bl	80002e8 <__aeabi_dsub>
 800df66:	4642      	mov	r2, r8
 800df68:	464b      	mov	r3, r9
 800df6a:	f7f2 fdfb 	bl	8000b64 <__aeabi_dcmpge>
 800df6e:	2800      	cmp	r0, #0
 800df70:	f43f aef0 	beq.w	800dd54 <__ieee754_pow+0x794>
 800df74:	e7e7      	b.n	800df46 <__ieee754_pow+0x986>
 800df76:	f04f 0a00 	mov.w	sl, #0
 800df7a:	e717      	b.n	800ddac <__ieee754_pow+0x7ec>
 800df7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df80:	4619      	mov	r1, r3
 800df82:	e7d2      	b.n	800df2a <__ieee754_pow+0x96a>
 800df84:	491a      	ldr	r1, [pc, #104]	; (800dff0 <__ieee754_pow+0xa30>)
 800df86:	2000      	movs	r0, #0
 800df88:	f7ff bb9e 	b.w	800d6c8 <__ieee754_pow+0x108>
 800df8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df90:	f7ff bb9a 	b.w	800d6c8 <__ieee754_pow+0x108>
 800df94:	9000      	str	r0, [sp, #0]
 800df96:	f7ff bb76 	b.w	800d686 <__ieee754_pow+0xc6>
 800df9a:	2100      	movs	r1, #0
 800df9c:	f7ff bb60 	b.w	800d660 <__ieee754_pow+0xa0>
 800dfa0:	00000000 	.word	0x00000000
 800dfa4:	3fe62e43 	.word	0x3fe62e43
 800dfa8:	fefa39ef 	.word	0xfefa39ef
 800dfac:	3fe62e42 	.word	0x3fe62e42
 800dfb0:	0ca86c39 	.word	0x0ca86c39
 800dfb4:	be205c61 	.word	0xbe205c61
 800dfb8:	72bea4d0 	.word	0x72bea4d0
 800dfbc:	3e663769 	.word	0x3e663769
 800dfc0:	c5d26bf1 	.word	0xc5d26bf1
 800dfc4:	3ebbbd41 	.word	0x3ebbbd41
 800dfc8:	af25de2c 	.word	0xaf25de2c
 800dfcc:	3f11566a 	.word	0x3f11566a
 800dfd0:	16bebd93 	.word	0x16bebd93
 800dfd4:	3f66c16c 	.word	0x3f66c16c
 800dfd8:	5555553e 	.word	0x5555553e
 800dfdc:	3fc55555 	.word	0x3fc55555
 800dfe0:	c2f8f359 	.word	0xc2f8f359
 800dfe4:	01a56e1f 	.word	0x01a56e1f
 800dfe8:	3fe00000 	.word	0x3fe00000
 800dfec:	000fffff 	.word	0x000fffff
 800dff0:	3ff00000 	.word	0x3ff00000
 800dff4:	4090cbff 	.word	0x4090cbff
 800dff8:	3f6f3400 	.word	0x3f6f3400
 800dffc:	652b82fe 	.word	0x652b82fe
 800e000:	3c971547 	.word	0x3c971547
 800e004:	00000000 	.word	0x00000000

0800e008 <__ieee754_rem_pio2>:
 800e008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e00c:	ed2d 8b02 	vpush	{d8}
 800e010:	ec55 4b10 	vmov	r4, r5, d0
 800e014:	4bca      	ldr	r3, [pc, #808]	; (800e340 <__ieee754_rem_pio2+0x338>)
 800e016:	b08b      	sub	sp, #44	; 0x2c
 800e018:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800e01c:	4598      	cmp	r8, r3
 800e01e:	4682      	mov	sl, r0
 800e020:	9502      	str	r5, [sp, #8]
 800e022:	dc08      	bgt.n	800e036 <__ieee754_rem_pio2+0x2e>
 800e024:	2200      	movs	r2, #0
 800e026:	2300      	movs	r3, #0
 800e028:	ed80 0b00 	vstr	d0, [r0]
 800e02c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e030:	f04f 0b00 	mov.w	fp, #0
 800e034:	e028      	b.n	800e088 <__ieee754_rem_pio2+0x80>
 800e036:	4bc3      	ldr	r3, [pc, #780]	; (800e344 <__ieee754_rem_pio2+0x33c>)
 800e038:	4598      	cmp	r8, r3
 800e03a:	dc78      	bgt.n	800e12e <__ieee754_rem_pio2+0x126>
 800e03c:	9b02      	ldr	r3, [sp, #8]
 800e03e:	4ec2      	ldr	r6, [pc, #776]	; (800e348 <__ieee754_rem_pio2+0x340>)
 800e040:	2b00      	cmp	r3, #0
 800e042:	ee10 0a10 	vmov	r0, s0
 800e046:	a3b0      	add	r3, pc, #704	; (adr r3, 800e308 <__ieee754_rem_pio2+0x300>)
 800e048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e04c:	4629      	mov	r1, r5
 800e04e:	dd39      	ble.n	800e0c4 <__ieee754_rem_pio2+0xbc>
 800e050:	f7f2 f94a 	bl	80002e8 <__aeabi_dsub>
 800e054:	45b0      	cmp	r8, r6
 800e056:	4604      	mov	r4, r0
 800e058:	460d      	mov	r5, r1
 800e05a:	d01b      	beq.n	800e094 <__ieee754_rem_pio2+0x8c>
 800e05c:	a3ac      	add	r3, pc, #688	; (adr r3, 800e310 <__ieee754_rem_pio2+0x308>)
 800e05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e062:	f7f2 f941 	bl	80002e8 <__aeabi_dsub>
 800e066:	4602      	mov	r2, r0
 800e068:	460b      	mov	r3, r1
 800e06a:	e9ca 2300 	strd	r2, r3, [sl]
 800e06e:	4620      	mov	r0, r4
 800e070:	4629      	mov	r1, r5
 800e072:	f7f2 f939 	bl	80002e8 <__aeabi_dsub>
 800e076:	a3a6      	add	r3, pc, #664	; (adr r3, 800e310 <__ieee754_rem_pio2+0x308>)
 800e078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e07c:	f7f2 f934 	bl	80002e8 <__aeabi_dsub>
 800e080:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e084:	f04f 0b01 	mov.w	fp, #1
 800e088:	4658      	mov	r0, fp
 800e08a:	b00b      	add	sp, #44	; 0x2c
 800e08c:	ecbd 8b02 	vpop	{d8}
 800e090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e094:	a3a0      	add	r3, pc, #640	; (adr r3, 800e318 <__ieee754_rem_pio2+0x310>)
 800e096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e09a:	f7f2 f925 	bl	80002e8 <__aeabi_dsub>
 800e09e:	a3a0      	add	r3, pc, #640	; (adr r3, 800e320 <__ieee754_rem_pio2+0x318>)
 800e0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a4:	4604      	mov	r4, r0
 800e0a6:	460d      	mov	r5, r1
 800e0a8:	f7f2 f91e 	bl	80002e8 <__aeabi_dsub>
 800e0ac:	4602      	mov	r2, r0
 800e0ae:	460b      	mov	r3, r1
 800e0b0:	e9ca 2300 	strd	r2, r3, [sl]
 800e0b4:	4620      	mov	r0, r4
 800e0b6:	4629      	mov	r1, r5
 800e0b8:	f7f2 f916 	bl	80002e8 <__aeabi_dsub>
 800e0bc:	a398      	add	r3, pc, #608	; (adr r3, 800e320 <__ieee754_rem_pio2+0x318>)
 800e0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c2:	e7db      	b.n	800e07c <__ieee754_rem_pio2+0x74>
 800e0c4:	f7f2 f912 	bl	80002ec <__adddf3>
 800e0c8:	45b0      	cmp	r8, r6
 800e0ca:	4604      	mov	r4, r0
 800e0cc:	460d      	mov	r5, r1
 800e0ce:	d016      	beq.n	800e0fe <__ieee754_rem_pio2+0xf6>
 800e0d0:	a38f      	add	r3, pc, #572	; (adr r3, 800e310 <__ieee754_rem_pio2+0x308>)
 800e0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0d6:	f7f2 f909 	bl	80002ec <__adddf3>
 800e0da:	4602      	mov	r2, r0
 800e0dc:	460b      	mov	r3, r1
 800e0de:	e9ca 2300 	strd	r2, r3, [sl]
 800e0e2:	4620      	mov	r0, r4
 800e0e4:	4629      	mov	r1, r5
 800e0e6:	f7f2 f8ff 	bl	80002e8 <__aeabi_dsub>
 800e0ea:	a389      	add	r3, pc, #548	; (adr r3, 800e310 <__ieee754_rem_pio2+0x308>)
 800e0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0f0:	f7f2 f8fc 	bl	80002ec <__adddf3>
 800e0f4:	f04f 3bff 	mov.w	fp, #4294967295
 800e0f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e0fc:	e7c4      	b.n	800e088 <__ieee754_rem_pio2+0x80>
 800e0fe:	a386      	add	r3, pc, #536	; (adr r3, 800e318 <__ieee754_rem_pio2+0x310>)
 800e100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e104:	f7f2 f8f2 	bl	80002ec <__adddf3>
 800e108:	a385      	add	r3, pc, #532	; (adr r3, 800e320 <__ieee754_rem_pio2+0x318>)
 800e10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e10e:	4604      	mov	r4, r0
 800e110:	460d      	mov	r5, r1
 800e112:	f7f2 f8eb 	bl	80002ec <__adddf3>
 800e116:	4602      	mov	r2, r0
 800e118:	460b      	mov	r3, r1
 800e11a:	e9ca 2300 	strd	r2, r3, [sl]
 800e11e:	4620      	mov	r0, r4
 800e120:	4629      	mov	r1, r5
 800e122:	f7f2 f8e1 	bl	80002e8 <__aeabi_dsub>
 800e126:	a37e      	add	r3, pc, #504	; (adr r3, 800e320 <__ieee754_rem_pio2+0x318>)
 800e128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e12c:	e7e0      	b.n	800e0f0 <__ieee754_rem_pio2+0xe8>
 800e12e:	4b87      	ldr	r3, [pc, #540]	; (800e34c <__ieee754_rem_pio2+0x344>)
 800e130:	4598      	cmp	r8, r3
 800e132:	f300 80d9 	bgt.w	800e2e8 <__ieee754_rem_pio2+0x2e0>
 800e136:	f7fe fee7 	bl	800cf08 <fabs>
 800e13a:	ec55 4b10 	vmov	r4, r5, d0
 800e13e:	ee10 0a10 	vmov	r0, s0
 800e142:	a379      	add	r3, pc, #484	; (adr r3, 800e328 <__ieee754_rem_pio2+0x320>)
 800e144:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e148:	4629      	mov	r1, r5
 800e14a:	f7f2 fa85 	bl	8000658 <__aeabi_dmul>
 800e14e:	4b80      	ldr	r3, [pc, #512]	; (800e350 <__ieee754_rem_pio2+0x348>)
 800e150:	2200      	movs	r2, #0
 800e152:	f7f2 f8cb 	bl	80002ec <__adddf3>
 800e156:	f7f2 fd2f 	bl	8000bb8 <__aeabi_d2iz>
 800e15a:	4683      	mov	fp, r0
 800e15c:	f7f2 fa12 	bl	8000584 <__aeabi_i2d>
 800e160:	4602      	mov	r2, r0
 800e162:	460b      	mov	r3, r1
 800e164:	ec43 2b18 	vmov	d8, r2, r3
 800e168:	a367      	add	r3, pc, #412	; (adr r3, 800e308 <__ieee754_rem_pio2+0x300>)
 800e16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e16e:	f7f2 fa73 	bl	8000658 <__aeabi_dmul>
 800e172:	4602      	mov	r2, r0
 800e174:	460b      	mov	r3, r1
 800e176:	4620      	mov	r0, r4
 800e178:	4629      	mov	r1, r5
 800e17a:	f7f2 f8b5 	bl	80002e8 <__aeabi_dsub>
 800e17e:	a364      	add	r3, pc, #400	; (adr r3, 800e310 <__ieee754_rem_pio2+0x308>)
 800e180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e184:	4606      	mov	r6, r0
 800e186:	460f      	mov	r7, r1
 800e188:	ec51 0b18 	vmov	r0, r1, d8
 800e18c:	f7f2 fa64 	bl	8000658 <__aeabi_dmul>
 800e190:	f1bb 0f1f 	cmp.w	fp, #31
 800e194:	4604      	mov	r4, r0
 800e196:	460d      	mov	r5, r1
 800e198:	dc0d      	bgt.n	800e1b6 <__ieee754_rem_pio2+0x1ae>
 800e19a:	4b6e      	ldr	r3, [pc, #440]	; (800e354 <__ieee754_rem_pio2+0x34c>)
 800e19c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800e1a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1a4:	4543      	cmp	r3, r8
 800e1a6:	d006      	beq.n	800e1b6 <__ieee754_rem_pio2+0x1ae>
 800e1a8:	4622      	mov	r2, r4
 800e1aa:	462b      	mov	r3, r5
 800e1ac:	4630      	mov	r0, r6
 800e1ae:	4639      	mov	r1, r7
 800e1b0:	f7f2 f89a 	bl	80002e8 <__aeabi_dsub>
 800e1b4:	e00f      	b.n	800e1d6 <__ieee754_rem_pio2+0x1ce>
 800e1b6:	462b      	mov	r3, r5
 800e1b8:	4622      	mov	r2, r4
 800e1ba:	4630      	mov	r0, r6
 800e1bc:	4639      	mov	r1, r7
 800e1be:	f7f2 f893 	bl	80002e8 <__aeabi_dsub>
 800e1c2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e1c6:	9303      	str	r3, [sp, #12]
 800e1c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e1cc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800e1d0:	f1b8 0f10 	cmp.w	r8, #16
 800e1d4:	dc02      	bgt.n	800e1dc <__ieee754_rem_pio2+0x1d4>
 800e1d6:	e9ca 0100 	strd	r0, r1, [sl]
 800e1da:	e039      	b.n	800e250 <__ieee754_rem_pio2+0x248>
 800e1dc:	a34e      	add	r3, pc, #312	; (adr r3, 800e318 <__ieee754_rem_pio2+0x310>)
 800e1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e2:	ec51 0b18 	vmov	r0, r1, d8
 800e1e6:	f7f2 fa37 	bl	8000658 <__aeabi_dmul>
 800e1ea:	4604      	mov	r4, r0
 800e1ec:	460d      	mov	r5, r1
 800e1ee:	4602      	mov	r2, r0
 800e1f0:	460b      	mov	r3, r1
 800e1f2:	4630      	mov	r0, r6
 800e1f4:	4639      	mov	r1, r7
 800e1f6:	f7f2 f877 	bl	80002e8 <__aeabi_dsub>
 800e1fa:	4602      	mov	r2, r0
 800e1fc:	460b      	mov	r3, r1
 800e1fe:	4680      	mov	r8, r0
 800e200:	4689      	mov	r9, r1
 800e202:	4630      	mov	r0, r6
 800e204:	4639      	mov	r1, r7
 800e206:	f7f2 f86f 	bl	80002e8 <__aeabi_dsub>
 800e20a:	4622      	mov	r2, r4
 800e20c:	462b      	mov	r3, r5
 800e20e:	f7f2 f86b 	bl	80002e8 <__aeabi_dsub>
 800e212:	a343      	add	r3, pc, #268	; (adr r3, 800e320 <__ieee754_rem_pio2+0x318>)
 800e214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e218:	4604      	mov	r4, r0
 800e21a:	460d      	mov	r5, r1
 800e21c:	ec51 0b18 	vmov	r0, r1, d8
 800e220:	f7f2 fa1a 	bl	8000658 <__aeabi_dmul>
 800e224:	4622      	mov	r2, r4
 800e226:	462b      	mov	r3, r5
 800e228:	f7f2 f85e 	bl	80002e8 <__aeabi_dsub>
 800e22c:	4602      	mov	r2, r0
 800e22e:	460b      	mov	r3, r1
 800e230:	4604      	mov	r4, r0
 800e232:	460d      	mov	r5, r1
 800e234:	4640      	mov	r0, r8
 800e236:	4649      	mov	r1, r9
 800e238:	f7f2 f856 	bl	80002e8 <__aeabi_dsub>
 800e23c:	9a03      	ldr	r2, [sp, #12]
 800e23e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e242:	1ad3      	subs	r3, r2, r3
 800e244:	2b31      	cmp	r3, #49	; 0x31
 800e246:	dc24      	bgt.n	800e292 <__ieee754_rem_pio2+0x28a>
 800e248:	e9ca 0100 	strd	r0, r1, [sl]
 800e24c:	4646      	mov	r6, r8
 800e24e:	464f      	mov	r7, r9
 800e250:	e9da 8900 	ldrd	r8, r9, [sl]
 800e254:	4630      	mov	r0, r6
 800e256:	4642      	mov	r2, r8
 800e258:	464b      	mov	r3, r9
 800e25a:	4639      	mov	r1, r7
 800e25c:	f7f2 f844 	bl	80002e8 <__aeabi_dsub>
 800e260:	462b      	mov	r3, r5
 800e262:	4622      	mov	r2, r4
 800e264:	f7f2 f840 	bl	80002e8 <__aeabi_dsub>
 800e268:	9b02      	ldr	r3, [sp, #8]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e270:	f6bf af0a 	bge.w	800e088 <__ieee754_rem_pio2+0x80>
 800e274:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e278:	f8ca 3004 	str.w	r3, [sl, #4]
 800e27c:	f8ca 8000 	str.w	r8, [sl]
 800e280:	f8ca 0008 	str.w	r0, [sl, #8]
 800e284:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e288:	f8ca 300c 	str.w	r3, [sl, #12]
 800e28c:	f1cb 0b00 	rsb	fp, fp, #0
 800e290:	e6fa      	b.n	800e088 <__ieee754_rem_pio2+0x80>
 800e292:	a327      	add	r3, pc, #156	; (adr r3, 800e330 <__ieee754_rem_pio2+0x328>)
 800e294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e298:	ec51 0b18 	vmov	r0, r1, d8
 800e29c:	f7f2 f9dc 	bl	8000658 <__aeabi_dmul>
 800e2a0:	4604      	mov	r4, r0
 800e2a2:	460d      	mov	r5, r1
 800e2a4:	4602      	mov	r2, r0
 800e2a6:	460b      	mov	r3, r1
 800e2a8:	4640      	mov	r0, r8
 800e2aa:	4649      	mov	r1, r9
 800e2ac:	f7f2 f81c 	bl	80002e8 <__aeabi_dsub>
 800e2b0:	4602      	mov	r2, r0
 800e2b2:	460b      	mov	r3, r1
 800e2b4:	4606      	mov	r6, r0
 800e2b6:	460f      	mov	r7, r1
 800e2b8:	4640      	mov	r0, r8
 800e2ba:	4649      	mov	r1, r9
 800e2bc:	f7f2 f814 	bl	80002e8 <__aeabi_dsub>
 800e2c0:	4622      	mov	r2, r4
 800e2c2:	462b      	mov	r3, r5
 800e2c4:	f7f2 f810 	bl	80002e8 <__aeabi_dsub>
 800e2c8:	a31b      	add	r3, pc, #108	; (adr r3, 800e338 <__ieee754_rem_pio2+0x330>)
 800e2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ce:	4604      	mov	r4, r0
 800e2d0:	460d      	mov	r5, r1
 800e2d2:	ec51 0b18 	vmov	r0, r1, d8
 800e2d6:	f7f2 f9bf 	bl	8000658 <__aeabi_dmul>
 800e2da:	4622      	mov	r2, r4
 800e2dc:	462b      	mov	r3, r5
 800e2de:	f7f2 f803 	bl	80002e8 <__aeabi_dsub>
 800e2e2:	4604      	mov	r4, r0
 800e2e4:	460d      	mov	r5, r1
 800e2e6:	e75f      	b.n	800e1a8 <__ieee754_rem_pio2+0x1a0>
 800e2e8:	4b1b      	ldr	r3, [pc, #108]	; (800e358 <__ieee754_rem_pio2+0x350>)
 800e2ea:	4598      	cmp	r8, r3
 800e2ec:	dd36      	ble.n	800e35c <__ieee754_rem_pio2+0x354>
 800e2ee:	ee10 2a10 	vmov	r2, s0
 800e2f2:	462b      	mov	r3, r5
 800e2f4:	4620      	mov	r0, r4
 800e2f6:	4629      	mov	r1, r5
 800e2f8:	f7f1 fff6 	bl	80002e8 <__aeabi_dsub>
 800e2fc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e300:	e9ca 0100 	strd	r0, r1, [sl]
 800e304:	e694      	b.n	800e030 <__ieee754_rem_pio2+0x28>
 800e306:	bf00      	nop
 800e308:	54400000 	.word	0x54400000
 800e30c:	3ff921fb 	.word	0x3ff921fb
 800e310:	1a626331 	.word	0x1a626331
 800e314:	3dd0b461 	.word	0x3dd0b461
 800e318:	1a600000 	.word	0x1a600000
 800e31c:	3dd0b461 	.word	0x3dd0b461
 800e320:	2e037073 	.word	0x2e037073
 800e324:	3ba3198a 	.word	0x3ba3198a
 800e328:	6dc9c883 	.word	0x6dc9c883
 800e32c:	3fe45f30 	.word	0x3fe45f30
 800e330:	2e000000 	.word	0x2e000000
 800e334:	3ba3198a 	.word	0x3ba3198a
 800e338:	252049c1 	.word	0x252049c1
 800e33c:	397b839a 	.word	0x397b839a
 800e340:	3fe921fb 	.word	0x3fe921fb
 800e344:	4002d97b 	.word	0x4002d97b
 800e348:	3ff921fb 	.word	0x3ff921fb
 800e34c:	413921fb 	.word	0x413921fb
 800e350:	3fe00000 	.word	0x3fe00000
 800e354:	0800fc00 	.word	0x0800fc00
 800e358:	7fefffff 	.word	0x7fefffff
 800e35c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800e360:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800e364:	ee10 0a10 	vmov	r0, s0
 800e368:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800e36c:	ee10 6a10 	vmov	r6, s0
 800e370:	460f      	mov	r7, r1
 800e372:	f7f2 fc21 	bl	8000bb8 <__aeabi_d2iz>
 800e376:	f7f2 f905 	bl	8000584 <__aeabi_i2d>
 800e37a:	4602      	mov	r2, r0
 800e37c:	460b      	mov	r3, r1
 800e37e:	4630      	mov	r0, r6
 800e380:	4639      	mov	r1, r7
 800e382:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e386:	f7f1 ffaf 	bl	80002e8 <__aeabi_dsub>
 800e38a:	4b22      	ldr	r3, [pc, #136]	; (800e414 <__ieee754_rem_pio2+0x40c>)
 800e38c:	2200      	movs	r2, #0
 800e38e:	f7f2 f963 	bl	8000658 <__aeabi_dmul>
 800e392:	460f      	mov	r7, r1
 800e394:	4606      	mov	r6, r0
 800e396:	f7f2 fc0f 	bl	8000bb8 <__aeabi_d2iz>
 800e39a:	f7f2 f8f3 	bl	8000584 <__aeabi_i2d>
 800e39e:	4602      	mov	r2, r0
 800e3a0:	460b      	mov	r3, r1
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	4639      	mov	r1, r7
 800e3a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e3aa:	f7f1 ff9d 	bl	80002e8 <__aeabi_dsub>
 800e3ae:	4b19      	ldr	r3, [pc, #100]	; (800e414 <__ieee754_rem_pio2+0x40c>)
 800e3b0:	2200      	movs	r2, #0
 800e3b2:	f7f2 f951 	bl	8000658 <__aeabi_dmul>
 800e3b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e3ba:	ad04      	add	r5, sp, #16
 800e3bc:	f04f 0803 	mov.w	r8, #3
 800e3c0:	46a9      	mov	r9, r5
 800e3c2:	2600      	movs	r6, #0
 800e3c4:	2700      	movs	r7, #0
 800e3c6:	4632      	mov	r2, r6
 800e3c8:	463b      	mov	r3, r7
 800e3ca:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800e3ce:	46c3      	mov	fp, r8
 800e3d0:	3d08      	subs	r5, #8
 800e3d2:	f108 38ff 	add.w	r8, r8, #4294967295
 800e3d6:	f7f2 fba7 	bl	8000b28 <__aeabi_dcmpeq>
 800e3da:	2800      	cmp	r0, #0
 800e3dc:	d1f3      	bne.n	800e3c6 <__ieee754_rem_pio2+0x3be>
 800e3de:	4b0e      	ldr	r3, [pc, #56]	; (800e418 <__ieee754_rem_pio2+0x410>)
 800e3e0:	9301      	str	r3, [sp, #4]
 800e3e2:	2302      	movs	r3, #2
 800e3e4:	9300      	str	r3, [sp, #0]
 800e3e6:	4622      	mov	r2, r4
 800e3e8:	465b      	mov	r3, fp
 800e3ea:	4651      	mov	r1, sl
 800e3ec:	4648      	mov	r0, r9
 800e3ee:	f000 f993 	bl	800e718 <__kernel_rem_pio2>
 800e3f2:	9b02      	ldr	r3, [sp, #8]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	4683      	mov	fp, r0
 800e3f8:	f6bf ae46 	bge.w	800e088 <__ieee754_rem_pio2+0x80>
 800e3fc:	f8da 3004 	ldr.w	r3, [sl, #4]
 800e400:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e404:	f8ca 3004 	str.w	r3, [sl, #4]
 800e408:	f8da 300c 	ldr.w	r3, [sl, #12]
 800e40c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e410:	e73a      	b.n	800e288 <__ieee754_rem_pio2+0x280>
 800e412:	bf00      	nop
 800e414:	41700000 	.word	0x41700000
 800e418:	0800fc80 	.word	0x0800fc80

0800e41c <__ieee754_sqrt>:
 800e41c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e420:	ec55 4b10 	vmov	r4, r5, d0
 800e424:	4e56      	ldr	r6, [pc, #344]	; (800e580 <__ieee754_sqrt+0x164>)
 800e426:	43ae      	bics	r6, r5
 800e428:	ee10 0a10 	vmov	r0, s0
 800e42c:	ee10 3a10 	vmov	r3, s0
 800e430:	4629      	mov	r1, r5
 800e432:	462a      	mov	r2, r5
 800e434:	d110      	bne.n	800e458 <__ieee754_sqrt+0x3c>
 800e436:	ee10 2a10 	vmov	r2, s0
 800e43a:	462b      	mov	r3, r5
 800e43c:	f7f2 f90c 	bl	8000658 <__aeabi_dmul>
 800e440:	4602      	mov	r2, r0
 800e442:	460b      	mov	r3, r1
 800e444:	4620      	mov	r0, r4
 800e446:	4629      	mov	r1, r5
 800e448:	f7f1 ff50 	bl	80002ec <__adddf3>
 800e44c:	4604      	mov	r4, r0
 800e44e:	460d      	mov	r5, r1
 800e450:	ec45 4b10 	vmov	d0, r4, r5
 800e454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e458:	2d00      	cmp	r5, #0
 800e45a:	dc10      	bgt.n	800e47e <__ieee754_sqrt+0x62>
 800e45c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e460:	4330      	orrs	r0, r6
 800e462:	d0f5      	beq.n	800e450 <__ieee754_sqrt+0x34>
 800e464:	b15d      	cbz	r5, 800e47e <__ieee754_sqrt+0x62>
 800e466:	ee10 2a10 	vmov	r2, s0
 800e46a:	462b      	mov	r3, r5
 800e46c:	ee10 0a10 	vmov	r0, s0
 800e470:	f7f1 ff3a 	bl	80002e8 <__aeabi_dsub>
 800e474:	4602      	mov	r2, r0
 800e476:	460b      	mov	r3, r1
 800e478:	f7f2 fa18 	bl	80008ac <__aeabi_ddiv>
 800e47c:	e7e6      	b.n	800e44c <__ieee754_sqrt+0x30>
 800e47e:	1509      	asrs	r1, r1, #20
 800e480:	d076      	beq.n	800e570 <__ieee754_sqrt+0x154>
 800e482:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800e486:	07ce      	lsls	r6, r1, #31
 800e488:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800e48c:	bf5e      	ittt	pl
 800e48e:	0fda      	lsrpl	r2, r3, #31
 800e490:	005b      	lslpl	r3, r3, #1
 800e492:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800e496:	0fda      	lsrs	r2, r3, #31
 800e498:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800e49c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800e4a0:	2000      	movs	r0, #0
 800e4a2:	106d      	asrs	r5, r5, #1
 800e4a4:	005b      	lsls	r3, r3, #1
 800e4a6:	f04f 0e16 	mov.w	lr, #22
 800e4aa:	4684      	mov	ip, r0
 800e4ac:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e4b0:	eb0c 0401 	add.w	r4, ip, r1
 800e4b4:	4294      	cmp	r4, r2
 800e4b6:	bfde      	ittt	le
 800e4b8:	1b12      	suble	r2, r2, r4
 800e4ba:	eb04 0c01 	addle.w	ip, r4, r1
 800e4be:	1840      	addle	r0, r0, r1
 800e4c0:	0052      	lsls	r2, r2, #1
 800e4c2:	f1be 0e01 	subs.w	lr, lr, #1
 800e4c6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800e4ca:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e4ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e4d2:	d1ed      	bne.n	800e4b0 <__ieee754_sqrt+0x94>
 800e4d4:	4671      	mov	r1, lr
 800e4d6:	2720      	movs	r7, #32
 800e4d8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800e4dc:	4562      	cmp	r2, ip
 800e4de:	eb04 060e 	add.w	r6, r4, lr
 800e4e2:	dc02      	bgt.n	800e4ea <__ieee754_sqrt+0xce>
 800e4e4:	d113      	bne.n	800e50e <__ieee754_sqrt+0xf2>
 800e4e6:	429e      	cmp	r6, r3
 800e4e8:	d811      	bhi.n	800e50e <__ieee754_sqrt+0xf2>
 800e4ea:	2e00      	cmp	r6, #0
 800e4ec:	eb06 0e04 	add.w	lr, r6, r4
 800e4f0:	da43      	bge.n	800e57a <__ieee754_sqrt+0x15e>
 800e4f2:	f1be 0f00 	cmp.w	lr, #0
 800e4f6:	db40      	blt.n	800e57a <__ieee754_sqrt+0x15e>
 800e4f8:	f10c 0801 	add.w	r8, ip, #1
 800e4fc:	eba2 020c 	sub.w	r2, r2, ip
 800e500:	429e      	cmp	r6, r3
 800e502:	bf88      	it	hi
 800e504:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800e508:	1b9b      	subs	r3, r3, r6
 800e50a:	4421      	add	r1, r4
 800e50c:	46c4      	mov	ip, r8
 800e50e:	0052      	lsls	r2, r2, #1
 800e510:	3f01      	subs	r7, #1
 800e512:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800e516:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e51a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e51e:	d1dd      	bne.n	800e4dc <__ieee754_sqrt+0xc0>
 800e520:	4313      	orrs	r3, r2
 800e522:	d006      	beq.n	800e532 <__ieee754_sqrt+0x116>
 800e524:	1c4c      	adds	r4, r1, #1
 800e526:	bf13      	iteet	ne
 800e528:	3101      	addne	r1, #1
 800e52a:	3001      	addeq	r0, #1
 800e52c:	4639      	moveq	r1, r7
 800e52e:	f021 0101 	bicne.w	r1, r1, #1
 800e532:	1043      	asrs	r3, r0, #1
 800e534:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e538:	0849      	lsrs	r1, r1, #1
 800e53a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e53e:	07c2      	lsls	r2, r0, #31
 800e540:	bf48      	it	mi
 800e542:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800e546:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800e54a:	460c      	mov	r4, r1
 800e54c:	463d      	mov	r5, r7
 800e54e:	e77f      	b.n	800e450 <__ieee754_sqrt+0x34>
 800e550:	0ada      	lsrs	r2, r3, #11
 800e552:	3815      	subs	r0, #21
 800e554:	055b      	lsls	r3, r3, #21
 800e556:	2a00      	cmp	r2, #0
 800e558:	d0fa      	beq.n	800e550 <__ieee754_sqrt+0x134>
 800e55a:	02d7      	lsls	r7, r2, #11
 800e55c:	d50a      	bpl.n	800e574 <__ieee754_sqrt+0x158>
 800e55e:	f1c1 0420 	rsb	r4, r1, #32
 800e562:	fa23 f404 	lsr.w	r4, r3, r4
 800e566:	1e4d      	subs	r5, r1, #1
 800e568:	408b      	lsls	r3, r1
 800e56a:	4322      	orrs	r2, r4
 800e56c:	1b41      	subs	r1, r0, r5
 800e56e:	e788      	b.n	800e482 <__ieee754_sqrt+0x66>
 800e570:	4608      	mov	r0, r1
 800e572:	e7f0      	b.n	800e556 <__ieee754_sqrt+0x13a>
 800e574:	0052      	lsls	r2, r2, #1
 800e576:	3101      	adds	r1, #1
 800e578:	e7ef      	b.n	800e55a <__ieee754_sqrt+0x13e>
 800e57a:	46e0      	mov	r8, ip
 800e57c:	e7be      	b.n	800e4fc <__ieee754_sqrt+0xe0>
 800e57e:	bf00      	nop
 800e580:	7ff00000 	.word	0x7ff00000
 800e584:	00000000 	.word	0x00000000

0800e588 <__kernel_cos>:
 800e588:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e58c:	ec57 6b10 	vmov	r6, r7, d0
 800e590:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800e594:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800e598:	ed8d 1b00 	vstr	d1, [sp]
 800e59c:	da07      	bge.n	800e5ae <__kernel_cos+0x26>
 800e59e:	ee10 0a10 	vmov	r0, s0
 800e5a2:	4639      	mov	r1, r7
 800e5a4:	f7f2 fb08 	bl	8000bb8 <__aeabi_d2iz>
 800e5a8:	2800      	cmp	r0, #0
 800e5aa:	f000 8088 	beq.w	800e6be <__kernel_cos+0x136>
 800e5ae:	4632      	mov	r2, r6
 800e5b0:	463b      	mov	r3, r7
 800e5b2:	4630      	mov	r0, r6
 800e5b4:	4639      	mov	r1, r7
 800e5b6:	f7f2 f84f 	bl	8000658 <__aeabi_dmul>
 800e5ba:	4b51      	ldr	r3, [pc, #324]	; (800e700 <__kernel_cos+0x178>)
 800e5bc:	2200      	movs	r2, #0
 800e5be:	4604      	mov	r4, r0
 800e5c0:	460d      	mov	r5, r1
 800e5c2:	f7f2 f849 	bl	8000658 <__aeabi_dmul>
 800e5c6:	a340      	add	r3, pc, #256	; (adr r3, 800e6c8 <__kernel_cos+0x140>)
 800e5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5cc:	4682      	mov	sl, r0
 800e5ce:	468b      	mov	fp, r1
 800e5d0:	4620      	mov	r0, r4
 800e5d2:	4629      	mov	r1, r5
 800e5d4:	f7f2 f840 	bl	8000658 <__aeabi_dmul>
 800e5d8:	a33d      	add	r3, pc, #244	; (adr r3, 800e6d0 <__kernel_cos+0x148>)
 800e5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5de:	f7f1 fe85 	bl	80002ec <__adddf3>
 800e5e2:	4622      	mov	r2, r4
 800e5e4:	462b      	mov	r3, r5
 800e5e6:	f7f2 f837 	bl	8000658 <__aeabi_dmul>
 800e5ea:	a33b      	add	r3, pc, #236	; (adr r3, 800e6d8 <__kernel_cos+0x150>)
 800e5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5f0:	f7f1 fe7a 	bl	80002e8 <__aeabi_dsub>
 800e5f4:	4622      	mov	r2, r4
 800e5f6:	462b      	mov	r3, r5
 800e5f8:	f7f2 f82e 	bl	8000658 <__aeabi_dmul>
 800e5fc:	a338      	add	r3, pc, #224	; (adr r3, 800e6e0 <__kernel_cos+0x158>)
 800e5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e602:	f7f1 fe73 	bl	80002ec <__adddf3>
 800e606:	4622      	mov	r2, r4
 800e608:	462b      	mov	r3, r5
 800e60a:	f7f2 f825 	bl	8000658 <__aeabi_dmul>
 800e60e:	a336      	add	r3, pc, #216	; (adr r3, 800e6e8 <__kernel_cos+0x160>)
 800e610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e614:	f7f1 fe68 	bl	80002e8 <__aeabi_dsub>
 800e618:	4622      	mov	r2, r4
 800e61a:	462b      	mov	r3, r5
 800e61c:	f7f2 f81c 	bl	8000658 <__aeabi_dmul>
 800e620:	a333      	add	r3, pc, #204	; (adr r3, 800e6f0 <__kernel_cos+0x168>)
 800e622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e626:	f7f1 fe61 	bl	80002ec <__adddf3>
 800e62a:	4622      	mov	r2, r4
 800e62c:	462b      	mov	r3, r5
 800e62e:	f7f2 f813 	bl	8000658 <__aeabi_dmul>
 800e632:	4622      	mov	r2, r4
 800e634:	462b      	mov	r3, r5
 800e636:	f7f2 f80f 	bl	8000658 <__aeabi_dmul>
 800e63a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e63e:	4604      	mov	r4, r0
 800e640:	460d      	mov	r5, r1
 800e642:	4630      	mov	r0, r6
 800e644:	4639      	mov	r1, r7
 800e646:	f7f2 f807 	bl	8000658 <__aeabi_dmul>
 800e64a:	460b      	mov	r3, r1
 800e64c:	4602      	mov	r2, r0
 800e64e:	4629      	mov	r1, r5
 800e650:	4620      	mov	r0, r4
 800e652:	f7f1 fe49 	bl	80002e8 <__aeabi_dsub>
 800e656:	4b2b      	ldr	r3, [pc, #172]	; (800e704 <__kernel_cos+0x17c>)
 800e658:	4598      	cmp	r8, r3
 800e65a:	4606      	mov	r6, r0
 800e65c:	460f      	mov	r7, r1
 800e65e:	dc10      	bgt.n	800e682 <__kernel_cos+0xfa>
 800e660:	4602      	mov	r2, r0
 800e662:	460b      	mov	r3, r1
 800e664:	4650      	mov	r0, sl
 800e666:	4659      	mov	r1, fp
 800e668:	f7f1 fe3e 	bl	80002e8 <__aeabi_dsub>
 800e66c:	460b      	mov	r3, r1
 800e66e:	4926      	ldr	r1, [pc, #152]	; (800e708 <__kernel_cos+0x180>)
 800e670:	4602      	mov	r2, r0
 800e672:	2000      	movs	r0, #0
 800e674:	f7f1 fe38 	bl	80002e8 <__aeabi_dsub>
 800e678:	ec41 0b10 	vmov	d0, r0, r1
 800e67c:	b003      	add	sp, #12
 800e67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e682:	4b22      	ldr	r3, [pc, #136]	; (800e70c <__kernel_cos+0x184>)
 800e684:	4920      	ldr	r1, [pc, #128]	; (800e708 <__kernel_cos+0x180>)
 800e686:	4598      	cmp	r8, r3
 800e688:	bfcc      	ite	gt
 800e68a:	4d21      	ldrgt	r5, [pc, #132]	; (800e710 <__kernel_cos+0x188>)
 800e68c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800e690:	2400      	movs	r4, #0
 800e692:	4622      	mov	r2, r4
 800e694:	462b      	mov	r3, r5
 800e696:	2000      	movs	r0, #0
 800e698:	f7f1 fe26 	bl	80002e8 <__aeabi_dsub>
 800e69c:	4622      	mov	r2, r4
 800e69e:	4680      	mov	r8, r0
 800e6a0:	4689      	mov	r9, r1
 800e6a2:	462b      	mov	r3, r5
 800e6a4:	4650      	mov	r0, sl
 800e6a6:	4659      	mov	r1, fp
 800e6a8:	f7f1 fe1e 	bl	80002e8 <__aeabi_dsub>
 800e6ac:	4632      	mov	r2, r6
 800e6ae:	463b      	mov	r3, r7
 800e6b0:	f7f1 fe1a 	bl	80002e8 <__aeabi_dsub>
 800e6b4:	4602      	mov	r2, r0
 800e6b6:	460b      	mov	r3, r1
 800e6b8:	4640      	mov	r0, r8
 800e6ba:	4649      	mov	r1, r9
 800e6bc:	e7da      	b.n	800e674 <__kernel_cos+0xec>
 800e6be:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800e6f8 <__kernel_cos+0x170>
 800e6c2:	e7db      	b.n	800e67c <__kernel_cos+0xf4>
 800e6c4:	f3af 8000 	nop.w
 800e6c8:	be8838d4 	.word	0xbe8838d4
 800e6cc:	bda8fae9 	.word	0xbda8fae9
 800e6d0:	bdb4b1c4 	.word	0xbdb4b1c4
 800e6d4:	3e21ee9e 	.word	0x3e21ee9e
 800e6d8:	809c52ad 	.word	0x809c52ad
 800e6dc:	3e927e4f 	.word	0x3e927e4f
 800e6e0:	19cb1590 	.word	0x19cb1590
 800e6e4:	3efa01a0 	.word	0x3efa01a0
 800e6e8:	16c15177 	.word	0x16c15177
 800e6ec:	3f56c16c 	.word	0x3f56c16c
 800e6f0:	5555554c 	.word	0x5555554c
 800e6f4:	3fa55555 	.word	0x3fa55555
 800e6f8:	00000000 	.word	0x00000000
 800e6fc:	3ff00000 	.word	0x3ff00000
 800e700:	3fe00000 	.word	0x3fe00000
 800e704:	3fd33332 	.word	0x3fd33332
 800e708:	3ff00000 	.word	0x3ff00000
 800e70c:	3fe90000 	.word	0x3fe90000
 800e710:	3fd20000 	.word	0x3fd20000
 800e714:	00000000 	.word	0x00000000

0800e718 <__kernel_rem_pio2>:
 800e718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e71c:	ed2d 8b02 	vpush	{d8}
 800e720:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800e724:	f112 0f14 	cmn.w	r2, #20
 800e728:	9308      	str	r3, [sp, #32]
 800e72a:	9101      	str	r1, [sp, #4]
 800e72c:	4bc6      	ldr	r3, [pc, #792]	; (800ea48 <__kernel_rem_pio2+0x330>)
 800e72e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e730:	9009      	str	r0, [sp, #36]	; 0x24
 800e732:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e736:	9304      	str	r3, [sp, #16]
 800e738:	9b08      	ldr	r3, [sp, #32]
 800e73a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e73e:	bfa8      	it	ge
 800e740:	1ed4      	subge	r4, r2, #3
 800e742:	9306      	str	r3, [sp, #24]
 800e744:	bfb2      	itee	lt
 800e746:	2400      	movlt	r4, #0
 800e748:	2318      	movge	r3, #24
 800e74a:	fb94 f4f3 	sdivge	r4, r4, r3
 800e74e:	f06f 0317 	mvn.w	r3, #23
 800e752:	fb04 3303 	mla	r3, r4, r3, r3
 800e756:	eb03 0a02 	add.w	sl, r3, r2
 800e75a:	9b04      	ldr	r3, [sp, #16]
 800e75c:	9a06      	ldr	r2, [sp, #24]
 800e75e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800ea38 <__kernel_rem_pio2+0x320>
 800e762:	eb03 0802 	add.w	r8, r3, r2
 800e766:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e768:	1aa7      	subs	r7, r4, r2
 800e76a:	ae20      	add	r6, sp, #128	; 0x80
 800e76c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e770:	2500      	movs	r5, #0
 800e772:	4545      	cmp	r5, r8
 800e774:	dd18      	ble.n	800e7a8 <__kernel_rem_pio2+0x90>
 800e776:	9b08      	ldr	r3, [sp, #32]
 800e778:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800e77c:	aa20      	add	r2, sp, #128	; 0x80
 800e77e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800ea38 <__kernel_rem_pio2+0x320>
 800e782:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e786:	f1c3 0301 	rsb	r3, r3, #1
 800e78a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e78e:	9307      	str	r3, [sp, #28]
 800e790:	9b07      	ldr	r3, [sp, #28]
 800e792:	9a04      	ldr	r2, [sp, #16]
 800e794:	4443      	add	r3, r8
 800e796:	429a      	cmp	r2, r3
 800e798:	db2f      	blt.n	800e7fa <__kernel_rem_pio2+0xe2>
 800e79a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e79e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e7a2:	462f      	mov	r7, r5
 800e7a4:	2600      	movs	r6, #0
 800e7a6:	e01b      	b.n	800e7e0 <__kernel_rem_pio2+0xc8>
 800e7a8:	42ef      	cmn	r7, r5
 800e7aa:	d407      	bmi.n	800e7bc <__kernel_rem_pio2+0xa4>
 800e7ac:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e7b0:	f7f1 fee8 	bl	8000584 <__aeabi_i2d>
 800e7b4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e7b8:	3501      	adds	r5, #1
 800e7ba:	e7da      	b.n	800e772 <__kernel_rem_pio2+0x5a>
 800e7bc:	ec51 0b18 	vmov	r0, r1, d8
 800e7c0:	e7f8      	b.n	800e7b4 <__kernel_rem_pio2+0x9c>
 800e7c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e7c6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e7ca:	f7f1 ff45 	bl	8000658 <__aeabi_dmul>
 800e7ce:	4602      	mov	r2, r0
 800e7d0:	460b      	mov	r3, r1
 800e7d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7d6:	f7f1 fd89 	bl	80002ec <__adddf3>
 800e7da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e7de:	3601      	adds	r6, #1
 800e7e0:	9b06      	ldr	r3, [sp, #24]
 800e7e2:	429e      	cmp	r6, r3
 800e7e4:	f1a7 0708 	sub.w	r7, r7, #8
 800e7e8:	ddeb      	ble.n	800e7c2 <__kernel_rem_pio2+0xaa>
 800e7ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e7ee:	3508      	adds	r5, #8
 800e7f0:	ecab 7b02 	vstmia	fp!, {d7}
 800e7f4:	f108 0801 	add.w	r8, r8, #1
 800e7f8:	e7ca      	b.n	800e790 <__kernel_rem_pio2+0x78>
 800e7fa:	9b04      	ldr	r3, [sp, #16]
 800e7fc:	aa0c      	add	r2, sp, #48	; 0x30
 800e7fe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e802:	930b      	str	r3, [sp, #44]	; 0x2c
 800e804:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e806:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e80a:	9c04      	ldr	r4, [sp, #16]
 800e80c:	930a      	str	r3, [sp, #40]	; 0x28
 800e80e:	ab98      	add	r3, sp, #608	; 0x260
 800e810:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e814:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800e818:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800e81c:	f8cd b008 	str.w	fp, [sp, #8]
 800e820:	4625      	mov	r5, r4
 800e822:	2d00      	cmp	r5, #0
 800e824:	dc78      	bgt.n	800e918 <__kernel_rem_pio2+0x200>
 800e826:	ec47 6b10 	vmov	d0, r6, r7
 800e82a:	4650      	mov	r0, sl
 800e82c:	f000 fc8c 	bl	800f148 <scalbn>
 800e830:	ec57 6b10 	vmov	r6, r7, d0
 800e834:	2200      	movs	r2, #0
 800e836:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800e83a:	ee10 0a10 	vmov	r0, s0
 800e83e:	4639      	mov	r1, r7
 800e840:	f7f1 ff0a 	bl	8000658 <__aeabi_dmul>
 800e844:	ec41 0b10 	vmov	d0, r0, r1
 800e848:	f000 fb72 	bl	800ef30 <floor>
 800e84c:	4b7f      	ldr	r3, [pc, #508]	; (800ea4c <__kernel_rem_pio2+0x334>)
 800e84e:	ec51 0b10 	vmov	r0, r1, d0
 800e852:	2200      	movs	r2, #0
 800e854:	f7f1 ff00 	bl	8000658 <__aeabi_dmul>
 800e858:	4602      	mov	r2, r0
 800e85a:	460b      	mov	r3, r1
 800e85c:	4630      	mov	r0, r6
 800e85e:	4639      	mov	r1, r7
 800e860:	f7f1 fd42 	bl	80002e8 <__aeabi_dsub>
 800e864:	460f      	mov	r7, r1
 800e866:	4606      	mov	r6, r0
 800e868:	f7f2 f9a6 	bl	8000bb8 <__aeabi_d2iz>
 800e86c:	9007      	str	r0, [sp, #28]
 800e86e:	f7f1 fe89 	bl	8000584 <__aeabi_i2d>
 800e872:	4602      	mov	r2, r0
 800e874:	460b      	mov	r3, r1
 800e876:	4630      	mov	r0, r6
 800e878:	4639      	mov	r1, r7
 800e87a:	f7f1 fd35 	bl	80002e8 <__aeabi_dsub>
 800e87e:	f1ba 0f00 	cmp.w	sl, #0
 800e882:	4606      	mov	r6, r0
 800e884:	460f      	mov	r7, r1
 800e886:	dd70      	ble.n	800e96a <__kernel_rem_pio2+0x252>
 800e888:	1e62      	subs	r2, r4, #1
 800e88a:	ab0c      	add	r3, sp, #48	; 0x30
 800e88c:	9d07      	ldr	r5, [sp, #28]
 800e88e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e892:	f1ca 0118 	rsb	r1, sl, #24
 800e896:	fa40 f301 	asr.w	r3, r0, r1
 800e89a:	441d      	add	r5, r3
 800e89c:	408b      	lsls	r3, r1
 800e89e:	1ac0      	subs	r0, r0, r3
 800e8a0:	ab0c      	add	r3, sp, #48	; 0x30
 800e8a2:	9507      	str	r5, [sp, #28]
 800e8a4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800e8a8:	f1ca 0317 	rsb	r3, sl, #23
 800e8ac:	fa40 f303 	asr.w	r3, r0, r3
 800e8b0:	9302      	str	r3, [sp, #8]
 800e8b2:	9b02      	ldr	r3, [sp, #8]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	dd66      	ble.n	800e986 <__kernel_rem_pio2+0x26e>
 800e8b8:	9b07      	ldr	r3, [sp, #28]
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	3301      	adds	r3, #1
 800e8be:	9307      	str	r3, [sp, #28]
 800e8c0:	4615      	mov	r5, r2
 800e8c2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800e8c6:	4294      	cmp	r4, r2
 800e8c8:	f300 8099 	bgt.w	800e9fe <__kernel_rem_pio2+0x2e6>
 800e8cc:	f1ba 0f00 	cmp.w	sl, #0
 800e8d0:	dd07      	ble.n	800e8e2 <__kernel_rem_pio2+0x1ca>
 800e8d2:	f1ba 0f01 	cmp.w	sl, #1
 800e8d6:	f000 80a5 	beq.w	800ea24 <__kernel_rem_pio2+0x30c>
 800e8da:	f1ba 0f02 	cmp.w	sl, #2
 800e8de:	f000 80c1 	beq.w	800ea64 <__kernel_rem_pio2+0x34c>
 800e8e2:	9b02      	ldr	r3, [sp, #8]
 800e8e4:	2b02      	cmp	r3, #2
 800e8e6:	d14e      	bne.n	800e986 <__kernel_rem_pio2+0x26e>
 800e8e8:	4632      	mov	r2, r6
 800e8ea:	463b      	mov	r3, r7
 800e8ec:	4958      	ldr	r1, [pc, #352]	; (800ea50 <__kernel_rem_pio2+0x338>)
 800e8ee:	2000      	movs	r0, #0
 800e8f0:	f7f1 fcfa 	bl	80002e8 <__aeabi_dsub>
 800e8f4:	4606      	mov	r6, r0
 800e8f6:	460f      	mov	r7, r1
 800e8f8:	2d00      	cmp	r5, #0
 800e8fa:	d044      	beq.n	800e986 <__kernel_rem_pio2+0x26e>
 800e8fc:	4650      	mov	r0, sl
 800e8fe:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800ea40 <__kernel_rem_pio2+0x328>
 800e902:	f000 fc21 	bl	800f148 <scalbn>
 800e906:	4630      	mov	r0, r6
 800e908:	4639      	mov	r1, r7
 800e90a:	ec53 2b10 	vmov	r2, r3, d0
 800e90e:	f7f1 fceb 	bl	80002e8 <__aeabi_dsub>
 800e912:	4606      	mov	r6, r0
 800e914:	460f      	mov	r7, r1
 800e916:	e036      	b.n	800e986 <__kernel_rem_pio2+0x26e>
 800e918:	4b4e      	ldr	r3, [pc, #312]	; (800ea54 <__kernel_rem_pio2+0x33c>)
 800e91a:	2200      	movs	r2, #0
 800e91c:	4630      	mov	r0, r6
 800e91e:	4639      	mov	r1, r7
 800e920:	f7f1 fe9a 	bl	8000658 <__aeabi_dmul>
 800e924:	f7f2 f948 	bl	8000bb8 <__aeabi_d2iz>
 800e928:	f7f1 fe2c 	bl	8000584 <__aeabi_i2d>
 800e92c:	4b4a      	ldr	r3, [pc, #296]	; (800ea58 <__kernel_rem_pio2+0x340>)
 800e92e:	2200      	movs	r2, #0
 800e930:	4680      	mov	r8, r0
 800e932:	4689      	mov	r9, r1
 800e934:	f7f1 fe90 	bl	8000658 <__aeabi_dmul>
 800e938:	4602      	mov	r2, r0
 800e93a:	460b      	mov	r3, r1
 800e93c:	4630      	mov	r0, r6
 800e93e:	4639      	mov	r1, r7
 800e940:	f7f1 fcd2 	bl	80002e8 <__aeabi_dsub>
 800e944:	f7f2 f938 	bl	8000bb8 <__aeabi_d2iz>
 800e948:	9b02      	ldr	r3, [sp, #8]
 800e94a:	f843 0b04 	str.w	r0, [r3], #4
 800e94e:	3d01      	subs	r5, #1
 800e950:	9302      	str	r3, [sp, #8]
 800e952:	ab70      	add	r3, sp, #448	; 0x1c0
 800e954:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800e958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e95c:	4640      	mov	r0, r8
 800e95e:	4649      	mov	r1, r9
 800e960:	f7f1 fcc4 	bl	80002ec <__adddf3>
 800e964:	4606      	mov	r6, r0
 800e966:	460f      	mov	r7, r1
 800e968:	e75b      	b.n	800e822 <__kernel_rem_pio2+0x10a>
 800e96a:	d105      	bne.n	800e978 <__kernel_rem_pio2+0x260>
 800e96c:	1e63      	subs	r3, r4, #1
 800e96e:	aa0c      	add	r2, sp, #48	; 0x30
 800e970:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e974:	15c3      	asrs	r3, r0, #23
 800e976:	e79b      	b.n	800e8b0 <__kernel_rem_pio2+0x198>
 800e978:	4b38      	ldr	r3, [pc, #224]	; (800ea5c <__kernel_rem_pio2+0x344>)
 800e97a:	2200      	movs	r2, #0
 800e97c:	f7f2 f8f2 	bl	8000b64 <__aeabi_dcmpge>
 800e980:	2800      	cmp	r0, #0
 800e982:	d139      	bne.n	800e9f8 <__kernel_rem_pio2+0x2e0>
 800e984:	9002      	str	r0, [sp, #8]
 800e986:	2200      	movs	r2, #0
 800e988:	2300      	movs	r3, #0
 800e98a:	4630      	mov	r0, r6
 800e98c:	4639      	mov	r1, r7
 800e98e:	f7f2 f8cb 	bl	8000b28 <__aeabi_dcmpeq>
 800e992:	2800      	cmp	r0, #0
 800e994:	f000 80b4 	beq.w	800eb00 <__kernel_rem_pio2+0x3e8>
 800e998:	f104 3bff 	add.w	fp, r4, #4294967295
 800e99c:	465b      	mov	r3, fp
 800e99e:	2200      	movs	r2, #0
 800e9a0:	9904      	ldr	r1, [sp, #16]
 800e9a2:	428b      	cmp	r3, r1
 800e9a4:	da65      	bge.n	800ea72 <__kernel_rem_pio2+0x35a>
 800e9a6:	2a00      	cmp	r2, #0
 800e9a8:	d07b      	beq.n	800eaa2 <__kernel_rem_pio2+0x38a>
 800e9aa:	ab0c      	add	r3, sp, #48	; 0x30
 800e9ac:	f1aa 0a18 	sub.w	sl, sl, #24
 800e9b0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	f000 80a0 	beq.w	800eafa <__kernel_rem_pio2+0x3e2>
 800e9ba:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800ea40 <__kernel_rem_pio2+0x328>
 800e9be:	4650      	mov	r0, sl
 800e9c0:	f000 fbc2 	bl	800f148 <scalbn>
 800e9c4:	4f23      	ldr	r7, [pc, #140]	; (800ea54 <__kernel_rem_pio2+0x33c>)
 800e9c6:	ec55 4b10 	vmov	r4, r5, d0
 800e9ca:	46d8      	mov	r8, fp
 800e9cc:	2600      	movs	r6, #0
 800e9ce:	f1b8 0f00 	cmp.w	r8, #0
 800e9d2:	f280 80cf 	bge.w	800eb74 <__kernel_rem_pio2+0x45c>
 800e9d6:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800ea38 <__kernel_rem_pio2+0x320>
 800e9da:	465f      	mov	r7, fp
 800e9dc:	f04f 0800 	mov.w	r8, #0
 800e9e0:	2f00      	cmp	r7, #0
 800e9e2:	f2c0 80fd 	blt.w	800ebe0 <__kernel_rem_pio2+0x4c8>
 800e9e6:	ab70      	add	r3, sp, #448	; 0x1c0
 800e9e8:	f8df a074 	ldr.w	sl, [pc, #116]	; 800ea60 <__kernel_rem_pio2+0x348>
 800e9ec:	ec55 4b18 	vmov	r4, r5, d8
 800e9f0:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800e9f4:	2600      	movs	r6, #0
 800e9f6:	e0e5      	b.n	800ebc4 <__kernel_rem_pio2+0x4ac>
 800e9f8:	2302      	movs	r3, #2
 800e9fa:	9302      	str	r3, [sp, #8]
 800e9fc:	e75c      	b.n	800e8b8 <__kernel_rem_pio2+0x1a0>
 800e9fe:	f8db 3000 	ldr.w	r3, [fp]
 800ea02:	b955      	cbnz	r5, 800ea1a <__kernel_rem_pio2+0x302>
 800ea04:	b123      	cbz	r3, 800ea10 <__kernel_rem_pio2+0x2f8>
 800ea06:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800ea0a:	f8cb 3000 	str.w	r3, [fp]
 800ea0e:	2301      	movs	r3, #1
 800ea10:	3201      	adds	r2, #1
 800ea12:	f10b 0b04 	add.w	fp, fp, #4
 800ea16:	461d      	mov	r5, r3
 800ea18:	e755      	b.n	800e8c6 <__kernel_rem_pio2+0x1ae>
 800ea1a:	1acb      	subs	r3, r1, r3
 800ea1c:	f8cb 3000 	str.w	r3, [fp]
 800ea20:	462b      	mov	r3, r5
 800ea22:	e7f5      	b.n	800ea10 <__kernel_rem_pio2+0x2f8>
 800ea24:	1e62      	subs	r2, r4, #1
 800ea26:	ab0c      	add	r3, sp, #48	; 0x30
 800ea28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea2c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ea30:	a90c      	add	r1, sp, #48	; 0x30
 800ea32:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ea36:	e754      	b.n	800e8e2 <__kernel_rem_pio2+0x1ca>
	...
 800ea44:	3ff00000 	.word	0x3ff00000
 800ea48:	0800fdc8 	.word	0x0800fdc8
 800ea4c:	40200000 	.word	0x40200000
 800ea50:	3ff00000 	.word	0x3ff00000
 800ea54:	3e700000 	.word	0x3e700000
 800ea58:	41700000 	.word	0x41700000
 800ea5c:	3fe00000 	.word	0x3fe00000
 800ea60:	0800fd88 	.word	0x0800fd88
 800ea64:	1e62      	subs	r2, r4, #1
 800ea66:	ab0c      	add	r3, sp, #48	; 0x30
 800ea68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea6c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ea70:	e7de      	b.n	800ea30 <__kernel_rem_pio2+0x318>
 800ea72:	a90c      	add	r1, sp, #48	; 0x30
 800ea74:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ea78:	3b01      	subs	r3, #1
 800ea7a:	430a      	orrs	r2, r1
 800ea7c:	e790      	b.n	800e9a0 <__kernel_rem_pio2+0x288>
 800ea7e:	3301      	adds	r3, #1
 800ea80:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800ea84:	2900      	cmp	r1, #0
 800ea86:	d0fa      	beq.n	800ea7e <__kernel_rem_pio2+0x366>
 800ea88:	9a08      	ldr	r2, [sp, #32]
 800ea8a:	18e3      	adds	r3, r4, r3
 800ea8c:	18a6      	adds	r6, r4, r2
 800ea8e:	aa20      	add	r2, sp, #128	; 0x80
 800ea90:	1c65      	adds	r5, r4, #1
 800ea92:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800ea96:	9302      	str	r3, [sp, #8]
 800ea98:	9b02      	ldr	r3, [sp, #8]
 800ea9a:	42ab      	cmp	r3, r5
 800ea9c:	da04      	bge.n	800eaa8 <__kernel_rem_pio2+0x390>
 800ea9e:	461c      	mov	r4, r3
 800eaa0:	e6b5      	b.n	800e80e <__kernel_rem_pio2+0xf6>
 800eaa2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800eaa4:	2301      	movs	r3, #1
 800eaa6:	e7eb      	b.n	800ea80 <__kernel_rem_pio2+0x368>
 800eaa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eaaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eaae:	f7f1 fd69 	bl	8000584 <__aeabi_i2d>
 800eab2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800eab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eab8:	46b3      	mov	fp, r6
 800eaba:	461c      	mov	r4, r3
 800eabc:	2700      	movs	r7, #0
 800eabe:	f04f 0800 	mov.w	r8, #0
 800eac2:	f04f 0900 	mov.w	r9, #0
 800eac6:	9b06      	ldr	r3, [sp, #24]
 800eac8:	429f      	cmp	r7, r3
 800eaca:	dd06      	ble.n	800eada <__kernel_rem_pio2+0x3c2>
 800eacc:	ab70      	add	r3, sp, #448	; 0x1c0
 800eace:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ead2:	e9c3 8900 	strd	r8, r9, [r3]
 800ead6:	3501      	adds	r5, #1
 800ead8:	e7de      	b.n	800ea98 <__kernel_rem_pio2+0x380>
 800eada:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800eade:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800eae2:	f7f1 fdb9 	bl	8000658 <__aeabi_dmul>
 800eae6:	4602      	mov	r2, r0
 800eae8:	460b      	mov	r3, r1
 800eaea:	4640      	mov	r0, r8
 800eaec:	4649      	mov	r1, r9
 800eaee:	f7f1 fbfd 	bl	80002ec <__adddf3>
 800eaf2:	3701      	adds	r7, #1
 800eaf4:	4680      	mov	r8, r0
 800eaf6:	4689      	mov	r9, r1
 800eaf8:	e7e5      	b.n	800eac6 <__kernel_rem_pio2+0x3ae>
 800eafa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800eafe:	e754      	b.n	800e9aa <__kernel_rem_pio2+0x292>
 800eb00:	ec47 6b10 	vmov	d0, r6, r7
 800eb04:	f1ca 0000 	rsb	r0, sl, #0
 800eb08:	f000 fb1e 	bl	800f148 <scalbn>
 800eb0c:	ec57 6b10 	vmov	r6, r7, d0
 800eb10:	4b9f      	ldr	r3, [pc, #636]	; (800ed90 <__kernel_rem_pio2+0x678>)
 800eb12:	ee10 0a10 	vmov	r0, s0
 800eb16:	2200      	movs	r2, #0
 800eb18:	4639      	mov	r1, r7
 800eb1a:	f7f2 f823 	bl	8000b64 <__aeabi_dcmpge>
 800eb1e:	b300      	cbz	r0, 800eb62 <__kernel_rem_pio2+0x44a>
 800eb20:	4b9c      	ldr	r3, [pc, #624]	; (800ed94 <__kernel_rem_pio2+0x67c>)
 800eb22:	2200      	movs	r2, #0
 800eb24:	4630      	mov	r0, r6
 800eb26:	4639      	mov	r1, r7
 800eb28:	f7f1 fd96 	bl	8000658 <__aeabi_dmul>
 800eb2c:	f7f2 f844 	bl	8000bb8 <__aeabi_d2iz>
 800eb30:	4605      	mov	r5, r0
 800eb32:	f7f1 fd27 	bl	8000584 <__aeabi_i2d>
 800eb36:	4b96      	ldr	r3, [pc, #600]	; (800ed90 <__kernel_rem_pio2+0x678>)
 800eb38:	2200      	movs	r2, #0
 800eb3a:	f7f1 fd8d 	bl	8000658 <__aeabi_dmul>
 800eb3e:	460b      	mov	r3, r1
 800eb40:	4602      	mov	r2, r0
 800eb42:	4639      	mov	r1, r7
 800eb44:	4630      	mov	r0, r6
 800eb46:	f7f1 fbcf 	bl	80002e8 <__aeabi_dsub>
 800eb4a:	f7f2 f835 	bl	8000bb8 <__aeabi_d2iz>
 800eb4e:	f104 0b01 	add.w	fp, r4, #1
 800eb52:	ab0c      	add	r3, sp, #48	; 0x30
 800eb54:	f10a 0a18 	add.w	sl, sl, #24
 800eb58:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800eb5c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800eb60:	e72b      	b.n	800e9ba <__kernel_rem_pio2+0x2a2>
 800eb62:	4630      	mov	r0, r6
 800eb64:	4639      	mov	r1, r7
 800eb66:	f7f2 f827 	bl	8000bb8 <__aeabi_d2iz>
 800eb6a:	ab0c      	add	r3, sp, #48	; 0x30
 800eb6c:	46a3      	mov	fp, r4
 800eb6e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800eb72:	e722      	b.n	800e9ba <__kernel_rem_pio2+0x2a2>
 800eb74:	ab70      	add	r3, sp, #448	; 0x1c0
 800eb76:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800eb7a:	ab0c      	add	r3, sp, #48	; 0x30
 800eb7c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800eb80:	f7f1 fd00 	bl	8000584 <__aeabi_i2d>
 800eb84:	4622      	mov	r2, r4
 800eb86:	462b      	mov	r3, r5
 800eb88:	f7f1 fd66 	bl	8000658 <__aeabi_dmul>
 800eb8c:	4632      	mov	r2, r6
 800eb8e:	e9c9 0100 	strd	r0, r1, [r9]
 800eb92:	463b      	mov	r3, r7
 800eb94:	4620      	mov	r0, r4
 800eb96:	4629      	mov	r1, r5
 800eb98:	f7f1 fd5e 	bl	8000658 <__aeabi_dmul>
 800eb9c:	f108 38ff 	add.w	r8, r8, #4294967295
 800eba0:	4604      	mov	r4, r0
 800eba2:	460d      	mov	r5, r1
 800eba4:	e713      	b.n	800e9ce <__kernel_rem_pio2+0x2b6>
 800eba6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800ebaa:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800ebae:	f7f1 fd53 	bl	8000658 <__aeabi_dmul>
 800ebb2:	4602      	mov	r2, r0
 800ebb4:	460b      	mov	r3, r1
 800ebb6:	4620      	mov	r0, r4
 800ebb8:	4629      	mov	r1, r5
 800ebba:	f7f1 fb97 	bl	80002ec <__adddf3>
 800ebbe:	3601      	adds	r6, #1
 800ebc0:	4604      	mov	r4, r0
 800ebc2:	460d      	mov	r5, r1
 800ebc4:	9b04      	ldr	r3, [sp, #16]
 800ebc6:	429e      	cmp	r6, r3
 800ebc8:	dc01      	bgt.n	800ebce <__kernel_rem_pio2+0x4b6>
 800ebca:	45b0      	cmp	r8, r6
 800ebcc:	daeb      	bge.n	800eba6 <__kernel_rem_pio2+0x48e>
 800ebce:	ab48      	add	r3, sp, #288	; 0x120
 800ebd0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ebd4:	e9c3 4500 	strd	r4, r5, [r3]
 800ebd8:	3f01      	subs	r7, #1
 800ebda:	f108 0801 	add.w	r8, r8, #1
 800ebde:	e6ff      	b.n	800e9e0 <__kernel_rem_pio2+0x2c8>
 800ebe0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ebe2:	2b02      	cmp	r3, #2
 800ebe4:	dc0b      	bgt.n	800ebfe <__kernel_rem_pio2+0x4e6>
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	dc6e      	bgt.n	800ecc8 <__kernel_rem_pio2+0x5b0>
 800ebea:	d045      	beq.n	800ec78 <__kernel_rem_pio2+0x560>
 800ebec:	9b07      	ldr	r3, [sp, #28]
 800ebee:	f003 0007 	and.w	r0, r3, #7
 800ebf2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800ebf6:	ecbd 8b02 	vpop	{d8}
 800ebfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebfe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ec00:	2b03      	cmp	r3, #3
 800ec02:	d1f3      	bne.n	800ebec <__kernel_rem_pio2+0x4d4>
 800ec04:	ab48      	add	r3, sp, #288	; 0x120
 800ec06:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800ec0a:	46d0      	mov	r8, sl
 800ec0c:	46d9      	mov	r9, fp
 800ec0e:	f1b9 0f00 	cmp.w	r9, #0
 800ec12:	f1a8 0808 	sub.w	r8, r8, #8
 800ec16:	dc64      	bgt.n	800ece2 <__kernel_rem_pio2+0x5ca>
 800ec18:	465c      	mov	r4, fp
 800ec1a:	2c01      	cmp	r4, #1
 800ec1c:	f1aa 0a08 	sub.w	sl, sl, #8
 800ec20:	dc7e      	bgt.n	800ed20 <__kernel_rem_pio2+0x608>
 800ec22:	2000      	movs	r0, #0
 800ec24:	2100      	movs	r1, #0
 800ec26:	f1bb 0f01 	cmp.w	fp, #1
 800ec2a:	f300 8097 	bgt.w	800ed5c <__kernel_rem_pio2+0x644>
 800ec2e:	9b02      	ldr	r3, [sp, #8]
 800ec30:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800ec34:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	f040 8099 	bne.w	800ed70 <__kernel_rem_pio2+0x658>
 800ec3e:	9b01      	ldr	r3, [sp, #4]
 800ec40:	e9c3 5600 	strd	r5, r6, [r3]
 800ec44:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800ec48:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ec4c:	e7ce      	b.n	800ebec <__kernel_rem_pio2+0x4d4>
 800ec4e:	ab48      	add	r3, sp, #288	; 0x120
 800ec50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ec54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec58:	f7f1 fb48 	bl	80002ec <__adddf3>
 800ec5c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ec60:	f1bb 0f00 	cmp.w	fp, #0
 800ec64:	daf3      	bge.n	800ec4e <__kernel_rem_pio2+0x536>
 800ec66:	9b02      	ldr	r3, [sp, #8]
 800ec68:	b113      	cbz	r3, 800ec70 <__kernel_rem_pio2+0x558>
 800ec6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ec6e:	4619      	mov	r1, r3
 800ec70:	9b01      	ldr	r3, [sp, #4]
 800ec72:	e9c3 0100 	strd	r0, r1, [r3]
 800ec76:	e7b9      	b.n	800ebec <__kernel_rem_pio2+0x4d4>
 800ec78:	2000      	movs	r0, #0
 800ec7a:	2100      	movs	r1, #0
 800ec7c:	e7f0      	b.n	800ec60 <__kernel_rem_pio2+0x548>
 800ec7e:	ab48      	add	r3, sp, #288	; 0x120
 800ec80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ec84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec88:	f7f1 fb30 	bl	80002ec <__adddf3>
 800ec8c:	3c01      	subs	r4, #1
 800ec8e:	2c00      	cmp	r4, #0
 800ec90:	daf5      	bge.n	800ec7e <__kernel_rem_pio2+0x566>
 800ec92:	9b02      	ldr	r3, [sp, #8]
 800ec94:	b1e3      	cbz	r3, 800ecd0 <__kernel_rem_pio2+0x5b8>
 800ec96:	4602      	mov	r2, r0
 800ec98:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ec9c:	9c01      	ldr	r4, [sp, #4]
 800ec9e:	e9c4 2300 	strd	r2, r3, [r4]
 800eca2:	4602      	mov	r2, r0
 800eca4:	460b      	mov	r3, r1
 800eca6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800ecaa:	f7f1 fb1d 	bl	80002e8 <__aeabi_dsub>
 800ecae:	ad4a      	add	r5, sp, #296	; 0x128
 800ecb0:	2401      	movs	r4, #1
 800ecb2:	45a3      	cmp	fp, r4
 800ecb4:	da0f      	bge.n	800ecd6 <__kernel_rem_pio2+0x5be>
 800ecb6:	9b02      	ldr	r3, [sp, #8]
 800ecb8:	b113      	cbz	r3, 800ecc0 <__kernel_rem_pio2+0x5a8>
 800ecba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ecbe:	4619      	mov	r1, r3
 800ecc0:	9b01      	ldr	r3, [sp, #4]
 800ecc2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ecc6:	e791      	b.n	800ebec <__kernel_rem_pio2+0x4d4>
 800ecc8:	465c      	mov	r4, fp
 800ecca:	2000      	movs	r0, #0
 800eccc:	2100      	movs	r1, #0
 800ecce:	e7de      	b.n	800ec8e <__kernel_rem_pio2+0x576>
 800ecd0:	4602      	mov	r2, r0
 800ecd2:	460b      	mov	r3, r1
 800ecd4:	e7e2      	b.n	800ec9c <__kernel_rem_pio2+0x584>
 800ecd6:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ecda:	f7f1 fb07 	bl	80002ec <__adddf3>
 800ecde:	3401      	adds	r4, #1
 800ece0:	e7e7      	b.n	800ecb2 <__kernel_rem_pio2+0x59a>
 800ece2:	e9d8 4500 	ldrd	r4, r5, [r8]
 800ece6:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800ecea:	4620      	mov	r0, r4
 800ecec:	4632      	mov	r2, r6
 800ecee:	463b      	mov	r3, r7
 800ecf0:	4629      	mov	r1, r5
 800ecf2:	f7f1 fafb 	bl	80002ec <__adddf3>
 800ecf6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ecfa:	4602      	mov	r2, r0
 800ecfc:	460b      	mov	r3, r1
 800ecfe:	4620      	mov	r0, r4
 800ed00:	4629      	mov	r1, r5
 800ed02:	f7f1 faf1 	bl	80002e8 <__aeabi_dsub>
 800ed06:	4632      	mov	r2, r6
 800ed08:	463b      	mov	r3, r7
 800ed0a:	f7f1 faef 	bl	80002ec <__adddf3>
 800ed0e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ed12:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800ed16:	ed88 7b00 	vstr	d7, [r8]
 800ed1a:	f109 39ff 	add.w	r9, r9, #4294967295
 800ed1e:	e776      	b.n	800ec0e <__kernel_rem_pio2+0x4f6>
 800ed20:	e9da 8900 	ldrd	r8, r9, [sl]
 800ed24:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ed28:	4640      	mov	r0, r8
 800ed2a:	4632      	mov	r2, r6
 800ed2c:	463b      	mov	r3, r7
 800ed2e:	4649      	mov	r1, r9
 800ed30:	f7f1 fadc 	bl	80002ec <__adddf3>
 800ed34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed38:	4602      	mov	r2, r0
 800ed3a:	460b      	mov	r3, r1
 800ed3c:	4640      	mov	r0, r8
 800ed3e:	4649      	mov	r1, r9
 800ed40:	f7f1 fad2 	bl	80002e8 <__aeabi_dsub>
 800ed44:	4632      	mov	r2, r6
 800ed46:	463b      	mov	r3, r7
 800ed48:	f7f1 fad0 	bl	80002ec <__adddf3>
 800ed4c:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ed50:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ed54:	ed8a 7b00 	vstr	d7, [sl]
 800ed58:	3c01      	subs	r4, #1
 800ed5a:	e75e      	b.n	800ec1a <__kernel_rem_pio2+0x502>
 800ed5c:	ab48      	add	r3, sp, #288	; 0x120
 800ed5e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ed62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed66:	f7f1 fac1 	bl	80002ec <__adddf3>
 800ed6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ed6e:	e75a      	b.n	800ec26 <__kernel_rem_pio2+0x50e>
 800ed70:	9b01      	ldr	r3, [sp, #4]
 800ed72:	9a01      	ldr	r2, [sp, #4]
 800ed74:	601d      	str	r5, [r3, #0]
 800ed76:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800ed7a:	605c      	str	r4, [r3, #4]
 800ed7c:	609f      	str	r7, [r3, #8]
 800ed7e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800ed82:	60d3      	str	r3, [r2, #12]
 800ed84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ed88:	6110      	str	r0, [r2, #16]
 800ed8a:	6153      	str	r3, [r2, #20]
 800ed8c:	e72e      	b.n	800ebec <__kernel_rem_pio2+0x4d4>
 800ed8e:	bf00      	nop
 800ed90:	41700000 	.word	0x41700000
 800ed94:	3e700000 	.word	0x3e700000

0800ed98 <__kernel_sin>:
 800ed98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed9c:	ed2d 8b04 	vpush	{d8-d9}
 800eda0:	eeb0 8a41 	vmov.f32	s16, s2
 800eda4:	eef0 8a61 	vmov.f32	s17, s3
 800eda8:	ec55 4b10 	vmov	r4, r5, d0
 800edac:	b083      	sub	sp, #12
 800edae:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800edb2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800edb6:	9001      	str	r0, [sp, #4]
 800edb8:	da06      	bge.n	800edc8 <__kernel_sin+0x30>
 800edba:	ee10 0a10 	vmov	r0, s0
 800edbe:	4629      	mov	r1, r5
 800edc0:	f7f1 fefa 	bl	8000bb8 <__aeabi_d2iz>
 800edc4:	2800      	cmp	r0, #0
 800edc6:	d051      	beq.n	800ee6c <__kernel_sin+0xd4>
 800edc8:	4622      	mov	r2, r4
 800edca:	462b      	mov	r3, r5
 800edcc:	4620      	mov	r0, r4
 800edce:	4629      	mov	r1, r5
 800edd0:	f7f1 fc42 	bl	8000658 <__aeabi_dmul>
 800edd4:	4682      	mov	sl, r0
 800edd6:	468b      	mov	fp, r1
 800edd8:	4602      	mov	r2, r0
 800edda:	460b      	mov	r3, r1
 800eddc:	4620      	mov	r0, r4
 800edde:	4629      	mov	r1, r5
 800ede0:	f7f1 fc3a 	bl	8000658 <__aeabi_dmul>
 800ede4:	a341      	add	r3, pc, #260	; (adr r3, 800eeec <__kernel_sin+0x154>)
 800ede6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edea:	4680      	mov	r8, r0
 800edec:	4689      	mov	r9, r1
 800edee:	4650      	mov	r0, sl
 800edf0:	4659      	mov	r1, fp
 800edf2:	f7f1 fc31 	bl	8000658 <__aeabi_dmul>
 800edf6:	a33f      	add	r3, pc, #252	; (adr r3, 800eef4 <__kernel_sin+0x15c>)
 800edf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edfc:	f7f1 fa74 	bl	80002e8 <__aeabi_dsub>
 800ee00:	4652      	mov	r2, sl
 800ee02:	465b      	mov	r3, fp
 800ee04:	f7f1 fc28 	bl	8000658 <__aeabi_dmul>
 800ee08:	a33c      	add	r3, pc, #240	; (adr r3, 800eefc <__kernel_sin+0x164>)
 800ee0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee0e:	f7f1 fa6d 	bl	80002ec <__adddf3>
 800ee12:	4652      	mov	r2, sl
 800ee14:	465b      	mov	r3, fp
 800ee16:	f7f1 fc1f 	bl	8000658 <__aeabi_dmul>
 800ee1a:	a33a      	add	r3, pc, #232	; (adr r3, 800ef04 <__kernel_sin+0x16c>)
 800ee1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee20:	f7f1 fa62 	bl	80002e8 <__aeabi_dsub>
 800ee24:	4652      	mov	r2, sl
 800ee26:	465b      	mov	r3, fp
 800ee28:	f7f1 fc16 	bl	8000658 <__aeabi_dmul>
 800ee2c:	a337      	add	r3, pc, #220	; (adr r3, 800ef0c <__kernel_sin+0x174>)
 800ee2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee32:	f7f1 fa5b 	bl	80002ec <__adddf3>
 800ee36:	9b01      	ldr	r3, [sp, #4]
 800ee38:	4606      	mov	r6, r0
 800ee3a:	460f      	mov	r7, r1
 800ee3c:	b9eb      	cbnz	r3, 800ee7a <__kernel_sin+0xe2>
 800ee3e:	4602      	mov	r2, r0
 800ee40:	460b      	mov	r3, r1
 800ee42:	4650      	mov	r0, sl
 800ee44:	4659      	mov	r1, fp
 800ee46:	f7f1 fc07 	bl	8000658 <__aeabi_dmul>
 800ee4a:	a325      	add	r3, pc, #148	; (adr r3, 800eee0 <__kernel_sin+0x148>)
 800ee4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee50:	f7f1 fa4a 	bl	80002e8 <__aeabi_dsub>
 800ee54:	4642      	mov	r2, r8
 800ee56:	464b      	mov	r3, r9
 800ee58:	f7f1 fbfe 	bl	8000658 <__aeabi_dmul>
 800ee5c:	4602      	mov	r2, r0
 800ee5e:	460b      	mov	r3, r1
 800ee60:	4620      	mov	r0, r4
 800ee62:	4629      	mov	r1, r5
 800ee64:	f7f1 fa42 	bl	80002ec <__adddf3>
 800ee68:	4604      	mov	r4, r0
 800ee6a:	460d      	mov	r5, r1
 800ee6c:	ec45 4b10 	vmov	d0, r4, r5
 800ee70:	b003      	add	sp, #12
 800ee72:	ecbd 8b04 	vpop	{d8-d9}
 800ee76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee7a:	4b1b      	ldr	r3, [pc, #108]	; (800eee8 <__kernel_sin+0x150>)
 800ee7c:	ec51 0b18 	vmov	r0, r1, d8
 800ee80:	2200      	movs	r2, #0
 800ee82:	f7f1 fbe9 	bl	8000658 <__aeabi_dmul>
 800ee86:	4632      	mov	r2, r6
 800ee88:	ec41 0b19 	vmov	d9, r0, r1
 800ee8c:	463b      	mov	r3, r7
 800ee8e:	4640      	mov	r0, r8
 800ee90:	4649      	mov	r1, r9
 800ee92:	f7f1 fbe1 	bl	8000658 <__aeabi_dmul>
 800ee96:	4602      	mov	r2, r0
 800ee98:	460b      	mov	r3, r1
 800ee9a:	ec51 0b19 	vmov	r0, r1, d9
 800ee9e:	f7f1 fa23 	bl	80002e8 <__aeabi_dsub>
 800eea2:	4652      	mov	r2, sl
 800eea4:	465b      	mov	r3, fp
 800eea6:	f7f1 fbd7 	bl	8000658 <__aeabi_dmul>
 800eeaa:	ec53 2b18 	vmov	r2, r3, d8
 800eeae:	f7f1 fa1b 	bl	80002e8 <__aeabi_dsub>
 800eeb2:	a30b      	add	r3, pc, #44	; (adr r3, 800eee0 <__kernel_sin+0x148>)
 800eeb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeb8:	4606      	mov	r6, r0
 800eeba:	460f      	mov	r7, r1
 800eebc:	4640      	mov	r0, r8
 800eebe:	4649      	mov	r1, r9
 800eec0:	f7f1 fbca 	bl	8000658 <__aeabi_dmul>
 800eec4:	4602      	mov	r2, r0
 800eec6:	460b      	mov	r3, r1
 800eec8:	4630      	mov	r0, r6
 800eeca:	4639      	mov	r1, r7
 800eecc:	f7f1 fa0e 	bl	80002ec <__adddf3>
 800eed0:	4602      	mov	r2, r0
 800eed2:	460b      	mov	r3, r1
 800eed4:	4620      	mov	r0, r4
 800eed6:	4629      	mov	r1, r5
 800eed8:	f7f1 fa06 	bl	80002e8 <__aeabi_dsub>
 800eedc:	e7c4      	b.n	800ee68 <__kernel_sin+0xd0>
 800eede:	bf00      	nop
 800eee0:	55555549 	.word	0x55555549
 800eee4:	3fc55555 	.word	0x3fc55555
 800eee8:	3fe00000 	.word	0x3fe00000
 800eeec:	5acfd57c 	.word	0x5acfd57c
 800eef0:	3de5d93a 	.word	0x3de5d93a
 800eef4:	8a2b9ceb 	.word	0x8a2b9ceb
 800eef8:	3e5ae5e6 	.word	0x3e5ae5e6
 800eefc:	57b1fe7d 	.word	0x57b1fe7d
 800ef00:	3ec71de3 	.word	0x3ec71de3
 800ef04:	19c161d5 	.word	0x19c161d5
 800ef08:	3f2a01a0 	.word	0x3f2a01a0
 800ef0c:	1110f8a6 	.word	0x1110f8a6
 800ef10:	3f811111 	.word	0x3f811111

0800ef14 <finite>:
 800ef14:	b082      	sub	sp, #8
 800ef16:	ed8d 0b00 	vstr	d0, [sp]
 800ef1a:	9801      	ldr	r0, [sp, #4]
 800ef1c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ef20:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ef24:	0fc0      	lsrs	r0, r0, #31
 800ef26:	b002      	add	sp, #8
 800ef28:	4770      	bx	lr
 800ef2a:	0000      	movs	r0, r0
 800ef2c:	0000      	movs	r0, r0
	...

0800ef30 <floor>:
 800ef30:	ec51 0b10 	vmov	r0, r1, d0
 800ef34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef38:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ef3c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ef40:	2e13      	cmp	r6, #19
 800ef42:	ee10 5a10 	vmov	r5, s0
 800ef46:	ee10 8a10 	vmov	r8, s0
 800ef4a:	460c      	mov	r4, r1
 800ef4c:	dc32      	bgt.n	800efb4 <floor+0x84>
 800ef4e:	2e00      	cmp	r6, #0
 800ef50:	da14      	bge.n	800ef7c <floor+0x4c>
 800ef52:	a333      	add	r3, pc, #204	; (adr r3, 800f020 <floor+0xf0>)
 800ef54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef58:	f7f1 f9c8 	bl	80002ec <__adddf3>
 800ef5c:	2200      	movs	r2, #0
 800ef5e:	2300      	movs	r3, #0
 800ef60:	f7f1 fe0a 	bl	8000b78 <__aeabi_dcmpgt>
 800ef64:	b138      	cbz	r0, 800ef76 <floor+0x46>
 800ef66:	2c00      	cmp	r4, #0
 800ef68:	da57      	bge.n	800f01a <floor+0xea>
 800ef6a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ef6e:	431d      	orrs	r5, r3
 800ef70:	d001      	beq.n	800ef76 <floor+0x46>
 800ef72:	4c2d      	ldr	r4, [pc, #180]	; (800f028 <floor+0xf8>)
 800ef74:	2500      	movs	r5, #0
 800ef76:	4621      	mov	r1, r4
 800ef78:	4628      	mov	r0, r5
 800ef7a:	e025      	b.n	800efc8 <floor+0x98>
 800ef7c:	4f2b      	ldr	r7, [pc, #172]	; (800f02c <floor+0xfc>)
 800ef7e:	4137      	asrs	r7, r6
 800ef80:	ea01 0307 	and.w	r3, r1, r7
 800ef84:	4303      	orrs	r3, r0
 800ef86:	d01f      	beq.n	800efc8 <floor+0x98>
 800ef88:	a325      	add	r3, pc, #148	; (adr r3, 800f020 <floor+0xf0>)
 800ef8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef8e:	f7f1 f9ad 	bl	80002ec <__adddf3>
 800ef92:	2200      	movs	r2, #0
 800ef94:	2300      	movs	r3, #0
 800ef96:	f7f1 fdef 	bl	8000b78 <__aeabi_dcmpgt>
 800ef9a:	2800      	cmp	r0, #0
 800ef9c:	d0eb      	beq.n	800ef76 <floor+0x46>
 800ef9e:	2c00      	cmp	r4, #0
 800efa0:	bfbe      	ittt	lt
 800efa2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800efa6:	fa43 f606 	asrlt.w	r6, r3, r6
 800efaa:	19a4      	addlt	r4, r4, r6
 800efac:	ea24 0407 	bic.w	r4, r4, r7
 800efb0:	2500      	movs	r5, #0
 800efb2:	e7e0      	b.n	800ef76 <floor+0x46>
 800efb4:	2e33      	cmp	r6, #51	; 0x33
 800efb6:	dd0b      	ble.n	800efd0 <floor+0xa0>
 800efb8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800efbc:	d104      	bne.n	800efc8 <floor+0x98>
 800efbe:	ee10 2a10 	vmov	r2, s0
 800efc2:	460b      	mov	r3, r1
 800efc4:	f7f1 f992 	bl	80002ec <__adddf3>
 800efc8:	ec41 0b10 	vmov	d0, r0, r1
 800efcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efd0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800efd4:	f04f 33ff 	mov.w	r3, #4294967295
 800efd8:	fa23 f707 	lsr.w	r7, r3, r7
 800efdc:	4207      	tst	r7, r0
 800efde:	d0f3      	beq.n	800efc8 <floor+0x98>
 800efe0:	a30f      	add	r3, pc, #60	; (adr r3, 800f020 <floor+0xf0>)
 800efe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efe6:	f7f1 f981 	bl	80002ec <__adddf3>
 800efea:	2200      	movs	r2, #0
 800efec:	2300      	movs	r3, #0
 800efee:	f7f1 fdc3 	bl	8000b78 <__aeabi_dcmpgt>
 800eff2:	2800      	cmp	r0, #0
 800eff4:	d0bf      	beq.n	800ef76 <floor+0x46>
 800eff6:	2c00      	cmp	r4, #0
 800eff8:	da02      	bge.n	800f000 <floor+0xd0>
 800effa:	2e14      	cmp	r6, #20
 800effc:	d103      	bne.n	800f006 <floor+0xd6>
 800effe:	3401      	adds	r4, #1
 800f000:	ea25 0507 	bic.w	r5, r5, r7
 800f004:	e7b7      	b.n	800ef76 <floor+0x46>
 800f006:	2301      	movs	r3, #1
 800f008:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800f00c:	fa03 f606 	lsl.w	r6, r3, r6
 800f010:	4435      	add	r5, r6
 800f012:	4545      	cmp	r5, r8
 800f014:	bf38      	it	cc
 800f016:	18e4      	addcc	r4, r4, r3
 800f018:	e7f2      	b.n	800f000 <floor+0xd0>
 800f01a:	2500      	movs	r5, #0
 800f01c:	462c      	mov	r4, r5
 800f01e:	e7aa      	b.n	800ef76 <floor+0x46>
 800f020:	8800759c 	.word	0x8800759c
 800f024:	7e37e43c 	.word	0x7e37e43c
 800f028:	bff00000 	.word	0xbff00000
 800f02c:	000fffff 	.word	0x000fffff

0800f030 <rint>:
 800f030:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f032:	ec51 0b10 	vmov	r0, r1, d0
 800f036:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f03a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800f03e:	2e13      	cmp	r6, #19
 800f040:	ee10 4a10 	vmov	r4, s0
 800f044:	460b      	mov	r3, r1
 800f046:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800f04a:	dc58      	bgt.n	800f0fe <rint+0xce>
 800f04c:	2e00      	cmp	r6, #0
 800f04e:	da2b      	bge.n	800f0a8 <rint+0x78>
 800f050:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800f054:	4302      	orrs	r2, r0
 800f056:	d023      	beq.n	800f0a0 <rint+0x70>
 800f058:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800f05c:	4302      	orrs	r2, r0
 800f05e:	4254      	negs	r4, r2
 800f060:	4314      	orrs	r4, r2
 800f062:	0c4b      	lsrs	r3, r1, #17
 800f064:	0b24      	lsrs	r4, r4, #12
 800f066:	045b      	lsls	r3, r3, #17
 800f068:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800f06c:	ea44 0103 	orr.w	r1, r4, r3
 800f070:	4b32      	ldr	r3, [pc, #200]	; (800f13c <rint+0x10c>)
 800f072:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f076:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f07a:	4602      	mov	r2, r0
 800f07c:	460b      	mov	r3, r1
 800f07e:	4630      	mov	r0, r6
 800f080:	4639      	mov	r1, r7
 800f082:	f7f1 f933 	bl	80002ec <__adddf3>
 800f086:	e9cd 0100 	strd	r0, r1, [sp]
 800f08a:	463b      	mov	r3, r7
 800f08c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f090:	4632      	mov	r2, r6
 800f092:	f7f1 f929 	bl	80002e8 <__aeabi_dsub>
 800f096:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f09a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800f09e:	4639      	mov	r1, r7
 800f0a0:	ec41 0b10 	vmov	d0, r0, r1
 800f0a4:	b003      	add	sp, #12
 800f0a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f0a8:	4a25      	ldr	r2, [pc, #148]	; (800f140 <rint+0x110>)
 800f0aa:	4132      	asrs	r2, r6
 800f0ac:	ea01 0702 	and.w	r7, r1, r2
 800f0b0:	4307      	orrs	r7, r0
 800f0b2:	d0f5      	beq.n	800f0a0 <rint+0x70>
 800f0b4:	0851      	lsrs	r1, r2, #1
 800f0b6:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800f0ba:	4314      	orrs	r4, r2
 800f0bc:	d00c      	beq.n	800f0d8 <rint+0xa8>
 800f0be:	ea23 0201 	bic.w	r2, r3, r1
 800f0c2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f0c6:	2e13      	cmp	r6, #19
 800f0c8:	fa43 f606 	asr.w	r6, r3, r6
 800f0cc:	bf0c      	ite	eq
 800f0ce:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800f0d2:	2400      	movne	r4, #0
 800f0d4:	ea42 0306 	orr.w	r3, r2, r6
 800f0d8:	4918      	ldr	r1, [pc, #96]	; (800f13c <rint+0x10c>)
 800f0da:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800f0de:	4622      	mov	r2, r4
 800f0e0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f0e4:	4620      	mov	r0, r4
 800f0e6:	4629      	mov	r1, r5
 800f0e8:	f7f1 f900 	bl	80002ec <__adddf3>
 800f0ec:	e9cd 0100 	strd	r0, r1, [sp]
 800f0f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f0f4:	4622      	mov	r2, r4
 800f0f6:	462b      	mov	r3, r5
 800f0f8:	f7f1 f8f6 	bl	80002e8 <__aeabi_dsub>
 800f0fc:	e7d0      	b.n	800f0a0 <rint+0x70>
 800f0fe:	2e33      	cmp	r6, #51	; 0x33
 800f100:	dd07      	ble.n	800f112 <rint+0xe2>
 800f102:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800f106:	d1cb      	bne.n	800f0a0 <rint+0x70>
 800f108:	ee10 2a10 	vmov	r2, s0
 800f10c:	f7f1 f8ee 	bl	80002ec <__adddf3>
 800f110:	e7c6      	b.n	800f0a0 <rint+0x70>
 800f112:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800f116:	f04f 36ff 	mov.w	r6, #4294967295
 800f11a:	40d6      	lsrs	r6, r2
 800f11c:	4230      	tst	r0, r6
 800f11e:	d0bf      	beq.n	800f0a0 <rint+0x70>
 800f120:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800f124:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800f128:	bf1f      	itttt	ne
 800f12a:	ea24 0101 	bicne.w	r1, r4, r1
 800f12e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800f132:	fa44 f202 	asrne.w	r2, r4, r2
 800f136:	ea41 0402 	orrne.w	r4, r1, r2
 800f13a:	e7cd      	b.n	800f0d8 <rint+0xa8>
 800f13c:	0800fdd8 	.word	0x0800fdd8
 800f140:	000fffff 	.word	0x000fffff
 800f144:	00000000 	.word	0x00000000

0800f148 <scalbn>:
 800f148:	b570      	push	{r4, r5, r6, lr}
 800f14a:	ec55 4b10 	vmov	r4, r5, d0
 800f14e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800f152:	4606      	mov	r6, r0
 800f154:	462b      	mov	r3, r5
 800f156:	b99a      	cbnz	r2, 800f180 <scalbn+0x38>
 800f158:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f15c:	4323      	orrs	r3, r4
 800f15e:	d036      	beq.n	800f1ce <scalbn+0x86>
 800f160:	4b39      	ldr	r3, [pc, #228]	; (800f248 <scalbn+0x100>)
 800f162:	4629      	mov	r1, r5
 800f164:	ee10 0a10 	vmov	r0, s0
 800f168:	2200      	movs	r2, #0
 800f16a:	f7f1 fa75 	bl	8000658 <__aeabi_dmul>
 800f16e:	4b37      	ldr	r3, [pc, #220]	; (800f24c <scalbn+0x104>)
 800f170:	429e      	cmp	r6, r3
 800f172:	4604      	mov	r4, r0
 800f174:	460d      	mov	r5, r1
 800f176:	da10      	bge.n	800f19a <scalbn+0x52>
 800f178:	a32b      	add	r3, pc, #172	; (adr r3, 800f228 <scalbn+0xe0>)
 800f17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f17e:	e03a      	b.n	800f1f6 <scalbn+0xae>
 800f180:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800f184:	428a      	cmp	r2, r1
 800f186:	d10c      	bne.n	800f1a2 <scalbn+0x5a>
 800f188:	ee10 2a10 	vmov	r2, s0
 800f18c:	4620      	mov	r0, r4
 800f18e:	4629      	mov	r1, r5
 800f190:	f7f1 f8ac 	bl	80002ec <__adddf3>
 800f194:	4604      	mov	r4, r0
 800f196:	460d      	mov	r5, r1
 800f198:	e019      	b.n	800f1ce <scalbn+0x86>
 800f19a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f19e:	460b      	mov	r3, r1
 800f1a0:	3a36      	subs	r2, #54	; 0x36
 800f1a2:	4432      	add	r2, r6
 800f1a4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f1a8:	428a      	cmp	r2, r1
 800f1aa:	dd08      	ble.n	800f1be <scalbn+0x76>
 800f1ac:	2d00      	cmp	r5, #0
 800f1ae:	a120      	add	r1, pc, #128	; (adr r1, 800f230 <scalbn+0xe8>)
 800f1b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1b4:	da1c      	bge.n	800f1f0 <scalbn+0xa8>
 800f1b6:	a120      	add	r1, pc, #128	; (adr r1, 800f238 <scalbn+0xf0>)
 800f1b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1bc:	e018      	b.n	800f1f0 <scalbn+0xa8>
 800f1be:	2a00      	cmp	r2, #0
 800f1c0:	dd08      	ble.n	800f1d4 <scalbn+0x8c>
 800f1c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f1c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f1ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f1ce:	ec45 4b10 	vmov	d0, r4, r5
 800f1d2:	bd70      	pop	{r4, r5, r6, pc}
 800f1d4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f1d8:	da19      	bge.n	800f20e <scalbn+0xc6>
 800f1da:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f1de:	429e      	cmp	r6, r3
 800f1e0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800f1e4:	dd0a      	ble.n	800f1fc <scalbn+0xb4>
 800f1e6:	a112      	add	r1, pc, #72	; (adr r1, 800f230 <scalbn+0xe8>)
 800f1e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d1e2      	bne.n	800f1b6 <scalbn+0x6e>
 800f1f0:	a30f      	add	r3, pc, #60	; (adr r3, 800f230 <scalbn+0xe8>)
 800f1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1f6:	f7f1 fa2f 	bl	8000658 <__aeabi_dmul>
 800f1fa:	e7cb      	b.n	800f194 <scalbn+0x4c>
 800f1fc:	a10a      	add	r1, pc, #40	; (adr r1, 800f228 <scalbn+0xe0>)
 800f1fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f202:	2b00      	cmp	r3, #0
 800f204:	d0b8      	beq.n	800f178 <scalbn+0x30>
 800f206:	a10e      	add	r1, pc, #56	; (adr r1, 800f240 <scalbn+0xf8>)
 800f208:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f20c:	e7b4      	b.n	800f178 <scalbn+0x30>
 800f20e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f212:	3236      	adds	r2, #54	; 0x36
 800f214:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f218:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800f21c:	4620      	mov	r0, r4
 800f21e:	4b0c      	ldr	r3, [pc, #48]	; (800f250 <scalbn+0x108>)
 800f220:	2200      	movs	r2, #0
 800f222:	e7e8      	b.n	800f1f6 <scalbn+0xae>
 800f224:	f3af 8000 	nop.w
 800f228:	c2f8f359 	.word	0xc2f8f359
 800f22c:	01a56e1f 	.word	0x01a56e1f
 800f230:	8800759c 	.word	0x8800759c
 800f234:	7e37e43c 	.word	0x7e37e43c
 800f238:	8800759c 	.word	0x8800759c
 800f23c:	fe37e43c 	.word	0xfe37e43c
 800f240:	c2f8f359 	.word	0xc2f8f359
 800f244:	81a56e1f 	.word	0x81a56e1f
 800f248:	43500000 	.word	0x43500000
 800f24c:	ffff3cb0 	.word	0xffff3cb0
 800f250:	3c900000 	.word	0x3c900000

0800f254 <_init>:
 800f254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f256:	bf00      	nop
 800f258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f25a:	bc08      	pop	{r3}
 800f25c:	469e      	mov	lr, r3
 800f25e:	4770      	bx	lr

0800f260 <_fini>:
 800f260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f262:	bf00      	nop
 800f264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f266:	bc08      	pop	{r3}
 800f268:	469e      	mov	lr, r3
 800f26a:	4770      	bx	lr
