// Seed: 3352937705
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output supply0 id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd31
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  logic [7:0][1 'h0 >>  id_1][id_1 : id_1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
