# Design-Space-Exploration-thorugh-HLS


Description: This tool generates design space expoloration result (Area vs Latency)  of a given C/SystemC design
Simulated annealling applied here as meta heuristic  

This tool is designed targeting NEC CyberWorkBench as HLS tool

Command: python explorer.py <name_of_design.c> <name_of_attribute_library.info>
Generates report file, report.CSV	

Option: 
	-h : help
