// Seed: 3955943305
`timescale 1ps / 1ps
module module_0 (
    output logic id_0
    , id_4,
    input id_1,
    input id_2,
    input id_3
);
  assign id_0 = 1;
  assign id_0 = id_1;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
