[INF:CM0023] Creating log file ../../build/regression/FileParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<72> s<71> l<1:1> el<1:0>
n<> u<2> t<Data_type_or_implicit> p<12> s<11> l<1:12> el<1:12>
n<P1> u<3> t<StringConst> p<10> s<9> l<1:12> el<1:14>
n<1> u<4> t<IntConst> p<5> l<1:17> el<1:18>
n<> u<5> t<Primary_literal> p<6> c<4> l<1:17> el<1:18>
n<> u<6> t<Constant_primary> p<7> c<5> l<1:17> el<1:18>
n<> u<7> t<Constant_expression> p<8> c<6> l<1:17> el<1:18>
n<> u<8> t<Constant_mintypmax_expression> p<9> c<7> l<1:17> el<1:18>
n<> u<9> t<Constant_param_expression> p<10> c<8> l<1:17> el<1:18>
n<> u<10> t<Param_assignment> p<11> c<3> l<1:12> el<1:18>
n<> u<11> t<List_of_param_assignments> p<12> c<10> l<1:12> el<1:18>
n<> u<12> t<Local_parameter_declaration> p<13> c<2> l<1:1> el<1:18>
n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<1:1> el<1:19>
n<> u<14> t<Package_item> p<15> c<13> l<1:1> el<1:19>
n<> u<15> t<Description> p<71> c<14> s<35> l<1:1> el<1:19>
n<> u<16> t<Data_type_or_implicit> p<32> s<31> l<3:12> el<3:12>
n<P2> u<17> t<StringConst> p<30> s<29> l<3:12> el<3:14>
n<P1> u<18> t<StringConst> p<19> l<3:17> el<3:19>
n<> u<19> t<Primary_literal> p<20> c<18> l<3:17> el<3:19>
n<> u<20> t<Constant_primary> p<21> c<19> l<3:17> el<3:19>
n<> u<21> t<Constant_expression> p<27> c<20> s<26> l<3:17> el<3:19>
n<2> u<22> t<IntConst> p<23> l<3:22> el<3:23>
n<> u<23> t<Primary_literal> p<24> c<22> l<3:22> el<3:23>
n<> u<24> t<Constant_primary> p<25> c<23> l<3:22> el<3:23>
n<> u<25> t<Constant_expression> p<27> c<24> l<3:22> el<3:23>
n<> u<26> t<BinOp_Plus> p<27> s<25> l<3:20> el<3:21>
n<> u<27> t<Constant_expression> p<28> c<21> l<3:17> el<3:23>
n<> u<28> t<Constant_mintypmax_expression> p<29> c<27> l<3:17> el<3:23>
n<> u<29> t<Constant_param_expression> p<30> c<28> l<3:17> el<3:23>
n<> u<30> t<Param_assignment> p<31> c<17> l<3:12> el<3:23>
n<> u<31> t<List_of_param_assignments> p<32> c<30> l<3:12> el<3:23>
n<> u<32> t<Local_parameter_declaration> p<33> c<16> l<3:1> el<3:23>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<3:1> el<3:24>
n<> u<34> t<Package_item> p<35> c<33> l<3:1> el<3:24>
n<> u<35> t<Description> p<71> c<34> s<63> l<3:1> el<3:24>
n<> u<36> t<IntegerAtomType_Int> p<38> s<37> l<5:14> el<5:17>
n<> u<37> t<Signing_Unsigned> p<38> l<5:18> el<5:26>
n<> u<38> t<Enum_base_type> p<57> c<36> s<44> l<5:14> el<5:26>
n<SCR1_SCU_DR_SYSCTRL_OP_BIT_R> u<39> t<StringConst> p<44> s<43> l<6:5> el<6:33>
n<'h0> u<40> t<IntConst> p<41> l<6:53> el<6:56>
n<> u<41> t<Primary_literal> p<42> c<40> l<6:53> el<6:56>
n<> u<42> t<Constant_primary> p<43> c<41> l<6:53> el<6:56>
n<> u<43> t<Constant_expression> p<44> c<42> l<6:53> el<6:56>
n<> u<44> t<Enum_name_declaration> p<57> c<39> s<56> l<6:5> el<6:56>
n<SCR1_SCU_DR_SYSCTRL_OP_BIT_L> u<45> t<StringConst> p<56> s<55> l<7:5> el<7:33>
n<P2> u<46> t<StringConst> p<47> l<7:53> el<7:55>
n<> u<47> t<Primary_literal> p<48> c<46> l<7:53> el<7:55>
n<> u<48> t<Constant_primary> p<49> c<47> l<7:53> el<7:55>
n<> u<49> t<Constant_expression> p<55> c<48> s<54> l<7:53> el<7:55>
n<4> u<50> t<IntConst> p<51> l<7:56> el<7:57>
n<> u<51> t<Primary_literal> p<52> c<50> l<7:56> el<7:57>
n<> u<52> t<Constant_primary> p<53> c<51> l<7:56> el<7:57>
n<> u<53> t<Constant_expression> p<55> c<52> l<7:56> el<7:57>
n<> u<54> t<BinOp_Plus> p<55> s<53> l<7:55> el<7:56>
n<> u<55> t<Constant_expression> p<56> c<49> l<7:53> el<7:57>
n<> u<56> t<Enum_name_declaration> p<57> c<45> l<7:5> el<7:57>
n<> u<57> t<Data_type> p<59> c<38> s<58> l<5:9> el<9:2>
n<type_scr1_scu_sysctrl_dr_bits_e> u<58> t<StringConst> p<59> l<9:3> el<9:34>
n<> u<59> t<Type_declaration> p<60> c<57> l<5:1> el<9:35>
n<> u<60> t<Data_declaration> p<61> c<59> l<5:1> el<9:35>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<5:1> el<9:35>
n<> u<62> t<Package_item> p<63> c<61> l<5:1> el<9:35>
n<> u<63> t<Description> p<71> c<62> s<70> l<5:1> el<9:35>
n<> u<64> t<Module_keyword> p<68> s<65> l<12:1> el<12:7>
n<top> u<65> t<StringConst> p<68> s<67> l<12:8> el<12:11>
n<> u<66> t<Port> p<67> l<12:12> el<12:12>
n<> u<67> t<List_of_ports> p<68> c<66> l<12:11> el<12:13>
n<> u<68> t<Module_nonansi_header> p<69> c<64> l<12:1> el<12:14>
n<> u<69> t<Module_declaration> p<70> c<68> l<12:1> el<13:10>
n<> u<70> t<Description> p<71> c<69> l<12:1> el<13:10>
n<> u<71> t<Source_text> p<72> c<15> l<1:1> el<13:10>
n<> u<72> t<Top_level_rule> c<1> l<1:1> el<14:1>
[WRN:PA0205] dut.sv:12:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:12:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:12:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/FileParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/FileParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/FileParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:12:1: , endln:13:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
|vpiTypedef:
\_enum_typespec: (type_scr1_scu_sysctrl_dr_bits_e), line:5:1, endln:9:35, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiName:type_scr1_scu_sysctrl_dr_bits_e
  |vpiInstance:
  \_design: (work@top)
  |vpiParent:
  \_design: (work@top)
  |vpiBaseTypespec:
  \_int_typespec: , line:5:14, endln:5:26
  |vpiEnumConst:
  \_enum_const: (SCR1_SCU_DR_SYSCTRL_OP_BIT_R), line:6:5, endln:6:56
    |vpiName:SCR1_SCU_DR_SYSCTRL_OP_BIT_R
    |HEX:0
    |vpiDecompile:'h0
    |vpiSize:-1
  |vpiEnumConst:
  \_enum_const: (SCR1_SCU_DR_SYSCTRL_OP_BIT_L), line:7:5, endln:7:57
    |vpiName:SCR1_SCU_DR_SYSCTRL_OP_BIT_L
    |UINT:7
    |vpiDecompile:7
    |vpiSize:64
|vpiParameter:
\_parameter: (P1), line:1:12, endln:1:14, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |UINT:1
  |vpiTypespec:
  \_int_typespec: 
  |vpiParent:
  \_design: (work@top)
  |vpiParent:
  \_design: (work@top)
  |vpiLocalParam:1
  |vpiName:P1
|vpiParameter:
\_parameter: (P2), line:3:12, endln:3:14, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |UINT:3
  |vpiTypespec:
  \_int_typespec: 
  |vpiParent:
  \_design: (work@top)
  |vpiParent:
  \_design: (work@top)
  |vpiLocalParam:1
  |vpiName:P2
|vpiParamAssign:
\_param_assign: , line:1:12, endln:1:18, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiRhs:
  \_constant: , line:1:17, endln:1:18
    |vpiDecompile:1
    |vpiSize:32
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiConstType:9
  |vpiLhs:
  \_parameter: (P1), line:1:12, endln:1:14, parent:work@top
|vpiParamAssign:
\_param_assign: , line:3:12, endln:3:23, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiRhs:
  \_constant: , line:3:17, endln:3:19
    |vpiDecompile:3
    |vpiSize:32
    |UINT:3
    |vpiTypespec:
    \_int_typespec: 
    |vpiConstType:9
  |vpiLhs:
  \_parameter: (P2), line:3:12, endln:3:14, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:12:1: , endln:13:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/FileParam/dut.sv | ${SURELOG_DIR}/build/regression/FileParam/roundtrip/dut_000.sv | 3 | 13 | 

