Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Fri Jul 14 08:44:50 2023
| Host             : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command          : report_power -file system_test_v3_wrapper_power_routed.rpt -pb system_test_v3_wrapper_power_summary_routed.pb -rpx system_test_v3_wrapper_power_routed.rpx
| Design           : system_test_v3_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.563        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.422        |
| Device Static (W)        | 0.142        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.0         |
| Junction Temperature (C) | 43.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.043 |       15 |       --- |             --- |
| Slice Logic              |     0.005 |    21815 |       --- |             --- |
|   LUT as Logic           |     0.005 |     5025 |     53200 |            9.45 |
|   Register               |    <0.001 |    10332 |    106400 |            9.71 |
|   CARRY4                 |    <0.001 |      447 |     13300 |            3.36 |
|   LUT as Distributed RAM |    <0.001 |      152 |     17400 |            0.87 |
|   LUT as Shift Register  |    <0.001 |     1523 |     17400 |            8.75 |
|   F7/F8 Muxes            |    <0.001 |      306 |     53200 |            0.58 |
|   Others                 |     0.000 |     1723 |       --- |             --- |
| Signals                  |     0.008 |    13787 |       --- |             --- |
| Block RAM                |     0.002 |      3.5 |       140 |            2.50 |
| MMCM                     |     0.100 |        1 |         4 |           25.00 |
| I/O                      |     0.006 |       17 |       125 |           13.60 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.142 |          |           |                 |
| Total                    |     1.563 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.074 |       0.060 |      0.014 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.070 |       0.056 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.675 |       0.647 |      0.029 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                              | Constraint (ns) |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]   |            10.0 |
| clk_out1_system_test_v3_clk_wiz_1_0                                                        | system_test_v3_i/clk_wiz_1/inst/clk_out1_system_test_v3_clk_wiz_1_0 |            20.0 |
| clk_out2_system_test_v3_clk_wiz_1_0                                                        | system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0 |            20.0 |
| clk_out3_system_test_v3_clk_wiz_1_0                                                        | system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0 |            10.0 |
| clk_out4_system_test_v3_clk_wiz_1_0                                                        | system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0 |            20.0 |
| clkfbout_system_test_v3_clk_wiz_1_0                                                        | system_test_v3_i/clk_wiz_1/inst/clkfbout_system_test_v3_clk_wiz_1_0 |            40.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK   |            33.0 |
| dec_sys_clk                                                                                | dec_sys_clk                                                         |             8.0 |
| spiClk                                                                                     | dec_spi_clk                                                         |            20.0 |
| spi_clk_buffered                                                                           | system_test_v3_i/decoder_top_v3_0/inst/spi_clk_buffered             |            40.0 |
| spi_clk_inv_buffered                                                                       | system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_buffered         |            40.0 |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_test_v3_wrapper   |     1.422 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   system_test_v3_i       |     1.368 |
|     axi_spi_interface_0  |     0.002 |
|       inst               |     0.002 |
|     clk_wiz_1            |     0.101 |
|       inst               |     0.101 |
|     decoder_top_v3_0     |     0.004 |
|       inst               |     0.004 |
|     processing_system7_0 |     1.256 |
|       inst               |     1.256 |
|     ps7_0_axi_periph     |     0.004 |
|       s00_couplers       |     0.004 |
|   u_ila_0                |     0.045 |
|     inst                 |     0.045 |
|       ila_core_inst      |     0.045 |
+--------------------------+-----------+


