// Seed: 413540398
module module_0;
  logic id_1;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_2 = 32'd59,
    parameter id_6 = 32'd63
) (
    input wor _id_0,
    input supply0 id_1,
    input wire _id_2,
    input wand id_3
);
  wire [id_2 : id_0] id_5;
  wire _id_6;
  module_0 modCall_1 ();
  logic id_7;
  ;
  wire [id_6 : -1] id_8;
endmodule
module module_2 (
    output wand  id_0,
    output uwire id_1,
    output logic id_2,
    input  tri1  id_3,
    input  wire  id_4
);
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  initial begin : LABEL_0
    id_2 <= -1;
    #1 begin : LABEL_1
      return 1'b0;
    end
    id_2 <= 1;
  end
endmodule
