{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636073233344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636073233345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 17:47:13 2021 " "Processing started: Thu Nov 04 17:47:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636073233345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636073233345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sorter -c sorter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sorter -c sorter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636073233345 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636073233816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTri.v(13) " "Verilog HDL warning at bufferTri.v(13): extended using \"x\" or \"z\"" {  } { { "bufferTri.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTri.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636073233867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTri.v(14) " "Verilog HDL warning at bufferTri.v(14): extended using \"x\" or \"z\"" {  } { { "bufferTri.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTri.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636073233867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertri.v 1 1 " "Found 1 design units, including 1 entities, in source file buffertri.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferTri " "Found entity 1: bufferTri" {  } { { "bufferTri.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/regload.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/regload.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLoad " "Found entity 1: regLoad" {  } { { "../mergeTest/regLoad.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/regLoad.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16 " "Found entity 1: merge8to16" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233873 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/merge8to16.v 12 merge8to16 _r.v(12) " "Verilog HDL macro warning at merge8to16 _r.v(12): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/merge8to16.v\", line 12" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/merge8to16.v 13 merge8to16 _r.v(13) " "Verilog HDL macro warning at merge8to16 _r.v(13): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/merge8to16.v\", line 13" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/merge8to16.v 14 merge8to16 _r.v(14) " "Verilog HDL macro warning at merge8to16 _r.v(14): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/merge8to16.v\", line 14" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/merge8to16.v 15 merge8to16 _r.v(15) " "Verilog HDL macro warning at merge8to16 _r.v(15): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/merge8to16.v\", line 15" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a5 ../mergeTest/merge8to16.v 16 merge8to16 _r.v(16) " "Verilog HDL macro warning at merge8to16 _r.v(16): overriding existing definition for macro \"a5\", which was defined in \"../mergeTest/merge8to16.v\", line 16" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a6 ../mergeTest/merge8to16.v 17 merge8to16 _r.v(17) " "Verilog HDL macro warning at merge8to16 _r.v(17): overriding existing definition for macro \"a6\", which was defined in \"../mergeTest/merge8to16.v\", line 17" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a7 ../mergeTest/merge8to16.v 18 merge8to16 _r.v(18) " "Verilog HDL macro warning at merge8to16 _r.v(18): overriding existing definition for macro \"a7\", which was defined in \"../mergeTest/merge8to16.v\", line 18" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a8 ../mergeTest/merge8to16.v 19 merge8to16 _r.v(19) " "Verilog HDL macro warning at merge8to16 _r.v(19): overriding existing definition for macro \"a8\", which was defined in \"../mergeTest/merge8to16.v\", line 19" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/merge8to16.v 21 merge8to16 _r.v(21) " "Verilog HDL macro warning at merge8to16 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/merge8to16.v\", line 21" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/merge8to16.v 22 merge8to16 _r.v(22) " "Verilog HDL macro warning at merge8to16 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/merge8to16.v\", line 22" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/merge8to16.v 23 merge8to16 _r.v(23) " "Verilog HDL macro warning at merge8to16 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/merge8to16.v\", line 23" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/merge8to16.v 24 merge8to16 _r.v(24) " "Verilog HDL macro warning at merge8to16 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/merge8to16.v\", line 24" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b5 ../mergeTest/merge8to16.v 25 merge8to16 _r.v(25) " "Verilog HDL macro warning at merge8to16 _r.v(25): overriding existing definition for macro \"b5\", which was defined in \"../mergeTest/merge8to16.v\", line 25" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b6 ../mergeTest/merge8to16.v 26 merge8to16 _r.v(26) " "Verilog HDL macro warning at merge8to16 _r.v(26): overriding existing definition for macro \"b6\", which was defined in \"../mergeTest/merge8to16.v\", line 26" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b7 ../mergeTest/merge8to16.v 27 merge8to16 _r.v(27) " "Verilog HDL macro warning at merge8to16 _r.v(27): overriding existing definition for macro \"b7\", which was defined in \"../mergeTest/merge8to16.v\", line 27" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b8 ../mergeTest/merge8to16.v 28 merge8to16 _r.v(28) " "Verilog HDL macro warning at merge8to16 _r.v(28): overriding existing definition for macro \"b8\", which was defined in \"../mergeTest/merge8to16.v\", line 28" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16_r " "Found entity 1: merge8to16_r" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/merge8to16.v 12 merge4to8.v(14) " "Verilog HDL macro warning at merge4to8.v(14): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/merge8to16.v\", line 12" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233880 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/merge8to16.v 13 merge4to8.v(15) " "Verilog HDL macro warning at merge4to8.v(15): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/merge8to16.v\", line 13" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233880 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/merge8to16.v 14 merge4to8.v(16) " "Verilog HDL macro warning at merge4to8.v(16): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/merge8to16.v\", line 14" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233881 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/merge8to16.v 15 merge4to8.v(17) " "Verilog HDL macro warning at merge4to8.v(17): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/merge8to16.v\", line 15" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233881 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/merge8to16.v 21 merge4to8.v(19) " "Verilog HDL macro warning at merge4to8.v(19): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/merge8to16.v\", line 21" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233881 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/merge8to16.v 22 merge4to8.v(20) " "Verilog HDL macro warning at merge4to8.v(20): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/merge8to16.v\", line 22" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233881 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/merge8to16.v 23 merge4to8.v(21) " "Verilog HDL macro warning at merge4to8.v(21): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/merge8to16.v\", line 23" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233881 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/merge8to16.v 24 merge4to8.v(22) " "Verilog HDL macro warning at merge4to8.v(22): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/merge8to16.v\", line 24" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8 " "Found entity 1: merge4to8" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233882 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/merge8to16.v 12 merge4to8 _r.v(16) " "Verilog HDL macro warning at merge4to8 _r.v(16): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/merge8to16.v\", line 12" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233884 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/merge8to16.v 13 merge4to8 _r.v(17) " "Verilog HDL macro warning at merge4to8 _r.v(17): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/merge8to16.v\", line 13" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233884 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/merge8to16.v 14 merge4to8 _r.v(18) " "Verilog HDL macro warning at merge4to8 _r.v(18): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/merge8to16.v\", line 14" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233884 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/merge8to16.v 15 merge4to8 _r.v(19) " "Verilog HDL macro warning at merge4to8 _r.v(19): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/merge8to16.v\", line 15" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233884 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/merge8to16.v 21 merge4to8 _r.v(21) " "Verilog HDL macro warning at merge4to8 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/merge8to16.v\", line 21" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233884 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/merge8to16.v 22 merge4to8 _r.v(22) " "Verilog HDL macro warning at merge4to8 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/merge8to16.v\", line 22" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233884 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/merge8to16.v 23 merge4to8 _r.v(23) " "Verilog HDL macro warning at merge4to8 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/merge8to16.v\", line 23" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233884 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/merge8to16.v 24 merge4to8 _r.v(24) " "Verilog HDL macro warning at merge4to8 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/merge8to16.v\", line 24" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8_r " "Found entity 1: merge4to8_r" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233885 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/merge8to16.v 12 merge2to4.v(9) " "Verilog HDL macro warning at merge2to4.v(9): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/merge8to16.v\", line 12" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233887 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/merge8to16.v 13 merge2to4.v(10) " "Verilog HDL macro warning at merge2to4.v(10): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/merge8to16.v\", line 13" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233887 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/merge8to16.v 21 merge2to4.v(12) " "Verilog HDL macro warning at merge2to4.v(12): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/merge8to16.v\", line 21" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233887 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/merge8to16.v 22 merge2to4.v(13) " "Verilog HDL macro warning at merge2to4.v(13): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/merge8to16.v\", line 22" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge2to4 " "Found entity 1: merge2to4" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge_tb " "Found entity 1: merge_tb" {  } { { "../mergeTest/merge_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge " "Found entity 1: merge" {  } { { "../mergeTest/merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../mergeTest/comparator.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sortingnetwork4.v 1 1 " "Found 1 design units, including 1 entities, in source file sortingnetwork4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sortingNetwork4 " "Found entity 1: sortingNetwork4" {  } { { "sortingNetwork4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sortingNetwork4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter.v 1 1 " "Found 1 design units, including 1 entities, in source file sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorter " "Found entity 1: sorter" {  } { { "sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233900 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTriQAM16.v(13) " "Verilog HDL warning at bufferTriQAM16.v(13): extended using \"x\" or \"z\"" {  } { { "bufferTriQAM16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQAM16.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636073233902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertriqam16.v 1 1 " "Found 1 design units, including 1 entities, in source file buffertriqam16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferTriQAM16 " "Found entity 1: bufferTriQAM16" {  } { { "bufferTriQAM16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQAM16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTriQPSK.v(15) " "Verilog HDL warning at bufferTriQPSK.v(15): extended using \"x\" or \"z\"" {  } { { "bufferTriQPSK.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQPSK.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636073233904 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTriQPSK.v(16) " "Verilog HDL warning at bufferTriQPSK.v(16): extended using \"x\" or \"z\"" {  } { { "bufferTriQPSK.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQPSK.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636073233904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertriqpsk.v 1 1 " "Found 1 design units, including 1 entities, in source file buffertriqpsk.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferTriQPSK " "Found entity 1: bufferTriQPSK" {  } { { "bufferTriQPSK.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQPSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit_sorter.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit_sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlUnit_sorter " "Found entity 1: ctrlUnit_sorter" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233906 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "QAM256 ctrlUnit_sorter.v 34 muxQAM.v(15) " "Verilog HDL macro warning at muxQAM.v(15): overriding existing definition for macro \"QAM256\", which was defined in \"ctrlUnit_sorter.v\", line 34" {  } { { "muxQAM.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/muxQAM.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636073233909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxqam.v 1 1 " "Found 1 design units, including 1 entities, in source file muxqam.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxQAM " "Found entity 1: muxQAM" {  } { { "muxQAM.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/muxQAM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636073233909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636073233909 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadQAM64 sorter.v(48) " "Verilog HDL Implicit Net warning at sorter.v(48): created implicit net for \"loadQAM64\"" {  } { { "sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636073233909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sorter " "Elaborating entity \"sorter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1636073233960 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "y sorter.v(20) " "Output port \"y\" at sorter.v(20) has no driver" {  } { { "sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1636073233965 "|sorter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sortingNetwork4 sortingNetwork4:sortingNetwork " "Elaborating entity \"sortingNetwork4\" for hierarchy \"sortingNetwork4:sortingNetwork\"" {  } { { "sorter.v" "sortingNetwork" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073233967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator sortingNetwork4:sortingNetwork\|comparator:comparator0 " "Elaborating entity \"comparator\" for hierarchy \"sortingNetwork4:sortingNetwork\|comparator:comparator0\"" {  } { { "sortingNetwork4.v" "comparator0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sortingNetwork4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073233971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge merge:mergeUnit " "Elaborating entity \"merge\" for hierarchy \"merge:mergeUnit\"" {  } { { "sorter.v" "mergeUnit" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073233985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlUnit_sorter ctrlUnit_sorter:controlUnit " "Elaborating entity \"ctrlUnit_sorter\" for hierarchy \"ctrlUnit_sorter:controlUnit\"" {  } { { "sorter.v" "controlUnit" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073234115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ctrlUnit_sorter.v(70) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(70): truncated value with size 32 to match size of target (8)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636073234121 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(76) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(76): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636073234121 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(86) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(86): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636073234121 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(113) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(113): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636073234121 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ctrlUnit_sorter.v(117) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(117): truncated value with size 32 to match size of target (8)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636073234121 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(130) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(130): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636073234121 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loadQAM62 ctrlUnit_sorter.v(11) " "Output port \"loadQAM62\" at ctrlUnit_sorter.v(11) has no driver" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1636073234121 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loadQAM256 ctrlUnit_sorter.v(13) " "Output port \"loadQAM256\" at ctrlUnit_sorter.v(13) has no driver" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1636073234122 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "_4to8 m_4to8_r " "Node instance \"_4to8\" instantiates undefined entity \"m_4to8_r\"" {  } { { "../mergeTest/merge.v" "_4to8" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 42 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073234123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "_8to16 m_8to16_r " "Node instance \"_8to16\" instantiates undefined entity \"m_8to16_r\"" {  } { { "../mergeTest/merge.v" "_8to16" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073234123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "_16to32 m_16to32_r " "Node instance \"_16to32\" instantiates undefined entity \"m_16to32_r\"" {  } { { "../mergeTest/merge.v" "_16to32" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073234123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "_32to64 m_32to64_r " "Node instance \"_32to64\" instantiates undefined entity \"m_32to64_r\"" {  } { { "../mergeTest/merge.v" "_32to64" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073234123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "_64to128 m_64to128_r " "Node instance \"_64to128\" instantiates undefined entity \"m_64to128_r\"" {  } { { "../mergeTest/merge.v" "_64to128" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 77 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073234123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "_128to256 m_128to256_r " "Node instance \"_128to256\" instantiates undefined entity \"m_128to256_r\"" {  } { { "../mergeTest/merge.v" "_128to256" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 85 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073234123 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux mux_merge " "Node instance \"mux\" instantiates undefined entity \"mux_merge\"" {  } { { "../mergeTest/merge.v" "mux" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 91 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636073234123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/output_files/sorter.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/output_files/sorter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1636073234218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 7 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 7 errors, 48 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636073234229 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 04 17:47:14 2021 " "Processing ended: Thu Nov 04 17:47:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636073234229 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636073234229 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636073234229 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636073234229 ""}
