<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › ixgbe › ixgbe_ethtool.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ixgbe_ethtool.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel 10 Gigabit PCI Express Linux driver</span>
<span class="cm">  Copyright(c) 1999 - 2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cm">/* ethtool support for ixgbe */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/ethtool.h&gt;</span>
<span class="cp">#include &lt;linux/vmalloc.h&gt;</span>
<span class="cp">#include &lt;linux/highmem.h&gt;</span>
<span class="cp">#include &lt;linux/uaccess.h&gt;</span>

<span class="cp">#include &quot;ixgbe.h&quot;</span>


<span class="cp">#define IXGBE_ALL_RAR_ENTRIES 16</span>

<span class="k">enum</span> <span class="p">{</span><span class="n">NETDEV_STATS</span><span class="p">,</span> <span class="n">IXGBE_STATS</span><span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_stats</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="n">stat_string</span><span class="p">[</span><span class="n">ETH_GSTRING_LEN</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sizeof_stat</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">stat_offset</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define IXGBE_STAT(m)		IXGBE_STATS, \</span>
<span class="cp">				sizeof(((struct ixgbe_adapter *)0)-&gt;m), \</span>
<span class="cp">				offsetof(struct ixgbe_adapter, m)</span>
<span class="cp">#define IXGBE_NETDEV_STAT(m)	NETDEV_STATS, \</span>
<span class="cp">				sizeof(((struct rtnl_link_stats64 *)0)-&gt;m), \</span>
<span class="cp">				offsetof(struct rtnl_link_stats64, m)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ixgbe_stats</span> <span class="n">ixgbe_gstrings_stats</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;rx_packets&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">rx_packets</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_packets&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">tx_packets</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_bytes&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">rx_bytes</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_bytes&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">tx_bytes</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_pkts_nic&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">gprc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_pkts_nic&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">gptc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_bytes_nic&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">gorc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_bytes_nic&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">gotc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;lsc_int&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">lsc_int</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_busy&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">tx_busy</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;non_eop_descs&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">non_eop_descs</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">rx_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">tx_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_dropped&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">rx_dropped</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_dropped&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">tx_dropped</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;multicast&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">multicast</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;broadcast&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">bprc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_no_buffer_count&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">rnbc</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;collisions&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">collisions</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_over_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">rx_over_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_crc_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">rx_crc_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_frame_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">rx_frame_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;hw_rsc_aggregated&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">rsc_total_count</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;hw_rsc_flushed&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">rsc_total_flush</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;fdir_match&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fdirmatch</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;fdir_miss&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fdirmiss</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;fdir_overflow&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">fdir_overflow</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_fifo_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">rx_fifo_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_missed_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">rx_missed_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_aborted_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">tx_aborted_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_carrier_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">tx_carrier_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_fifo_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">tx_fifo_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_heartbeat_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_NETDEV_STAT</span><span class="p">(</span><span class="n">tx_heartbeat_errors</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_timeout_count&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">tx_timeout_count</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_restart_queue&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">restart_queue</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_long_length_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">roc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_short_length_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">ruc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_flow_control_xon&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">lxontxc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_flow_control_xon&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">lxonrxc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_flow_control_xoff&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">lxofftxc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_flow_control_xoff&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">lxoffrxc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_csum_offload_errors&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">hw_csum_rx_error</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;alloc_rx_page_failed&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">alloc_rx_page_failed</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;alloc_rx_buff_failed&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">alloc_rx_buff_failed</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_no_dma_resources&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">hw_rx_no_dma_resources</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;os2bmc_rx_by_bmc&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">o2bgptc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;os2bmc_tx_by_bmc&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">b2ospc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;os2bmc_tx_by_host&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">o2bspc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;os2bmc_rx_by_host&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">b2ogprc</span><span class="p">)},</span>
<span class="cp">#ifdef IXGBE_FCOE</span>
	<span class="p">{</span><span class="s">&quot;fcoe_bad_fccrc&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fccrc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_fcoe_dropped&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fcoerpdc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_fcoe_packets&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fcoeprc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;rx_fcoe_dwords&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fcoedwrc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;fcoe_noddp&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fcoe_noddp</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;fcoe_noddp_ext_buff&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fcoe_noddp_ext_buff</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_fcoe_packets&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fcoeptc</span><span class="p">)},</span>
	<span class="p">{</span><span class="s">&quot;tx_fcoe_dwords&quot;</span><span class="p">,</span> <span class="n">IXGBE_STAT</span><span class="p">(</span><span class="n">stats</span><span class="p">.</span><span class="n">fcoedwtc</span><span class="p">)},</span>
<span class="cp">#endif </span><span class="cm">/* IXGBE_FCOE */</span><span class="cp"></span>
<span class="p">};</span>

<span class="cm">/* ixgbe allocates num_tx_queues and num_rx_queues symmetrically so</span>
<span class="cm"> * we set the num_rx_queues to evaluate to num_tx_queues. This is</span>
<span class="cm"> * used because we do not have a good way to get the max number of</span>
<span class="cm"> * rx queues with CONFIG_RPS disabled.</span>
<span class="cm"> */</span>
<span class="cp">#define IXGBE_NUM_RX_QUEUES netdev-&gt;num_tx_queues</span>

<span class="cp">#define IXGBE_QUEUE_STATS_LEN ( \</span>
<span class="cp">	(netdev-&gt;num_tx_queues + IXGBE_NUM_RX_QUEUES) * \</span>
<span class="cp">	(sizeof(struct ixgbe_queue_stats) / sizeof(u64)))</span>
<span class="cp">#define IXGBE_GLOBAL_STATS_LEN ARRAY_SIZE(ixgbe_gstrings_stats)</span>
<span class="cp">#define IXGBE_PB_STATS_LEN ( \</span>
<span class="cp">			(sizeof(((struct ixgbe_adapter *)0)-&gt;stats.pxonrxc) + \</span>
<span class="cp">			 sizeof(((struct ixgbe_adapter *)0)-&gt;stats.pxontxc) + \</span>
<span class="cp">			 sizeof(((struct ixgbe_adapter *)0)-&gt;stats.pxoffrxc) + \</span>
<span class="cp">			 sizeof(((struct ixgbe_adapter *)0)-&gt;stats.pxofftxc)) \</span>
<span class="cp">			/ sizeof(u64))</span>
<span class="cp">#define IXGBE_STATS_LEN (IXGBE_GLOBAL_STATS_LEN + \</span>
<span class="cp">                         IXGBE_PB_STATS_LEN + \</span>
<span class="cp">                         IXGBE_QUEUE_STATS_LEN)</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">ixgbe_gstrings_test</span><span class="p">[][</span><span class="n">ETH_GSTRING_LEN</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;Register test  (offline)&quot;</span><span class="p">,</span> <span class="s">&quot;Eeprom test    (offline)&quot;</span><span class="p">,</span>
	<span class="s">&quot;Interrupt test (offline)&quot;</span><span class="p">,</span> <span class="s">&quot;Loopback test  (offline)&quot;</span><span class="p">,</span>
	<span class="s">&quot;Link test   (on/offline)&quot;</span>
<span class="p">};</span>
<span class="cp">#define IXGBE_TEST_LEN sizeof(ixgbe_gstrings_test) / ETH_GSTRING_LEN</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                              <span class="k">struct</span> <span class="n">ethtool_cmd</span> <span class="o">*</span><span class="n">ecmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">link_speed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">link_up</span><span class="p">;</span>

	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">=</span> <span class="n">SUPPORTED_10000baseT_Full</span><span class="p">;</span>
	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">=</span> <span class="n">AUTONEG_ENABLE</span><span class="p">;</span>
	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">transceiver</span> <span class="o">=</span> <span class="n">XCVR_EXTERNAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">media_type</span> <span class="o">==</span> <span class="n">ixgbe_media_type_copper</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">multispeed_fiber</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">|=</span> <span class="p">(</span><span class="n">SUPPORTED_1000baseT_Full</span> <span class="o">|</span>
		                    <span class="n">SUPPORTED_Autoneg</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ixgbe_mac_X540</span>:
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">|=</span> <span class="n">SUPPORTED_100baseT_Full</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="n">ADVERTISED_Autoneg</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">autoneg_advertised</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">autoneg_advertised</span> <span class="o">&amp;</span>
			    <span class="n">IXGBE_LINK_SPEED_100_FULL</span><span class="p">)</span>
				<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="n">ADVERTISED_100baseT_Full</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">autoneg_advertised</span> <span class="o">&amp;</span>
			    <span class="n">IXGBE_LINK_SPEED_10GB_FULL</span><span class="p">)</span>
				<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="n">ADVERTISED_10000baseT_Full</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">autoneg_advertised</span> <span class="o">&amp;</span>
			    <span class="n">IXGBE_LINK_SPEED_1GB_FULL</span><span class="p">)</span>
				<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="n">ADVERTISED_1000baseT_Full</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * Default advertised modes in case</span>
<span class="cm">			 * phy.autoneg_advertised isn&#39;t set.</span>
<span class="cm">			 */</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="p">(</span><span class="n">ADVERTISED_10000baseT_Full</span> <span class="o">|</span>
					      <span class="n">ADVERTISED_1000baseT_Full</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">ixgbe_mac_X540</span><span class="p">)</span>
				<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="n">ADVERTISED_100baseT_Full</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">media_type</span> <span class="o">==</span> <span class="n">ixgbe_media_type_copper</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">|=</span> <span class="n">SUPPORTED_TP</span><span class="p">;</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="n">ADVERTISED_TP</span><span class="p">;</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_TP</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">|=</span> <span class="n">SUPPORTED_FIBRE</span><span class="p">;</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="n">ADVERTISED_FIBRE</span><span class="p">;</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_FIBRE</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">media_type</span> <span class="o">==</span> <span class="n">ixgbe_media_type_backplane</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Set as FIBRE until SERDES defined in kernel */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">device_id</span> <span class="o">==</span> <span class="n">IXGBE_DEV_ID_82598_BX</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">=</span> <span class="p">(</span><span class="n">SUPPORTED_1000baseT_Full</span> <span class="o">|</span>
					   <span class="n">SUPPORTED_FIBRE</span><span class="p">);</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="p">(</span><span class="n">ADVERTISED_1000baseT_Full</span> <span class="o">|</span>
					     <span class="n">ADVERTISED_FIBRE</span><span class="p">);</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_FIBRE</span><span class="p">;</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">=</span> <span class="n">AUTONEG_DISABLE</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">device_id</span> <span class="o">==</span> <span class="n">IXGBE_DEV_ID_82599_COMBO_BACKPLANE</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">device_id</span> <span class="o">==</span> <span class="n">IXGBE_DEV_ID_82599_KX4_MEZZ</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">|=</span> <span class="p">(</span><span class="n">SUPPORTED_1000baseT_Full</span> <span class="o">|</span>
					    <span class="n">SUPPORTED_Autoneg</span> <span class="o">|</span>
					    <span class="n">SUPPORTED_FIBRE</span><span class="p">);</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="p">(</span><span class="n">ADVERTISED_10000baseT_Full</span> <span class="o">|</span>
					     <span class="n">ADVERTISED_1000baseT_Full</span> <span class="o">|</span>
					     <span class="n">ADVERTISED_Autoneg</span> <span class="o">|</span>
					     <span class="n">ADVERTISED_FIBRE</span><span class="p">);</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_FIBRE</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">|=</span> <span class="p">(</span><span class="n">SUPPORTED_1000baseT_Full</span> <span class="o">|</span>
					    <span class="n">SUPPORTED_FIBRE</span><span class="p">);</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="p">(</span><span class="n">ADVERTISED_10000baseT_Full</span> <span class="o">|</span>
					     <span class="n">ADVERTISED_1000baseT_Full</span> <span class="o">|</span>
					     <span class="n">ADVERTISED_FIBRE</span><span class="p">);</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_FIBRE</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">|=</span> <span class="n">SUPPORTED_FIBRE</span><span class="p">;</span>
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="p">(</span><span class="n">ADVERTISED_10000baseT_Full</span> <span class="o">|</span>
		                     <span class="n">ADVERTISED_FIBRE</span><span class="p">);</span>
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_FIBRE</span><span class="p">;</span>
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">=</span> <span class="n">AUTONEG_DISABLE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Get PHY type */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">phy</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ixgbe_phy_tn</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_aq</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_cu_unknown</span>:
		<span class="cm">/* Copper 10G-BASET */</span>
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_TP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ixgbe_phy_qt</span>:
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_FIBRE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ixgbe_phy_nl</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_sfp_passive_tyco</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_sfp_passive_unknown</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_sfp_ftl</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_sfp_avago</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_sfp_intel</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_sfp_unknown</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">phy</span><span class="p">.</span><span class="n">sfp_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SFP+ devices, further checking needed */</span>
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_da_cu</span>:
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_da_cu_core0</span>:
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_da_cu_core1</span>:
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_DA</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_sr</span>:
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_lr</span>:
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_srlr_core0</span>:
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_srlr_core1</span>:
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_FIBRE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_not_present</span>:
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_NONE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_1g_cu_core0</span>:
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_1g_cu_core1</span>:
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_TP</span><span class="p">;</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">=</span> <span class="n">SUPPORTED_TP</span><span class="p">;</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="p">(</span><span class="n">ADVERTISED_1000baseT_Full</span> <span class="o">|</span>
			                     <span class="n">ADVERTISED_TP</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ixgbe_sfp_type_unknown</span>:
		<span class="nl">default:</span>
			<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_OTHER</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ixgbe_phy_xaui</span>:
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_NONE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ixgbe_phy_unknown</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_generic</span>:
	<span class="k">case</span> <span class="n">ixgbe_phy_sfp_unsupported</span>:
	<span class="nl">default:</span>
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_OTHER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">check_link</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_speed</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_up</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">link_up</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">link_speed</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">IXGBE_LINK_SPEED_10GB_FULL</span>:
			<span class="n">ethtool_cmd_speed_set</span><span class="p">(</span><span class="n">ecmd</span><span class="p">,</span> <span class="n">SPEED_10000</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">IXGBE_LINK_SPEED_1GB_FULL</span>:
			<span class="n">ethtool_cmd_speed_set</span><span class="p">(</span><span class="n">ecmd</span><span class="p">,</span> <span class="n">SPEED_1000</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">IXGBE_LINK_SPEED_100_FULL</span>:
			<span class="n">ethtool_cmd_speed_set</span><span class="p">(</span><span class="n">ecmd</span><span class="p">,</span> <span class="n">SPEED_100</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">DUPLEX_FULL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ethtool_cmd_speed_set</span><span class="p">(</span><span class="n">ecmd</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">duplex</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_set_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                              <span class="k">struct</span> <span class="n">ethtool_cmd</span> <span class="o">*</span><span class="n">ecmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">advertised</span><span class="p">,</span> <span class="n">old</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">media_type</span> <span class="o">==</span> <span class="n">ixgbe_media_type_copper</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">multispeed_fiber</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * this function does not support duplex forcing, but can</span>
<span class="cm">		 * limit the advertising of the adapter to the specified speed</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">==</span> <span class="n">AUTONEG_DISABLE</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="n">old</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">autoneg_advertised</span><span class="p">;</span>
		<span class="n">advertised</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">&amp;</span> <span class="n">ADVERTISED_10000baseT_Full</span><span class="p">)</span>
			<span class="n">advertised</span> <span class="o">|=</span> <span class="n">IXGBE_LINK_SPEED_10GB_FULL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">&amp;</span> <span class="n">ADVERTISED_1000baseT_Full</span><span class="p">)</span>
			<span class="n">advertised</span> <span class="o">|=</span> <span class="n">IXGBE_LINK_SPEED_1GB_FULL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">&amp;</span> <span class="n">ADVERTISED_100baseT_Full</span><span class="p">)</span>
			<span class="n">advertised</span> <span class="o">|=</span> <span class="n">IXGBE_LINK_SPEED_100_FULL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">old</span> <span class="o">==</span> <span class="n">advertised</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
		<span class="cm">/* this sets the link speed and restarts auto-neg */</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">autotry_restart</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">setup_link</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">advertised</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">e_info</span><span class="p">(</span><span class="n">probe</span><span class="p">,</span> <span class="s">&quot;setup link failed with code %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
			<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">setup_link</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">old</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* in this case we currently only support 10Gb/FULL */</span>
		<span class="n">u32</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">ethtool_cmd_speed</span><span class="p">(</span><span class="n">ecmd</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">==</span> <span class="n">AUTONEG_ENABLE</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">!=</span> <span class="n">ADVERTISED_10000baseT_Full</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">speed</span> <span class="o">+</span> <span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">duplex</span> <span class="o">!=</span> <span class="n">SPEED_10000</span> <span class="o">+</span> <span class="n">DUPLEX_FULL</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_get_pauseparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                                 <span class="k">struct</span> <span class="n">ethtool_pauseparam</span> <span class="o">*</span><span class="n">pause</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">disable_fc_autoneg</span><span class="p">)</span>
		<span class="n">pause</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pause</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">==</span> <span class="n">ixgbe_fc_rx_pause</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pause</span><span class="o">-&gt;</span><span class="n">rx_pause</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">==</span> <span class="n">ixgbe_fc_tx_pause</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pause</span><span class="o">-&gt;</span><span class="n">tx_pause</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">==</span> <span class="n">ixgbe_fc_full</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pause</span><span class="o">-&gt;</span><span class="n">rx_pause</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">pause</span><span class="o">-&gt;</span><span class="n">tx_pause</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_set_pauseparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                                <span class="k">struct</span> <span class="n">ethtool_pauseparam</span> <span class="o">*</span><span class="n">pause</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_fc_info</span> <span class="n">fc</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">;</span>

	<span class="cm">/* 82598 does no support link flow control with DCB enabled */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">ixgbe_mac_82598EB</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG_DCB_ENABLED</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">fc</span><span class="p">.</span><span class="n">disable_fc_autoneg</span> <span class="o">=</span> <span class="p">(</span><span class="n">pause</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">!=</span> <span class="n">AUTONEG_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pause</span><span class="o">-&gt;</span><span class="n">rx_pause</span> <span class="o">&amp;&amp;</span> <span class="n">pause</span><span class="o">-&gt;</span><span class="n">tx_pause</span><span class="p">)</span> <span class="o">||</span> <span class="n">pause</span><span class="o">-&gt;</span><span class="n">autoneg</span><span class="p">)</span>
		<span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">=</span> <span class="n">ixgbe_fc_full</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pause</span><span class="o">-&gt;</span><span class="n">rx_pause</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pause</span><span class="o">-&gt;</span><span class="n">tx_pause</span><span class="p">)</span>
		<span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">=</span> <span class="n">ixgbe_fc_rx_pause</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pause</span><span class="o">-&gt;</span><span class="n">rx_pause</span> <span class="o">&amp;&amp;</span> <span class="n">pause</span><span class="o">-&gt;</span><span class="n">tx_pause</span><span class="p">)</span>
		<span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">=</span> <span class="n">ixgbe_fc_tx_pause</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">=</span> <span class="n">ixgbe_fc_none</span><span class="p">;</span>

	<span class="cm">/* if the thing changed then we&#39;ll update and use new autoneg */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">memcmp</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_fc_info</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span> <span class="o">=</span> <span class="n">fc</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">netdev</span><span class="p">))</span>
			<span class="n">ixgbe_reinit_locked</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">ixgbe_reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ixgbe_get_msglevel</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">msg_enable</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_set_msglevel</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">msg_enable</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_regs_len</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define IXGBE_REGS_LEN  1129</span>
	<span class="k">return</span> <span class="n">IXGBE_REGS_LEN</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define IXGBE_GET_STAT(_A_, _R_) _A_-&gt;stats._R_</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_get_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                           <span class="k">struct</span> <span class="n">ethtool_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">regs_buff</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IXGBE_REGS_LEN</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>

	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">revision_id</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">device_id</span><span class="p">;</span>

	<span class="cm">/* General Registers */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_CTRL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_STATUS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_CTRL_EXT</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ESDP</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EODSDP</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_LEDCTL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FRTIMER</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TCPTIMER</span><span class="p">);</span>

	<span class="cm">/* NVM Register */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EEC</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EERD</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FLA</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EEMNGCTL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EEMNGDATA</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FLMNGCTL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FLMNGDATA</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FLMNGCNT</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FLOP</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_GRC</span><span class="p">);</span>

	<span class="cm">/* Interrupt */</span>
	<span class="cm">/* don&#39;t read EICR because it can clear interrupt causes, instead</span>
<span class="cm">	 * read EICS which is a shadow but doesn&#39;t clear EICR */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EICS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EICS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EIMS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EIMC</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">22</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EIAC</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">23</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EIAM</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">24</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EITR</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">25</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_IVAR</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">26</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MSIXT</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">27</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MSIXPBA</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PBACL</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">29</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_GPIE</span><span class="p">);</span>

	<span class="cm">/* Flow Control */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">30</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PFCTOP</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCTTV</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">32</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCTTV</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">33</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCTTV</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">34</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCTTV</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ixgbe_mac_82598EB</span>:
			<span class="n">regs_buff</span><span class="p">[</span><span class="mi">35</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCRTL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
			<span class="n">regs_buff</span><span class="p">[</span><span class="mi">43</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCRTH</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ixgbe_mac_82599EB</span>:
		<span class="k">case</span> <span class="n">ixgbe_mac_X540</span>:
			<span class="n">regs_buff</span><span class="p">[</span><span class="mi">35</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCRTL_82599</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
			<span class="n">regs_buff</span><span class="p">[</span><span class="mi">43</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCRTH_82599</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">51</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCRTV</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">52</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TFCS</span><span class="p">);</span>

	<span class="cm">/* Receive DMA */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">53</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDBAL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">117</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDBAH</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">181</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDLEN</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">245</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDH</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">309</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDT</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">373</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXDCTL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">437</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_SRRCTL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">453</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_DCA_RXCTRL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">469</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDRXCTL</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">470</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXPBSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">478</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXCTRL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">479</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_DROPEN</span><span class="p">);</span>

	<span class="cm">/* Receive */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">480</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXCSUM</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">481</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RFCTL</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">482</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RAL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">498</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RAH</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">514</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PSRTYPE</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">515</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCTRL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">516</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_VLNCTRL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">517</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MCSTCTRL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">518</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MRQC</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">519</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_VMD_CTL</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">520</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_IMIR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">528</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_IMIREXT</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">536</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_IMIRVP</span><span class="p">);</span>

	<span class="cm">/* Transmit */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">537</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDBAL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">569</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDBAH</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">601</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDLEN</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">633</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDH</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">665</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDT</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">697</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TXDCTL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">729</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDWBAL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">761</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDWBAH</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">793</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_DTXCTL</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">794</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_DCA_TXCTRL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">810</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TIPG</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">811</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TXPBSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">819</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MNGTXMAP</span><span class="p">);</span>

	<span class="cm">/* Wake Up */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">820</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_WUC</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">821</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_WUFC</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">822</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_WUS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">823</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_IPAV</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">824</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_IP4AT</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">825</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_IP6AT</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">826</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_WUPL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">827</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_WUPM</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">828</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FHFT</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

	<span class="cm">/* DCB */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">829</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RMCS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">830</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_DPMCS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">831</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PDPMCS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">832</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RUPPBMR</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">833</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RT2CR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">841</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RT2SR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">849</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDTQ2TCCR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">857</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDTQ2TCSR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">865</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDPT2TCCR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">873</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDPT2TCSR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

	<span class="cm">/* Statistics */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">881</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">crcerrs</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">882</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">illerrc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">883</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">errbc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">884</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mspdc</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">885</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mpc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">893</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mlfc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">894</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mrfc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">895</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">rlec</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">896</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">lxontxc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">897</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">lxonrxc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">898</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">lxofftxc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">899</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">lxoffrxc</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">900</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">pxontxc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">908</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">pxonrxc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">916</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">pxofftxc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">924</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">pxoffrxc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">932</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">prc64</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">933</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">prc127</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">934</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">prc255</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">935</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">prc511</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">936</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">prc1023</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">937</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">prc1522</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">938</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">gprc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">939</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">bprc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">940</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mprc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">941</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">gptc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">942</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">gorc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">944</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">gotc</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">946</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">rnbc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">954</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">ruc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">955</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">rfc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">956</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">roc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">957</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">rjc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">958</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mngprc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">959</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mngpdc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">960</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mngptc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">961</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">tor</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">963</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">tpr</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">964</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">tpt</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">965</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">ptc64</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">966</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">ptc127</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">967</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">ptc255</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">968</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">ptc511</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">969</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">ptc1023</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">970</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">ptc1522</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">971</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mptc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">972</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">bptc</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">973</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">xec</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">974</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">qprc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">990</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">qptc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1006</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">qbrc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1022</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_GET_STAT</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">qbtc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="cm">/* MAC */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1038</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCS1GCFIG</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1039</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCS1GLCTL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1040</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCS1GLSTA</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1041</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCS1GDBG0</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1042</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCS1GDBG1</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1043</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCS1GANA</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1044</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCS1GANLP</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1045</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCS1GANNP</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1046</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCS1GANLPNP</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1047</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_HLREG0</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1048</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_HLREG1</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1049</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PAP</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1050</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MACA</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1051</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_APAE</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1052</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ARD</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1053</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_AIS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1054</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MSCA</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1055</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MSRWD</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1056</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MLADD</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1057</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MHADD</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1058</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TREG</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1059</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCSS1</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1060</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCSS2</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1061</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_XPCSS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1062</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_SERDESC</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1063</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MACS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1064</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_AUTOC</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1065</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_LINKS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1066</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_AUTOC2</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1067</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_AUTOC3</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1068</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ANLP1</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1069</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ANLP2</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1070</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ATLASCTL</span><span class="p">);</span>

	<span class="cm">/* Diagnostic */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1071</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDSTATCTL</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1072</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDSTAT</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1080</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDHMPN</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1081</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RIC_DW</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1085</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RDPROBE</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1086</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDSTATCTL</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1087</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDSTAT</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1095</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDHMPN</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1096</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TIC_DW</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1100</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TDPROBE</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1101</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TXBUFCTRL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1102</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TXBUFDATA0</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1103</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TXBUFDATA1</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1104</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TXBUFDATA2</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1105</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TXBUFDATA3</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1106</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXBUFCTRL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1107</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXBUFDATA0</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1108</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXBUFDATA1</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1109</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXBUFDATA2</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1110</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXBUFDATA3</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1111</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCIE_DIAG</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1119</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RFVAL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1120</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MDFTC1</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1121</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MDFTC2</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1122</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MDFTFIFO1</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1123</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MDFTFIFO2</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1124</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MDFTS</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1125</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PCIEECCCTL</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1126</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PBTXECC</span><span class="p">);</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1127</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_PBRXECC</span><span class="p">);</span>

	<span class="cm">/* 82599 X540 specific registers  */</span>
	<span class="n">regs_buff</span><span class="p">[</span><span class="mi">1128</span><span class="p">]</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MFLCN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_eeprom_len</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">eeprom</span><span class="p">.</span><span class="n">word_size</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                            <span class="k">struct</span> <span class="n">ethtool_eeprom</span> <span class="o">*</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">eeprom_buff</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">first_word</span><span class="p">,</span> <span class="n">last_word</span><span class="p">,</span> <span class="n">eeprom_len</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">magic</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">vendor_id</span> <span class="o">|</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">device_id</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">first_word</span> <span class="o">=</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">last_word</span> <span class="o">=</span> <span class="p">(</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">eeprom_len</span> <span class="o">=</span> <span class="n">last_word</span> <span class="o">-</span> <span class="n">first_word</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">eeprom_buff</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="o">*</span> <span class="n">eeprom_len</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">eeprom_buff</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read_buffer</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">first_word</span><span class="p">,</span> <span class="n">eeprom_len</span><span class="p">,</span>
					     <span class="n">eeprom_buff</span><span class="p">);</span>

	<span class="cm">/* Device&#39;s eeprom is always little-endian, word addressable */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">eeprom_len</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">le16_to_cpus</span><span class="p">(</span><span class="o">&amp;</span><span class="n">eeprom_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">bytes</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">eeprom_buff</span> <span class="o">+</span> <span class="p">(</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">),</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">eeprom_buff</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_set_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">ethtool_eeprom</span> <span class="o">*</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">eeprom_buff</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_len</span><span class="p">,</span> <span class="n">first_word</span><span class="p">,</span> <span class="n">last_word</span><span class="p">,</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">magic</span> <span class="o">!=</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">vendor_id</span> <span class="o">|</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">device_id</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">max_len</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">word_size</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">first_word</span> <span class="o">=</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">last_word</span> <span class="o">=</span> <span class="p">(</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">eeprom_buff</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">max_len</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">eeprom_buff</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">ptr</span> <span class="o">=</span> <span class="n">eeprom_buff</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * need read/modify/write of first changed EEPROM word</span>
<span class="cm">		 * only the second byte of the word is being modified</span>
<span class="cm">		 */</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">first_word</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom_buff</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

		<span class="n">ptr</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * need read/modify/write of last changed EEPROM word</span>
<span class="cm">		 * only the first byte of the word is being modified</span>
<span class="cm">		 */</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">last_word</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">eeprom_buff</span><span class="p">[</span><span class="n">last_word</span> <span class="o">-</span> <span class="n">first_word</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Device&#39;s eeprom is always little-endian, word addressable */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">last_word</span> <span class="o">-</span> <span class="n">first_word</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">le16_to_cpus</span><span class="p">(</span><span class="o">&amp;</span><span class="n">eeprom_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">ptr</span><span class="p">,</span> <span class="n">bytes</span><span class="p">,</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">last_word</span> <span class="o">-</span> <span class="n">first_word</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cpu_to_le16s</span><span class="p">(</span><span class="o">&amp;</span><span class="n">eeprom_buff</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">write_buffer</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">first_word</span><span class="p">,</span>
					      <span class="n">last_word</span> <span class="o">-</span> <span class="n">first_word</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
					      <span class="n">eeprom_buff</span><span class="p">);</span>

	<span class="cm">/* Update the checksum */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">update_checksum</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

<span class="nl">err:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">eeprom_buff</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_get_drvinfo</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                              <span class="k">struct</span> <span class="n">ethtool_drvinfo</span> <span class="o">*</span><span class="n">drvinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">nvm_track_id</span><span class="p">;</span>

	<span class="n">strlcpy</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">driver</span><span class="p">,</span> <span class="n">ixgbe_driver_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">driver</span><span class="p">));</span>
	<span class="n">strlcpy</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">,</span> <span class="n">ixgbe_driver_version</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">));</span>

	<span class="n">nvm_track_id</span> <span class="o">=</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">eeprom_verh</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">eeprom_verl</span><span class="p">;</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">fw_version</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">fw_version</span><span class="p">),</span> <span class="s">&quot;0x%08x&quot;</span><span class="p">,</span>
		 <span class="n">nvm_track_id</span><span class="p">);</span>

	<span class="n">strlcpy</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">bus_info</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">),</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">bus_info</span><span class="p">));</span>
	<span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">n_stats</span> <span class="o">=</span> <span class="n">IXGBE_STATS_LEN</span><span class="p">;</span>
	<span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">testinfo_len</span> <span class="o">=</span> <span class="n">IXGBE_TEST_LEN</span><span class="p">;</span>
	<span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">regdump_len</span> <span class="o">=</span> <span class="n">ixgbe_get_regs_len</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_get_ringparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                                <span class="k">struct</span> <span class="n">ethtool_ringparam</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">tx_ring</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">rx_ring</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rx_max_pending</span> <span class="o">=</span> <span class="n">IXGBE_MAX_RXD</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">tx_max_pending</span> <span class="o">=</span> <span class="n">IXGBE_MAX_TXD</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rx_pending</span> <span class="o">=</span> <span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">tx_pending</span> <span class="o">=</span> <span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_set_ringparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                               <span class="k">struct</span> <span class="n">ethtool_ringparam</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">temp_tx_ring</span><span class="p">,</span> <span class="o">*</span><span class="n">temp_rx_ring</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">new_rx_count</span><span class="p">,</span> <span class="n">new_tx_count</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">need_update</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">rx_mini_pending</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">rx_jumbo_pending</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">new_rx_count</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="n">u32</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">rx_pending</span><span class="p">,</span> <span class="n">IXGBE_MIN_RXD</span><span class="p">);</span>
	<span class="n">new_rx_count</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="n">u32</span><span class="p">,</span> <span class="n">new_rx_count</span><span class="p">,</span> <span class="n">IXGBE_MAX_RXD</span><span class="p">);</span>
	<span class="n">new_rx_count</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">new_rx_count</span><span class="p">,</span> <span class="n">IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE</span><span class="p">);</span>

	<span class="n">new_tx_count</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="n">u32</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">tx_pending</span><span class="p">,</span> <span class="n">IXGBE_MIN_TXD</span><span class="p">);</span>
	<span class="n">new_tx_count</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="n">u32</span><span class="p">,</span> <span class="n">new_tx_count</span><span class="p">,</span> <span class="n">IXGBE_MAX_TXD</span><span class="p">);</span>
	<span class="n">new_tx_count</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">new_tx_count</span><span class="p">,</span> <span class="n">IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">new_tx_count</span> <span class="o">==</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">new_rx_count</span> <span class="o">==</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* nothing to do */</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">__IXGBE_RESETTING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">))</span>
		<span class="n">usleep_range</span><span class="p">(</span><span class="mi">1000</span><span class="p">,</span> <span class="mi">2000</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">netif_running</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">netdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_tx_queues</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="n">new_tx_count</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_rx_queues</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="n">new_rx_count</span><span class="p">;</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring_count</span> <span class="o">=</span> <span class="n">new_tx_count</span><span class="p">;</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring_count</span> <span class="o">=</span> <span class="n">new_rx_count</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">clear_reset</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">temp_tx_ring</span> <span class="o">=</span> <span class="n">vmalloc</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_tx_queues</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_ring</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">temp_tx_ring</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">clear_reset</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">new_tx_count</span> <span class="o">!=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring_count</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_tx_queues</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">temp_tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			       <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_ring</span><span class="p">));</span>
			<span class="n">temp_tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">count</span> <span class="o">=</span> <span class="n">new_tx_count</span><span class="p">;</span>
			<span class="n">err</span> <span class="o">=</span> <span class="n">ixgbe_setup_tx_resources</span><span class="p">(</span><span class="o">&amp;</span><span class="n">temp_tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">while</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">i</span><span class="o">--</span><span class="p">;</span>
					<span class="n">ixgbe_free_tx_resources</span><span class="p">(</span><span class="o">&amp;</span><span class="n">temp_tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
				<span class="p">}</span>
				<span class="k">goto</span> <span class="n">clear_reset</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">need_update</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">temp_rx_ring</span> <span class="o">=</span> <span class="n">vmalloc</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_rx_queues</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_ring</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">temp_rx_ring</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_setup</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">new_rx_count</span> <span class="o">!=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring_count</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_rx_queues</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">temp_rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			       <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_ring</span><span class="p">));</span>
			<span class="n">temp_rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">count</span> <span class="o">=</span> <span class="n">new_rx_count</span><span class="p">;</span>
			<span class="n">err</span> <span class="o">=</span> <span class="n">ixgbe_setup_rx_resources</span><span class="p">(</span><span class="o">&amp;</span><span class="n">temp_rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">while</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">i</span><span class="o">--</span><span class="p">;</span>
					<span class="n">ixgbe_free_rx_resources</span><span class="p">(</span><span class="o">&amp;</span><span class="n">temp_rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
				<span class="p">}</span>
				<span class="k">goto</span> <span class="n">err_setup</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">need_update</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* if rings need to be updated, here&#39;s the place to do it in one shot */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">need_update</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ixgbe_down</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

		<span class="cm">/* tx */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">new_tx_count</span> <span class="o">!=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring_count</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_tx_queues</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ixgbe_free_tx_resources</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
				<span class="n">memcpy</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">temp_tx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				       <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_ring</span><span class="p">));</span>
			<span class="p">}</span>
			<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring_count</span> <span class="o">=</span> <span class="n">new_tx_count</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* rx */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">new_rx_count</span> <span class="o">!=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring_count</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_rx_queues</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ixgbe_free_rx_resources</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
				<span class="n">memcpy</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">temp_rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				       <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_ring</span><span class="p">));</span>
			<span class="p">}</span>
			<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring_count</span> <span class="o">=</span> <span class="n">new_rx_count</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ixgbe_up</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">vfree</span><span class="p">(</span><span class="n">temp_rx_ring</span><span class="p">);</span>
<span class="nl">err_setup:</span>
	<span class="n">vfree</span><span class="p">(</span><span class="n">temp_tx_ring</span><span class="p">);</span>
<span class="nl">clear_reset:</span>
	<span class="n">clear_bit</span><span class="p">(</span><span class="n">__IXGBE_RESETTING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_sset_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">sset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ETH_SS_TEST</span>:
		<span class="k">return</span> <span class="n">IXGBE_TEST_LEN</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETH_SS_STATS</span>:
		<span class="k">return</span> <span class="n">IXGBE_STATS_LEN</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_get_ethtool_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                                    <span class="k">struct</span> <span class="n">ethtool_stats</span> <span class="o">*</span><span class="n">stats</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtnl_link_stats64</span> <span class="n">temp</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">rtnl_link_stats64</span> <span class="o">*</span><span class="n">net_stats</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">ixgbe_update_stats</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="n">net_stats</span> <span class="o">=</span> <span class="n">dev_get_stats</span><span class="p">(</span><span class="n">netdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IXGBE_GLOBAL_STATS_LEN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">ixgbe_gstrings_stats</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">NETDEV_STATS</span>:
			<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="n">net_stats</span> <span class="o">+</span>
					<span class="n">ixgbe_gstrings_stats</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">stat_offset</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">IXGBE_STATS</span>:
			<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="n">adapter</span> <span class="o">+</span>
					<span class="n">ixgbe_gstrings_stats</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">stat_offset</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">ixgbe_gstrings_stats</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sizeof_stat</span> <span class="o">==</span>
		           <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">))</span> <span class="o">?</span> <span class="o">*</span><span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="p">)</span><span class="n">p</span> <span class="o">:</span> <span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">p</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">IXGBE_NUM_RX_QUEUES</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ring</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ring</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">start</span> <span class="o">=</span> <span class="n">u64_stats_fetch_begin_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">syncp</span><span class="p">);</span>
			<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">packets</span><span class="p">;</span>
			<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">bytes</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">u64_stats_fetch_retry_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">syncp</span><span class="p">,</span> <span class="n">start</span><span class="p">));</span>
		<span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">IXGBE_NUM_RX_QUEUES</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ring</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ring</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">start</span> <span class="o">=</span> <span class="n">u64_stats_fetch_begin_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">syncp</span><span class="p">);</span>
			<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>   <span class="o">=</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">packets</span><span class="p">;</span>
			<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">bytes</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">u64_stats_fetch_retry_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">syncp</span><span class="p">,</span> <span class="n">start</span><span class="p">));</span>
		<span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">IXGBE_MAX_PACKET_BUFFERS</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">pxontxc</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
		<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">pxofftxc</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">IXGBE_MAX_PACKET_BUFFERS</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">pxonrxc</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
		<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">pxoffrxc</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_get_strings</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">stringset</span><span class="p">,</span>
                              <span class="n">u8</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">stringset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ETH_SS_TEST</span>:
		<span class="n">memcpy</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="o">*</span><span class="n">ixgbe_gstrings_test</span><span class="p">,</span>
		       <span class="n">IXGBE_TEST_LEN</span> <span class="o">*</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETH_SS_STATS</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IXGBE_GLOBAL_STATS_LEN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">ixgbe_gstrings_stats</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">stat_string</span><span class="p">,</span>
			       <span class="n">ETH_GSTRING_LEN</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">netdev</span><span class="o">-&gt;</span><span class="n">num_tx_queues</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sprintf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;tx_queue_%u_packets&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
			<span class="n">sprintf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;tx_queue_%u_bytes&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IXGBE_NUM_RX_QUEUES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sprintf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;rx_queue_%u_packets&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
			<span class="n">sprintf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;rx_queue_%u_bytes&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IXGBE_MAX_PACKET_BUFFERS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sprintf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;tx_pb_%u_pxon&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
			<span class="n">sprintf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;tx_pb_%u_pxoff&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IXGBE_MAX_PACKET_BUFFERS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sprintf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;rx_pb_%u_pxon&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
			<span class="n">sprintf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;rx_pb_%u_pxoff&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* BUG_ON(p - data != IXGBE_STATS_LEN * ETH_GSTRING_LEN); */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_link_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">link_up</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">link_speed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">check_link</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_speed</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_up</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">link_up</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* ethtool register test data */</span>
<span class="k">struct</span> <span class="n">ixgbe_reg_test</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">array_len</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">test_type</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">write</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* In the hardware, registers are laid out either singly, in arrays</span>
<span class="cm"> * spaced 0x40 bytes apart, or in contiguous tables.  We assume</span>
<span class="cm"> * most tests take place on arrays or single registers (handled</span>
<span class="cm"> * as a single-element array) and special-case the tables.</span>
<span class="cm"> * Table tests are always pattern tests.</span>
<span class="cm"> *</span>
<span class="cm"> * We also make provision for some required setup steps by specifying</span>
<span class="cm"> * registers to be written without any read-back testing.</span>
<span class="cm"> */</span>

<span class="cp">#define PATTERN_TEST	1</span>
<span class="cp">#define SET_READ_TEST	2</span>
<span class="cp">#define WRITE_NO_TEST	3</span>
<span class="cp">#define TABLE32_TEST	4</span>
<span class="cp">#define TABLE64_TEST_LO	5</span>
<span class="cp">#define TABLE64_TEST_HI	6</span>

<span class="cm">/* default 82599 register test */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ixgbe_reg_test</span> <span class="n">reg_test_82599</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">IXGBE_FCRTL_82599</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x8007FFF0</span><span class="p">,</span> <span class="mh">0x8007FFF0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_FCRTH_82599</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x8007FFF0</span><span class="p">,</span> <span class="mh">0x8007FFF0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_PFCTOP</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_VLNCTRL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">,</span> <span class="mh">0x00000000</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RDBAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFF80</span><span class="p">,</span> <span class="mh">0xFFFFFF80</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RDBAH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RDLEN</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x000FFF80</span><span class="p">,</span> <span class="mh">0x000FFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RXDCTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">WRITE_NO_TEST</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IXGBE_RXDCTL_ENABLE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RDT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x0000FFFF</span><span class="p">,</span> <span class="mh">0x0000FFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RXDCTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">WRITE_NO_TEST</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_FCRTH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x8007FFF0</span><span class="p">,</span> <span class="mh">0x8007FFF0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_FCTTV</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_TDBAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFF80</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_TDBAH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_TDLEN</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x000FFF80</span><span class="p">,</span> <span class="mh">0x000FFF80</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RXCTRL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">SET_READ_TEST</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">16</span><span class="p">,</span> <span class="n">TABLE64_TEST_LO</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">16</span><span class="p">,</span> <span class="n">TABLE64_TEST_HI</span><span class="p">,</span> <span class="mh">0x8001FFFF</span><span class="p">,</span> <span class="mh">0x800CFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_MTA</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">128</span><span class="p">,</span> <span class="n">TABLE32_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* default 82598 register test */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ixgbe_reg_test</span> <span class="n">reg_test_82598</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">IXGBE_FCRTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x8007FFF0</span><span class="p">,</span> <span class="mh">0x8007FFF0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_FCRTH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x8007FFF0</span><span class="p">,</span> <span class="mh">0x8007FFF0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_PFCTOP</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_VLNCTRL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">,</span> <span class="mh">0x00000000</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RDBAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFF80</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RDBAH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RDLEN</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x000FFF80</span><span class="p">,</span> <span class="mh">0x000FFFFF</span> <span class="p">},</span>
	<span class="cm">/* Enable all four RX queues before testing. */</span>
	<span class="p">{</span> <span class="n">IXGBE_RXDCTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">WRITE_NO_TEST</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IXGBE_RXDCTL_ENABLE</span> <span class="p">},</span>
	<span class="cm">/* RDH is read-only for 82598, only test RDT. */</span>
	<span class="p">{</span> <span class="n">IXGBE_RDT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x0000FFFF</span><span class="p">,</span> <span class="mh">0x0000FFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RXDCTL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">WRITE_NO_TEST</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_FCRTH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x8007FFF0</span><span class="p">,</span> <span class="mh">0x8007FFF0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_FCTTV</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_TIPG</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x000000FF</span><span class="p">,</span> <span class="mh">0x000000FF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_TDBAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFF80</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_TDBAH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_TDLEN</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PATTERN_TEST</span><span class="p">,</span> <span class="mh">0x000FFF80</span><span class="p">,</span> <span class="mh">0x000FFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RXCTRL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">SET_READ_TEST</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">,</span> <span class="mh">0x00000003</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_DTXCTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">SET_READ_TEST</span><span class="p">,</span> <span class="mh">0x00000005</span><span class="p">,</span> <span class="mh">0x00000005</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">16</span><span class="p">,</span> <span class="n">TABLE64_TEST_LO</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_RAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">16</span><span class="p">,</span> <span class="n">TABLE64_TEST_HI</span><span class="p">,</span> <span class="mh">0x800CFFFF</span><span class="p">,</span> <span class="mh">0x800CFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">IXGBE_MTA</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">128</span><span class="p">,</span> <span class="n">TABLE32_TEST</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">reg_pattern_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
			     <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">write</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pat</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">before</span><span class="p">;</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">test_pattern</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x5A5A5A5A</span><span class="p">,</span> <span class="mh">0xA5A5A5A5</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">};</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">pat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">pat</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">test_pattern</span><span class="p">);</span> <span class="n">pat</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">before</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">((</span><span class="n">test_pattern</span><span class="p">[</span><span class="n">pat</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">write</span><span class="p">),</span>
		       <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">));</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">!=</span> <span class="p">(</span><span class="n">test_pattern</span><span class="p">[</span><span class="n">pat</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">write</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">e_err</span><span class="p">(</span><span class="n">drv</span><span class="p">,</span> <span class="s">&quot;pattern test reg %04X failed: got &quot;</span>
			      <span class="s">&quot;0x%08X expected 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			      <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="p">(</span><span class="n">test_pattern</span><span class="p">[</span><span class="n">pat</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">write</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">));</span>
			<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">before</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">before</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">reg_set_and_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">write</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">before</span><span class="p">;</span>
	<span class="n">before</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">write</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">),</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">));</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">write</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">e_err</span><span class="p">(</span><span class="n">drv</span><span class="p">,</span> <span class="s">&quot;set/check reg %04X test failed: got 0x%08X &quot;</span>
		      <span class="s">&quot;expected 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">),</span> <span class="p">(</span><span class="n">write</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">));</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">before</span><span class="p">,</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">));</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">before</span><span class="p">,</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define REG_PATTERN_TEST(reg, mask, write)				      \</span>
<span class="cp">	do {								      \</span>
<span class="cp">		if (reg_pattern_test(adapter, data, reg, mask, write))	      \</span>
<span class="cp">			return 1;					      \</span>
<span class="cp">	} while (0)							      \</span>


<span class="cp">#define REG_SET_AND_CHECK(reg, mask, write)				      \</span>
<span class="cp">	do {								      \</span>
<span class="cp">		if (reg_set_and_check(adapter, data, reg, mask, write))	      \</span>
<span class="cp">			return 1;					      \</span>
<span class="cp">	} while (0)							      \</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_reg_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ixgbe_reg_test</span> <span class="o">*</span><span class="n">test</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="n">before</span><span class="p">,</span> <span class="n">after</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="n">toggle</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ixgbe_mac_82598EB</span>:
		<span class="n">toggle</span> <span class="o">=</span> <span class="mh">0x7FFFF3FF</span><span class="p">;</span>
		<span class="n">test</span> <span class="o">=</span> <span class="n">reg_test_82598</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ixgbe_mac_82599EB</span>:
	<span class="k">case</span> <span class="n">ixgbe_mac_X540</span>:
		<span class="n">toggle</span> <span class="o">=</span> <span class="mh">0x7FFFF30F</span><span class="p">;</span>
		<span class="n">test</span> <span class="o">=</span> <span class="n">reg_test_82599</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Because the status register is such a special case,</span>
<span class="cm">	 * we handle it separately from the rest of the register</span>
<span class="cm">	 * tests.  Some bits are read-only, some toggle, and some</span>
<span class="cm">	 * are writeable on newer MACs.</span>
<span class="cm">	 */</span>
	<span class="n">before</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_STATUS</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="p">(</span><span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">toggle</span><span class="p">);</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_STATUS</span><span class="p">,</span> <span class="n">toggle</span><span class="p">);</span>
	<span class="n">after</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">toggle</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">!=</span> <span class="n">after</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">e_err</span><span class="p">(</span><span class="n">drv</span><span class="p">,</span> <span class="s">&quot;failed STATUS register test got: 0x%08X &quot;</span>
		      <span class="s">&quot;expected: 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">after</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* restore previous status */</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_STATUS</span><span class="p">,</span> <span class="n">before</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Perform the remainder of the register test, looping through</span>
<span class="cm">	 * the test table until we either fail or reach the null entry.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">test</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">test</span><span class="o">-&gt;</span><span class="n">array_len</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">test</span><span class="o">-&gt;</span><span class="n">test_type</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">PATTERN_TEST</span>:
				<span class="n">REG_PATTERN_TEST</span><span class="p">(</span><span class="n">test</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x40</span><span class="p">),</span>
						 <span class="n">test</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">,</span>
						 <span class="n">test</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SET_READ_TEST</span>:
				<span class="n">REG_SET_AND_CHECK</span><span class="p">(</span><span class="n">test</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x40</span><span class="p">),</span>
						  <span class="n">test</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">,</span>
						  <span class="n">test</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">WRITE_NO_TEST</span>:
				<span class="n">writel</span><span class="p">(</span><span class="n">test</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">,</span>
				       <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">hw_addr</span> <span class="o">+</span> <span class="n">test</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">)</span>
				       <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x40</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">TABLE32_TEST</span>:
				<span class="n">REG_PATTERN_TEST</span><span class="p">(</span><span class="n">test</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span>
						 <span class="n">test</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">,</span>
						 <span class="n">test</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">TABLE64_TEST_LO</span>:
				<span class="n">REG_PATTERN_TEST</span><span class="p">(</span><span class="n">test</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span>
						 <span class="n">test</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">,</span>
						 <span class="n">test</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">TABLE64_TEST_HI</span>:
				<span class="n">REG_PATTERN_TEST</span><span class="p">((</span><span class="n">test</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span>
						 <span class="n">test</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">,</span>
						 <span class="n">test</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">test</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_eeprom_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">validate_checksum</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ixgbe_test_intr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_icr</span> <span class="o">|=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EICR</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_intr_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">netdev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">shared_int</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Hook up test interrupt handler just for this test */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">msix_entries</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* NOTE: we don&#39;t test MSI-X interrupts here, yet */</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG_MSI_ENABLED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">shared_int</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">ixgbe_test_intr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">netdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
				<span class="n">netdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">ixgbe_test_intr</span><span class="p">,</span> <span class="n">IRQF_PROBE_SHARED</span><span class="p">,</span>
	                        <span class="n">netdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">netdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">shared_int</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">ixgbe_test_intr</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
	                       <span class="n">netdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">netdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">e_info</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="s">&quot;testing %s interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">shared_int</span> <span class="o">?</span>
	       <span class="s">&quot;shared&quot;</span> <span class="o">:</span> <span class="s">&quot;unshared&quot;</span><span class="p">);</span>

	<span class="cm">/* Disable all the interrupts */</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EIMC</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">IXGBE_WRITE_FLUSH</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">usleep_range</span><span class="p">(</span><span class="mi">10000</span><span class="p">,</span> <span class="mi">20000</span><span class="p">);</span>

	<span class="cm">/* Test each interrupt */</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Interrupt to test */</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">shared_int</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * Disable the interrupts to be reported in</span>
<span class="cm">			 * the cause register and then force the same</span>
<span class="cm">			 * interrupt and see if one gets posted.  If</span>
<span class="cm">			 * an interrupt was posted to the bus, the</span>
<span class="cm">			 * test failed.</span>
<span class="cm">			 */</span>
			<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_icr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EIMC</span><span class="p">,</span>
			                <span class="o">~</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="mh">0x00007FFF</span><span class="p">);</span>
			<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EICS</span><span class="p">,</span>
			                <span class="o">~</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="mh">0x00007FFF</span><span class="p">);</span>
			<span class="n">IXGBE_WRITE_FLUSH</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
			<span class="n">usleep_range</span><span class="p">(</span><span class="mi">10000</span><span class="p">,</span> <span class="mi">20000</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_icr</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
				<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * Enable the interrupt to be reported in the cause</span>
<span class="cm">		 * register and then force the same interrupt and see</span>
<span class="cm">		 * if one gets posted.  If an interrupt was not posted</span>
<span class="cm">		 * to the bus, the test failed.</span>
<span class="cm">		 */</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_icr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EIMS</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EICS</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">IXGBE_WRITE_FLUSH</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
		<span class="n">usleep_range</span><span class="p">(</span><span class="mi">10000</span><span class="p">,</span> <span class="mi">20000</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_icr</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">))</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">shared_int</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * Disable the other interrupts to be reported in</span>
<span class="cm">			 * the cause register and then force the other</span>
<span class="cm">			 * interrupts and see if any get posted.  If</span>
<span class="cm">			 * an interrupt was posted to the bus, the</span>
<span class="cm">			 * test failed.</span>
<span class="cm">			 */</span>
			<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_icr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EIMC</span><span class="p">,</span>
			                <span class="o">~</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="mh">0x00007FFF</span><span class="p">);</span>
			<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EICS</span><span class="p">,</span>
			                <span class="o">~</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="mh">0x00007FFF</span><span class="p">);</span>
			<span class="n">IXGBE_WRITE_FLUSH</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
			<span class="n">usleep_range</span><span class="p">(</span><span class="mi">10000</span><span class="p">,</span> <span class="mi">20000</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_icr</span><span class="p">)</span> <span class="p">{</span>
				<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Disable all the interrupts */</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_EIMC</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">IXGBE_WRITE_FLUSH</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">usleep_range</span><span class="p">(</span><span class="mi">10000</span><span class="p">,</span> <span class="mi">20000</span><span class="p">);</span>

	<span class="cm">/* Unhook test interrupt handler */</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">netdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_free_desc_rings</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">tx_ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_tx_ring</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">rx_ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_rx_ring</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_ctl</span><span class="p">;</span>

	<span class="cm">/* shut down the DMA engines now so they can be reinitialized later */</span>

	<span class="cm">/* first Rx */</span>
	<span class="n">reg_ctl</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXCTRL</span><span class="p">);</span>
	<span class="n">reg_ctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IXGBE_RXCTRL_RXEN</span><span class="p">;</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXCTRL</span><span class="p">,</span> <span class="n">reg_ctl</span><span class="p">);</span>
	<span class="n">ixgbe_disable_rx_queue</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">rx_ring</span><span class="p">);</span>

	<span class="cm">/* now Tx */</span>
	<span class="n">reg_ctl</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TXDCTL</span><span class="p">(</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">reg_idx</span><span class="p">));</span>
	<span class="n">reg_ctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IXGBE_TXDCTL_ENABLE</span><span class="p">;</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_TXDCTL</span><span class="p">(</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">reg_idx</span><span class="p">),</span> <span class="n">reg_ctl</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ixgbe_mac_82599EB</span>:
	<span class="k">case</span> <span class="n">ixgbe_mac_X540</span>:
		<span class="n">reg_ctl</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_DMATXCTL</span><span class="p">);</span>
		<span class="n">reg_ctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IXGBE_DMATXCTL_TE</span><span class="p">;</span>
		<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_DMATXCTL</span><span class="p">,</span> <span class="n">reg_ctl</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ixgbe_reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="n">ixgbe_free_tx_resources</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_tx_ring</span><span class="p">);</span>
	<span class="n">ixgbe_free_rx_resources</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_rx_ring</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_setup_desc_rings</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">tx_ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_tx_ring</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">rx_ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_rx_ring</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rctl</span><span class="p">,</span> <span class="n">reg_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret_val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* Setup Tx descriptor ring and Tx buffers */</span>
	<span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="n">IXGBE_DEFAULT_TXD</span><span class="p">;</span>
	<span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">queue_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">netdev</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">netdev</span><span class="p">;</span>
	<span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">reg_idx</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">reg_idx</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">ixgbe_setup_tx_resources</span><span class="p">(</span><span class="n">tx_ring</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ixgbe_mac_82599EB</span>:
	<span class="k">case</span> <span class="n">ixgbe_mac_X540</span>:
		<span class="n">reg_data</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_DMATXCTL</span><span class="p">);</span>
		<span class="n">reg_data</span> <span class="o">|=</span> <span class="n">IXGBE_DMATXCTL_TE</span><span class="p">;</span>
		<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_DMATXCTL</span><span class="p">,</span> <span class="n">reg_data</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ixgbe_configure_tx_ring</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">tx_ring</span><span class="p">);</span>

	<span class="cm">/* Setup Rx Descriptor ring and Rx buffers */</span>
	<span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="n">IXGBE_DEFAULT_RXD</span><span class="p">;</span>
	<span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">queue_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">netdev</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">netdev</span><span class="p">;</span>
	<span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">reg_idx</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">reg_idx</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">ixgbe_setup_rx_resources</span><span class="p">(</span><span class="n">rx_ring</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_nomem</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rctl</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXCTRL</span><span class="p">);</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXCTRL</span><span class="p">,</span> <span class="n">rctl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">IXGBE_RXCTRL_RXEN</span><span class="p">);</span>

	<span class="n">ixgbe_configure_rx_ring</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">rx_ring</span><span class="p">);</span>

	<span class="n">rctl</span> <span class="o">|=</span> <span class="n">IXGBE_RXCTRL_RXEN</span> <span class="o">|</span> <span class="n">IXGBE_RXCTRL_DMBYPS</span><span class="p">;</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_RXCTRL</span><span class="p">,</span> <span class="n">rctl</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_nomem:</span>
	<span class="n">ixgbe_free_desc_rings</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_setup_loopback_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_data</span><span class="p">;</span>

	<span class="cm">/* X540 needs to set the MACC.FLU bit to force link up */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">ixgbe_mac_X540</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg_data</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MACC</span><span class="p">);</span>
		<span class="n">reg_data</span> <span class="o">|=</span> <span class="n">IXGBE_MACC_FLU</span><span class="p">;</span>
		<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MACC</span><span class="p">,</span> <span class="n">reg_data</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* right now we only support MAC loopback in the driver */</span>
	<span class="n">reg_data</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_HLREG0</span><span class="p">);</span>
	<span class="cm">/* Setup MAC loopback */</span>
	<span class="n">reg_data</span> <span class="o">|=</span> <span class="n">IXGBE_HLREG0_LPBK</span><span class="p">;</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_HLREG0</span><span class="p">,</span> <span class="n">reg_data</span><span class="p">);</span>

	<span class="n">reg_data</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCTRL</span><span class="p">);</span>
	<span class="n">reg_data</span> <span class="o">|=</span> <span class="n">IXGBE_FCTRL_BAM</span> <span class="o">|</span> <span class="n">IXGBE_FCTRL_SBP</span> <span class="o">|</span> <span class="n">IXGBE_FCTRL_MPE</span><span class="p">;</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_FCTRL</span><span class="p">,</span> <span class="n">reg_data</span><span class="p">);</span>

	<span class="n">reg_data</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_AUTOC</span><span class="p">);</span>
	<span class="n">reg_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IXGBE_AUTOC_LMS_MASK</span><span class="p">;</span>
	<span class="n">reg_data</span> <span class="o">|=</span> <span class="n">IXGBE_AUTOC_LMS_10G_LINK_NO_AN</span> <span class="o">|</span> <span class="n">IXGBE_AUTOC_FLU</span><span class="p">;</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_AUTOC</span><span class="p">,</span> <span class="n">reg_data</span><span class="p">);</span>
	<span class="n">IXGBE_WRITE_FLUSH</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">usleep_range</span><span class="p">(</span><span class="mi">10000</span><span class="p">,</span> <span class="mi">20000</span><span class="p">);</span>

	<span class="cm">/* Disable Atlas Tx lanes; re-enabled in reset path */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">ixgbe_mac_82598EB</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">atlas</span><span class="p">;</span>

		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read_analog_reg8</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ATLAS_PDN_LPBK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">atlas</span><span class="p">);</span>
		<span class="n">atlas</span> <span class="o">|=</span> <span class="n">IXGBE_ATLAS_PDN_TX_REG_EN</span><span class="p">;</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">write_analog_reg8</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ATLAS_PDN_LPBK</span><span class="p">,</span> <span class="n">atlas</span><span class="p">);</span>

		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read_analog_reg8</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ATLAS_PDN_10G</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">atlas</span><span class="p">);</span>
		<span class="n">atlas</span> <span class="o">|=</span> <span class="n">IXGBE_ATLAS_PDN_TX_10G_QL_ALL</span><span class="p">;</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">write_analog_reg8</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ATLAS_PDN_10G</span><span class="p">,</span> <span class="n">atlas</span><span class="p">);</span>

		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read_analog_reg8</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ATLAS_PDN_1G</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">atlas</span><span class="p">);</span>
		<span class="n">atlas</span> <span class="o">|=</span> <span class="n">IXGBE_ATLAS_PDN_TX_1G_QL_ALL</span><span class="p">;</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">write_analog_reg8</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ATLAS_PDN_1G</span><span class="p">,</span> <span class="n">atlas</span><span class="p">);</span>

		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read_analog_reg8</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ATLAS_PDN_AN</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">atlas</span><span class="p">);</span>
		<span class="n">atlas</span> <span class="o">|=</span> <span class="n">IXGBE_ATLAS_PDN_TX_AN_QL_ALL</span><span class="p">;</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">write_analog_reg8</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_ATLAS_PDN_AN</span><span class="p">,</span> <span class="n">atlas</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_loopback_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg_data</span><span class="p">;</span>

	<span class="n">reg_data</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_HLREG0</span><span class="p">);</span>
	<span class="n">reg_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IXGBE_HLREG0_LPBK</span><span class="p">;</span>
	<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_HLREG0</span><span class="p">,</span> <span class="n">reg_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_create_lbtest_frame</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">frame_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="n">frame_size</span><span class="p">);</span>
	<span class="n">frame_size</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">frame_size</span><span class="p">],</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="n">frame_size</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">frame_size</span> <span class="o">+</span> <span class="mi">10</span><span class="p">],</span> <span class="mh">0xBE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">frame_size</span> <span class="o">+</span> <span class="mi">12</span><span class="p">],</span> <span class="mh">0xAF</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">ixgbe_check_lbtest_frame</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_rx_buffer</span> <span class="o">*</span><span class="n">rx_buffer</span><span class="p">,</span>
				     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">frame_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">match</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">frame_size</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">kmap</span><span class="p">(</span><span class="n">rx_buffer</span><span class="o">-&gt;</span><span class="n">page</span><span class="p">)</span> <span class="o">+</span> <span class="n">rx_buffer</span><span class="o">-&gt;</span><span class="n">page_offset</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xFF</span> <span class="o">||</span>
	    <span class="n">data</span><span class="p">[</span><span class="n">frame_size</span> <span class="o">+</span> <span class="mi">10</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xBE</span> <span class="o">||</span>
	    <span class="n">data</span><span class="p">[</span><span class="n">frame_size</span> <span class="o">+</span> <span class="mi">12</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xAF</span><span class="p">)</span>
		<span class="n">match</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">kunmap</span><span class="p">(</span><span class="n">rx_buffer</span><span class="o">-&gt;</span><span class="n">page</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">match</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">ixgbe_clean_test_rings</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">rx_ring</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">tx_ring</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">ixgbe_adv_rx_desc</span> <span class="o">*</span><span class="n">rx_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_rx_buffer</span> <span class="o">*</span><span class="n">rx_buffer</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_tx_buffer</span> <span class="o">*</span><span class="n">tx_buffer</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rx_ntc</span><span class="p">,</span> <span class="n">tx_ntc</span><span class="p">,</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* initialize next to clean and descriptor values */</span>
	<span class="n">rx_ntc</span> <span class="o">=</span> <span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">next_to_clean</span><span class="p">;</span>
	<span class="n">tx_ntc</span> <span class="o">=</span> <span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">next_to_clean</span><span class="p">;</span>
	<span class="n">rx_desc</span> <span class="o">=</span> <span class="n">IXGBE_RX_DESC</span><span class="p">(</span><span class="n">rx_ring</span><span class="p">,</span> <span class="n">rx_ntc</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">ixgbe_test_staterr</span><span class="p">(</span><span class="n">rx_desc</span><span class="p">,</span> <span class="n">IXGBE_RXD_STAT_DD</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* check Rx buffer */</span>
		<span class="n">rx_buffer</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">rx_buffer_info</span><span class="p">[</span><span class="n">rx_ntc</span><span class="p">];</span>

		<span class="cm">/* sync Rx buffer for CPU read */</span>
		<span class="n">dma_sync_single_for_cpu</span><span class="p">(</span><span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					<span class="n">rx_buffer</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">,</span>
					<span class="n">ixgbe_rx_bufsz</span><span class="p">(</span><span class="n">rx_ring</span><span class="p">),</span>
					<span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

		<span class="cm">/* verify contents of skb */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ixgbe_check_lbtest_frame</span><span class="p">(</span><span class="n">rx_buffer</span><span class="p">,</span> <span class="n">size</span><span class="p">))</span>
			<span class="n">count</span><span class="o">++</span><span class="p">;</span>

		<span class="cm">/* sync Rx buffer for device write */</span>
		<span class="n">dma_sync_single_for_device</span><span class="p">(</span><span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					   <span class="n">rx_buffer</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">,</span>
					   <span class="n">ixgbe_rx_bufsz</span><span class="p">(</span><span class="n">rx_ring</span><span class="p">),</span>
					   <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

		<span class="cm">/* unmap buffer on Tx side */</span>
		<span class="n">tx_buffer</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">tx_buffer_info</span><span class="p">[</span><span class="n">tx_ntc</span><span class="p">];</span>
		<span class="n">ixgbe_unmap_and_free_tx_resource</span><span class="p">(</span><span class="n">tx_ring</span><span class="p">,</span> <span class="n">tx_buffer</span><span class="p">);</span>

		<span class="cm">/* increment Rx/Tx next to clean counters */</span>
		<span class="n">rx_ntc</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rx_ntc</span> <span class="o">==</span> <span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">)</span>
			<span class="n">rx_ntc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">tx_ntc</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tx_ntc</span> <span class="o">==</span> <span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">)</span>
			<span class="n">tx_ntc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* fetch next descriptor */</span>
		<span class="n">rx_desc</span> <span class="o">=</span> <span class="n">IXGBE_RX_DESC</span><span class="p">(</span><span class="n">rx_ring</span><span class="p">,</span> <span class="n">rx_ntc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">netdev_tx_reset_queue</span><span class="p">(</span><span class="n">txring_txq</span><span class="p">(</span><span class="n">tx_ring</span><span class="p">));</span>

	<span class="cm">/* re-map buffers to ring, store next to clean values */</span>
	<span class="n">ixgbe_alloc_rx_buffers</span><span class="p">(</span><span class="n">rx_ring</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">next_to_clean</span> <span class="o">=</span> <span class="n">rx_ntc</span><span class="p">;</span>
	<span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">next_to_clean</span> <span class="o">=</span> <span class="n">tx_ntc</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_run_loopback_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">tx_ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_tx_ring</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_ring</span> <span class="o">*</span><span class="n">rx_ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">test_rx_ring</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">lc</span><span class="p">,</span> <span class="n">good_cnt</span><span class="p">,</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="n">netdev_tx_t</span> <span class="n">tx_ret_val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>

	<span class="cm">/* allocate test skb */</span>
	<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_skb</span><span class="p">(</span><span class="n">size</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">11</span><span class="p">;</span>

	<span class="cm">/* place data into test skb */</span>
	<span class="n">ixgbe_create_lbtest_frame</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">skb_put</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Calculate the loop count based on the largest descriptor ring</span>
<span class="cm">	 * The idea is to wrap the largest ring a number of times using 64</span>
<span class="cm">	 * send/receive pairs during each loop</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">&lt;=</span> <span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">)</span>
		<span class="n">lc</span> <span class="o">=</span> <span class="p">((</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">lc</span> <span class="o">=</span> <span class="p">((</span><span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;=</span> <span class="n">lc</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* reset count of good packets */</span>
		<span class="n">good_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* place 64 packets on the transmit queue*/</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">skb_get</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
			<span class="n">tx_ret_val</span> <span class="o">=</span> <span class="n">ixgbe_xmit_frame_ring</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span>
							   <span class="n">adapter</span><span class="p">,</span>
							   <span class="n">tx_ring</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tx_ret_val</span> <span class="o">==</span> <span class="n">NETDEV_TX_OK</span><span class="p">)</span>
				<span class="n">good_cnt</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">good_cnt</span> <span class="o">!=</span> <span class="mi">64</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret_val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* allow 200 milliseconds for packets to go from Tx to Rx */</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>

		<span class="n">good_cnt</span> <span class="o">=</span> <span class="n">ixgbe_clean_test_rings</span><span class="p">(</span><span class="n">rx_ring</span><span class="p">,</span> <span class="n">tx_ring</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">good_cnt</span> <span class="o">!=</span> <span class="mi">64</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret_val</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* free the original skb */</span>
	<span class="n">kfree_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_loopback_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">ixgbe_setup_desc_rings</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">data</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">ixgbe_setup_loopback_test</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">data</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_loopback</span><span class="p">;</span>
	<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">ixgbe_run_loopback_test</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="n">ixgbe_loopback_cleanup</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

<span class="nl">err_loopback:</span>
	<span class="n">ixgbe_free_desc_rings</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_diag_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                            <span class="k">struct</span> <span class="n">ethtool_test</span> <span class="o">*</span><span class="n">eth_test</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="n">bool</span> <span class="n">if_running</span> <span class="o">=</span> <span class="n">netif_running</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="n">set_bit</span><span class="p">(</span><span class="n">__IXGBE_TESTING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">eth_test</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">==</span> <span class="n">ETH_TEST_FL_OFFLINE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Offline tests */</span>

		<span class="n">e_info</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="s">&quot;offline testing starting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* Link test performed before hardware reset so autoneg doesn&#39;t</span>
<span class="cm">		 * interfere with test result */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ixgbe_link_test</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">[</span><span class="mi">4</span><span class="p">]))</span>
			<span class="n">eth_test</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ETH_TEST_FL_FAILED</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG_SRIOV_ENABLED</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_vfs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">vfinfo</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clear_to_send</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">netdev_warn</span><span class="p">(</span><span class="n">netdev</span><span class="p">,</span> <span class="s">&quot;%s&quot;</span><span class="p">,</span>
						    <span class="s">&quot;offline diagnostic is not &quot;</span>
						    <span class="s">&quot;supported when VFs are &quot;</span>
						    <span class="s">&quot;present</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
					<span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">eth_test</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ETH_TEST_FL_FAILED</span><span class="p">;</span>
					<span class="n">clear_bit</span><span class="p">(</span><span class="n">__IXGBE_TESTING</span><span class="p">,</span>
						  <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">skip_ol_tests</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">if_running</span><span class="p">)</span>
			<span class="cm">/* indicate we&#39;re in test mode */</span>
			<span class="n">dev_close</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">ixgbe_reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

		<span class="n">e_info</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="s">&quot;register testing starting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ixgbe_reg_test</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span>
			<span class="n">eth_test</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ETH_TEST_FL_FAILED</span><span class="p">;</span>

		<span class="n">ixgbe_reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
		<span class="n">e_info</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="s">&quot;eeprom testing starting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ixgbe_eeprom_test</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>
			<span class="n">eth_test</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ETH_TEST_FL_FAILED</span><span class="p">;</span>

		<span class="n">ixgbe_reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
		<span class="n">e_info</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="s">&quot;interrupt testing starting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ixgbe_intr_test</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]))</span>
			<span class="n">eth_test</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ETH_TEST_FL_FAILED</span><span class="p">;</span>

		<span class="cm">/* If SRIOV or VMDq is enabled then skip MAC</span>
<span class="cm">		 * loopback diagnostic. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IXGBE_FLAG_SRIOV_ENABLED</span> <span class="o">|</span>
				      <span class="n">IXGBE_FLAG_VMDQ_ENABLED</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">e_info</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="s">&quot;Skip MAC loopback diagnostic in VT &quot;</span>
			       <span class="s">&quot;mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">skip_loopback</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ixgbe_reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
		<span class="n">e_info</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="s">&quot;loopback testing starting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ixgbe_loopback_test</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]))</span>
			<span class="n">eth_test</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ETH_TEST_FL_FAILED</span><span class="p">;</span>

<span class="nl">skip_loopback:</span>
		<span class="n">ixgbe_reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

		<span class="n">clear_bit</span><span class="p">(</span><span class="n">__IXGBE_TESTING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">if_running</span><span class="p">)</span>
			<span class="n">dev_open</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">e_info</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="s">&quot;online testing starting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/* Online tests */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ixgbe_link_test</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">[</span><span class="mi">4</span><span class="p">]))</span>
			<span class="n">eth_test</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ETH_TEST_FL_FAILED</span><span class="p">;</span>

		<span class="cm">/* Online tests aren&#39;t run; pass by default */</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">clear_bit</span><span class="p">(</span><span class="n">__IXGBE_TESTING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">skip_ol_tests:</span>
	<span class="n">msleep_interruptible</span><span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_wol_exclusion</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
                               <span class="k">struct</span> <span class="n">ethtool_wolinfo</span> <span class="o">*</span><span class="n">wol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* WOL not supported for all devices */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ixgbe_wol_supported</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">device_id</span><span class="p">,</span>
				 <span class="n">hw</span><span class="o">-&gt;</span><span class="n">subsystem_device_id</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">wol</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ixgbe_get_wol</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                          <span class="k">struct</span> <span class="n">ethtool_wolinfo</span> <span class="o">*</span><span class="n">wol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="n">wol</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">=</span> <span class="n">WAKE_UCAST</span> <span class="o">|</span> <span class="n">WAKE_MCAST</span> <span class="o">|</span>
	                 <span class="n">WAKE_BCAST</span> <span class="o">|</span> <span class="n">WAKE_MAGIC</span><span class="p">;</span>
	<span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ixgbe_wol_exclusion</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">wol</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">device_can_wakeup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span> <span class="o">&amp;</span> <span class="n">IXGBE_WUFC_EX</span><span class="p">)</span>
		<span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">|=</span> <span class="n">WAKE_UCAST</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span> <span class="o">&amp;</span> <span class="n">IXGBE_WUFC_MC</span><span class="p">)</span>
		<span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">|=</span> <span class="n">WAKE_MCAST</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span> <span class="o">&amp;</span> <span class="n">IXGBE_WUFC_BC</span><span class="p">)</span>
		<span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">|=</span> <span class="n">WAKE_BCAST</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span> <span class="o">&amp;</span> <span class="n">IXGBE_WUFC_MAG</span><span class="p">)</span>
		<span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">|=</span> <span class="n">WAKE_MAGIC</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_set_wol</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ethtool_wolinfo</span> <span class="o">*</span><span class="n">wol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">WAKE_PHY</span> <span class="o">|</span> <span class="n">WAKE_ARP</span> <span class="o">|</span> <span class="n">WAKE_MAGICSECURE</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ixgbe_wol_exclusion</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">wol</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">?</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">&amp;</span> <span class="n">WAKE_UCAST</span><span class="p">)</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span> <span class="o">|=</span> <span class="n">IXGBE_WUFC_EX</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">&amp;</span> <span class="n">WAKE_MCAST</span><span class="p">)</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span> <span class="o">|=</span> <span class="n">IXGBE_WUFC_MC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">&amp;</span> <span class="n">WAKE_BCAST</span><span class="p">)</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span> <span class="o">|=</span> <span class="n">IXGBE_WUFC_BC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">&amp;</span> <span class="n">WAKE_MAGIC</span><span class="p">)</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span> <span class="o">|=</span> <span class="n">IXGBE_WUFC_MAG</span><span class="p">;</span>

	<span class="n">device_set_wakeup_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">wol</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_nway_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">netdev</span><span class="p">))</span>
		<span class="n">ixgbe_reinit_locked</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_set_phys_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
			     <span class="k">enum</span> <span class="n">ethtool_phys_id_state</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ETHTOOL_ID_ACTIVE</span>:
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">led_reg</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_LEDCTL</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">ETHTOOL_ID_ON</span>:
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">led_on</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_LED_ON</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">ETHTOOL_ID_OFF</span>:
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">led_off</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_LED_ON</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">ETHTOOL_ID_INACTIVE</span>:
		<span class="cm">/* Restore LED settings */</span>
		<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_LEDCTL</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">led_reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_coalesce</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                              <span class="k">struct</span> <span class="n">ethtool_coalesce</span> <span class="o">*</span><span class="n">ec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="cm">/* only valid if in constant ITR mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_itr_setting</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">ec</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_itr_setting</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ec</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_itr_setting</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>

	<span class="cm">/* if in mixed tx/rx queues per vector mode, report only rx settings */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">q_vector</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">count</span> <span class="o">&amp;&amp;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">q_vector</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">.</span><span class="n">count</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* only valid if in constant ITR mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_itr_setting</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">ec</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_itr_setting</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ec</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_itr_setting</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * this function must be called before setting the new value of</span>
<span class="cm"> * rx_itr_setting</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">ixgbe_update_rsc</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">netdev</span><span class="p">;</span>

	<span class="cm">/* nothing to do if LRO or RSC are not enabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG2_RSC_CAPABLE</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">netdev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">&amp;</span> <span class="n">NETIF_F_LRO</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* check the feature flag value and enable RSC if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_itr_setting</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">||</span>
	    <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_itr_setting</span> <span class="o">&gt;</span> <span class="n">IXGBE_MIN_RSC_ITR</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG2_RSC_ENABLED</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span> <span class="o">|=</span> <span class="n">IXGBE_FLAG2_RSC_ENABLED</span><span class="p">;</span>
			<span class="n">e_info</span><span class="p">(</span><span class="n">probe</span><span class="p">,</span> <span class="s">&quot;rx-usecs value high enough &quot;</span>
				      <span class="s">&quot;to re-enable RSC</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="cm">/* if interrupt rate is too high then disable RSC */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG2_RSC_ENABLED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IXGBE_FLAG2_RSC_ENABLED</span><span class="p">;</span>
		<span class="n">e_info</span><span class="p">(</span><span class="n">probe</span><span class="p">,</span> <span class="s">&quot;rx-usecs set too low, disabling RSC</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_set_coalesce</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
                              <span class="k">struct</span> <span class="n">ethtool_coalesce</span> <span class="o">*</span><span class="n">ec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_q_vector</span> <span class="o">*</span><span class="n">q_vector</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_vectors</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tx_itr_param</span><span class="p">,</span> <span class="n">rx_itr_param</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">need_reset</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* don&#39;t accept tx specific changes if we&#39;ve got mixed RxTx vectors */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">q_vector</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">count</span> <span class="o">&amp;&amp;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">q_vector</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">.</span><span class="n">count</span>
	    <span class="o">&amp;&amp;</span> <span class="n">ec</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">ec</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">IXGBE_MAX_EITR</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ec</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">IXGBE_MAX_EITR</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ec</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_itr_setting</span> <span class="o">=</span> <span class="n">ec</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_itr_setting</span> <span class="o">=</span> <span class="n">ec</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_itr_setting</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">rx_itr_param</span> <span class="o">=</span> <span class="n">IXGBE_20K_ITR</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rx_itr_param</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_itr_setting</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ec</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_itr_setting</span> <span class="o">=</span> <span class="n">ec</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_itr_setting</span> <span class="o">=</span> <span class="n">ec</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_itr_setting</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">tx_itr_param</span> <span class="o">=</span> <span class="n">IXGBE_10K_ITR</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">tx_itr_param</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tx_itr_setting</span><span class="p">;</span>

	<span class="cm">/* check the old value and enable RSC if necessary */</span>
	<span class="n">need_reset</span> <span class="o">=</span> <span class="n">ixgbe_update_rsc</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG_MSIX_ENABLED</span><span class="p">)</span>
		<span class="n">num_vectors</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_msix_vectors</span> <span class="o">-</span> <span class="n">NON_Q_VECTORS</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">num_vectors</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_vectors</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">q_vector</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">q_vector</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">q_vector</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">count</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">q_vector</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">.</span><span class="n">count</span><span class="p">)</span>
			<span class="cm">/* tx only */</span>
			<span class="n">q_vector</span><span class="o">-&gt;</span><span class="n">itr</span> <span class="o">=</span> <span class="n">tx_itr_param</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="cm">/* rx only or mixed */</span>
			<span class="n">q_vector</span><span class="o">-&gt;</span><span class="n">itr</span> <span class="o">=</span> <span class="n">rx_itr_param</span><span class="p">;</span>
		<span class="n">ixgbe_write_eitr</span><span class="p">(</span><span class="n">q_vector</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * do reset here at the end to make sure EITR==0 case is handled</span>
<span class="cm">	 * correctly w.r.t stopping tx, and changing TXDCTL.WTHRESH settings</span>
<span class="cm">	 * also locks in RSC enable/disable which requires reset</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">need_reset</span><span class="p">)</span>
		<span class="n">ixgbe_do_reset</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_ethtool_fdir_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">ethtool_rxnfc</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">ixgbe_atr_input</span> <span class="o">*</span><span class="n">mask</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_mask</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ethtool_rx_flow_spec</span> <span class="o">*</span><span class="n">fsp</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">ethtool_rx_flow_spec</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">fs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hlist_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="o">*</span><span class="n">node2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_fdir_filter</span> <span class="o">*</span><span class="n">rule</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* report total rule count */</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1024</span> <span class="o">&lt;&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_pballoc</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">hlist_for_each_entry_safe</span><span class="p">(</span><span class="n">rule</span><span class="p">,</span> <span class="n">node</span><span class="p">,</span> <span class="n">node2</span><span class="p">,</span>
				  <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_filter_list</span><span class="p">,</span> <span class="n">fdir_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">location</span> <span class="o">&lt;=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">sw_idx</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rule</span> <span class="o">||</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">location</span> <span class="o">!=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">sw_idx</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* fill out the flow spec entry */</span>

	<span class="cm">/* set flow type field */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">flow_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IXGBE_ATR_FLOW_TYPE_TCPV4</span>:
		<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">TCP_V4_FLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IXGBE_ATR_FLOW_TYPE_UDPV4</span>:
		<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">UDP_V4_FLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IXGBE_ATR_FLOW_TYPE_SCTPV4</span>:
		<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">SCTP_V4_FLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IXGBE_ATR_FLOW_TYPE_IPV4</span>:
		<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">IP_USER_FLOW</span><span class="p">;</span>
		<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">usr_ip4_spec</span><span class="p">.</span><span class="n">ip_ver</span> <span class="o">=</span> <span class="n">ETH_RX_NFC_IP4</span><span class="p">;</span>
		<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">usr_ip4_spec</span><span class="p">.</span><span class="n">proto</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">usr_ip4_spec</span><span class="p">.</span><span class="n">proto</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">psrc</span> <span class="o">=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">src_port</span><span class="p">;</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">psrc</span> <span class="o">=</span> <span class="n">mask</span><span class="o">-&gt;</span><span class="n">formatted</span><span class="p">.</span><span class="n">src_port</span><span class="p">;</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">pdst</span> <span class="o">=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">dst_port</span><span class="p">;</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">pdst</span> <span class="o">=</span> <span class="n">mask</span><span class="o">-&gt;</span><span class="n">formatted</span><span class="p">.</span><span class="n">dst_port</span><span class="p">;</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">ip4src</span> <span class="o">=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">src_ip</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">ip4src</span> <span class="o">=</span> <span class="n">mask</span><span class="o">-&gt;</span><span class="n">formatted</span><span class="p">.</span><span class="n">src_ip</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">ip4dst</span> <span class="o">=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">dst_ip</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">ip4dst</span> <span class="o">=</span> <span class="n">mask</span><span class="o">-&gt;</span><span class="n">formatted</span><span class="p">.</span><span class="n">dst_ip</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_ext</span><span class="p">.</span><span class="n">vlan_tci</span> <span class="o">=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">vlan_id</span><span class="p">;</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_ext</span><span class="p">.</span><span class="n">vlan_tci</span> <span class="o">=</span> <span class="n">mask</span><span class="o">-&gt;</span><span class="n">formatted</span><span class="p">.</span><span class="n">vlan_id</span><span class="p">;</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_ext</span><span class="p">.</span><span class="n">vlan_etype</span> <span class="o">=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">flex_bytes</span><span class="p">;</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_ext</span><span class="p">.</span><span class="n">vlan_etype</span> <span class="o">=</span> <span class="n">mask</span><span class="o">-&gt;</span><span class="n">formatted</span><span class="p">.</span><span class="n">flex_bytes</span><span class="p">;</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_ext</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">htonl</span><span class="p">(</span><span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">vm_pool</span><span class="p">);</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_ext</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">htonl</span><span class="p">(</span><span class="n">mask</span><span class="o">-&gt;</span><span class="n">formatted</span><span class="p">.</span><span class="n">vm_pool</span><span class="p">);</span>
	<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">flow_type</span> <span class="o">|=</span> <span class="n">FLOW_EXT</span><span class="p">;</span>

	<span class="cm">/* record action */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rule</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">==</span> <span class="n">IXGBE_FDIR_DROP_QUEUE</span><span class="p">)</span>
		<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">ring_cookie</span> <span class="o">=</span> <span class="n">RX_CLS_FLOW_DISC</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">ring_cookie</span> <span class="o">=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">action</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_ethtool_fdir_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">ethtool_rxnfc</span> <span class="o">*</span><span class="n">cmd</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="o">*</span><span class="n">rule_locs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hlist_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="o">*</span><span class="n">node2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_fdir_filter</span> <span class="o">*</span><span class="n">rule</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* report total rule count */</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1024</span> <span class="o">&lt;&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_pballoc</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">hlist_for_each_entry_safe</span><span class="p">(</span><span class="n">rule</span><span class="p">,</span> <span class="n">node</span><span class="p">,</span> <span class="n">node2</span><span class="p">,</span>
				  <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_filter_list</span><span class="p">,</span> <span class="n">fdir_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">==</span> <span class="n">cmd</span><span class="o">-&gt;</span><span class="n">rule_cnt</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EMSGSIZE</span><span class="p">;</span>
		<span class="n">rule_locs</span><span class="p">[</span><span class="n">cnt</span><span class="p">]</span> <span class="o">=</span> <span class="n">rule</span><span class="o">-&gt;</span><span class="n">sw_idx</span><span class="p">;</span>
		<span class="n">cnt</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">rule_cnt</span> <span class="o">=</span> <span class="n">cnt</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_rss_hash_opts</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">ethtool_rxnfc</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* if RSS is disabled then report no hashing */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG_RSS_ENABLED</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Report default options for RSS on ixgbe */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">flow_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TCP_V4_FLOW</span>:
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">|=</span> <span class="n">RXH_L4_B_0_1</span> <span class="o">|</span> <span class="n">RXH_L4_B_2_3</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">UDP_V4_FLOW</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG2_RSS_FIELD_IPV4_UDP</span><span class="p">)</span>
			<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">|=</span> <span class="n">RXH_L4_B_0_1</span> <span class="o">|</span> <span class="n">RXH_L4_B_2_3</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SCTP_V4_FLOW</span>:
	<span class="k">case</span> <span class="n">AH_ESP_V4_FLOW</span>:
	<span class="k">case</span> <span class="n">AH_V4_FLOW</span>:
	<span class="k">case</span> <span class="n">ESP_V4_FLOW</span>:
	<span class="k">case</span> <span class="n">IPV4_FLOW</span>:
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">|=</span> <span class="n">RXH_IP_SRC</span> <span class="o">|</span> <span class="n">RXH_IP_DST</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TCP_V6_FLOW</span>:
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">|=</span> <span class="n">RXH_L4_B_0_1</span> <span class="o">|</span> <span class="n">RXH_L4_B_2_3</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">UDP_V6_FLOW</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG2_RSS_FIELD_IPV6_UDP</span><span class="p">)</span>
			<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">|=</span> <span class="n">RXH_L4_B_0_1</span> <span class="o">|</span> <span class="n">RXH_L4_B_2_3</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SCTP_V6_FLOW</span>:
	<span class="k">case</span> <span class="n">AH_ESP_V6_FLOW</span>:
	<span class="k">case</span> <span class="n">AH_V6_FLOW</span>:
	<span class="k">case</span> <span class="n">ESP_V6_FLOW</span>:
	<span class="k">case</span> <span class="n">IPV6_FLOW</span>:
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">|=</span> <span class="n">RXH_IP_SRC</span> <span class="o">|</span> <span class="n">RXH_IP_DST</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_rxnfc</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ethtool_rxnfc</span> <span class="o">*</span><span class="n">cmd</span><span class="p">,</span>
			   <span class="n">u32</span> <span class="o">*</span><span class="n">rule_locs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ETHTOOL_GRXRINGS</span>:
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_rx_queues</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHTOOL_GRXCLSRLCNT</span>:
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">rule_cnt</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_filter_count</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHTOOL_GRXCLSRULE</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ixgbe_get_ethtool_fdir_entry</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHTOOL_GRXCLSRLALL</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ixgbe_get_ethtool_fdir_all</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">rule_locs</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHTOOL_GRXFH</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ixgbe_get_rss_hash_opts</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_update_ethtool_fdir_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
					   <span class="k">struct</span> <span class="n">ixgbe_fdir_filter</span> <span class="o">*</span><span class="n">input</span><span class="p">,</span>
					   <span class="n">u16</span> <span class="n">sw_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hlist_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="o">*</span><span class="n">node2</span><span class="p">,</span> <span class="o">*</span><span class="n">parent</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_fdir_filter</span> <span class="o">*</span><span class="n">rule</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">rule</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">hlist_for_each_entry_safe</span><span class="p">(</span><span class="n">rule</span><span class="p">,</span> <span class="n">node</span><span class="p">,</span> <span class="n">node2</span><span class="p">,</span>
				  <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_filter_list</span><span class="p">,</span> <span class="n">fdir_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* hash found, or no matching entry */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rule</span><span class="o">-&gt;</span><span class="n">sw_idx</span> <span class="o">&gt;=</span> <span class="n">sw_idx</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">parent</span> <span class="o">=</span> <span class="n">node</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* if there is an old rule occupying our place remove it */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rule</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rule</span><span class="o">-&gt;</span><span class="n">sw_idx</span> <span class="o">==</span> <span class="n">sw_idx</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">input</span> <span class="o">||</span> <span class="p">(</span><span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">bkt_hash</span> <span class="o">!=</span>
			       <span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">bkt_hash</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">err</span> <span class="o">=</span> <span class="n">ixgbe_fdir_erase_perfect_filter_82599</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
								<span class="o">&amp;</span><span class="n">rule</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">,</span>
								<span class="n">sw_idx</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">hlist_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rule</span><span class="o">-&gt;</span><span class="n">fdir_node</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">rule</span><span class="p">);</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_filter_count</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * If no input this was a delete, err should be 0 if a rule was</span>
<span class="cm">	 * successfully found and removed from the list else -EINVAL</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">input</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* initialize node and set software index */</span>
	<span class="n">INIT_HLIST_NODE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">input</span><span class="o">-&gt;</span><span class="n">fdir_node</span><span class="p">);</span>

	<span class="cm">/* add filter to the list */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span><span class="p">)</span>
		<span class="n">hlist_add_after</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">input</span><span class="o">-&gt;</span><span class="n">fdir_node</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">hlist_add_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">input</span><span class="o">-&gt;</span><span class="n">fdir_node</span><span class="p">,</span>
			       <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_filter_list</span><span class="p">);</span>

	<span class="cm">/* update counts */</span>
	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_filter_count</span><span class="o">++</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_flowspec_to_flow_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">ethtool_rx_flow_spec</span> <span class="o">*</span><span class="n">fsp</span><span class="p">,</span>
				       <span class="n">u8</span> <span class="o">*</span><span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">FLOW_EXT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TCP_V4_FLOW</span>:
		<span class="o">*</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">IXGBE_ATR_FLOW_TYPE_TCPV4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">UDP_V4_FLOW</span>:
		<span class="o">*</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">IXGBE_ATR_FLOW_TYPE_UDPV4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SCTP_V4_FLOW</span>:
		<span class="o">*</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">IXGBE_ATR_FLOW_TYPE_SCTPV4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IP_USER_FLOW</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">usr_ip4_spec</span><span class="p">.</span><span class="n">proto</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">IPPROTO_TCP</span>:
			<span class="o">*</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">IXGBE_ATR_FLOW_TYPE_TCPV4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">IPPROTO_UDP</span>:
			<span class="o">*</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">IXGBE_ATR_FLOW_TYPE_UDPV4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">IPPROTO_SCTP</span>:
			<span class="o">*</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">IXGBE_ATR_FLOW_TYPE_SCTPV4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">usr_ip4_spec</span><span class="p">.</span><span class="n">proto</span><span class="p">)</span> <span class="p">{</span>
				<span class="o">*</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">IXGBE_ATR_FLOW_TYPE_IPV4</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_add_ethtool_fdir_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">ethtool_rxnfc</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ethtool_rx_flow_spec</span> <span class="o">*</span><span class="n">fsp</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">ethtool_rx_flow_spec</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">fs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_fdir_filter</span> <span class="o">*</span><span class="n">input</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">ixgbe_atr_input</span> <span class="n">mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG_FDIR_PERFECT_CAPABLE</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Don&#39;t allow programming if the action is a queue greater than</span>
<span class="cm">	 * the number of online Rx queues.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">ring_cookie</span> <span class="o">!=</span> <span class="n">RX_CLS_FLOW_DISC</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">ring_cookie</span> <span class="o">&gt;=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_rx_queues</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Don&#39;t allow indexes to exist outside of available space */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">location</span> <span class="o">&gt;=</span> <span class="p">((</span><span class="mi">1024</span> <span class="o">&lt;&lt;</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_pballoc</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">e_err</span><span class="p">(</span><span class="n">drv</span><span class="p">,</span> <span class="s">&quot;Location out of range</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">input</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">input</span><span class="p">),</span> <span class="n">GFP_ATOMIC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">input</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mask</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">ixgbe_atr_input</span><span class="p">));</span>

	<span class="cm">/* set SW index */</span>
	<span class="n">input</span><span class="o">-&gt;</span><span class="n">sw_idx</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">location</span><span class="p">;</span>

	<span class="cm">/* record flow type */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ixgbe_flowspec_to_flow_type</span><span class="p">(</span><span class="n">fsp</span><span class="p">,</span>
					 <span class="o">&amp;</span><span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">flow_type</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">e_err</span><span class="p">(</span><span class="n">drv</span><span class="p">,</span> <span class="s">&quot;Unrecognized flow type</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mask</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">flow_type</span> <span class="o">=</span> <span class="n">IXGBE_ATR_L4TYPE_IPV6_MASK</span> <span class="o">|</span>
				   <span class="n">IXGBE_ATR_L4TYPE_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">flow_type</span> <span class="o">==</span> <span class="n">IXGBE_ATR_FLOW_TYPE_IPV4</span><span class="p">)</span>
		<span class="n">mask</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">flow_type</span> <span class="o">&amp;=</span> <span class="n">IXGBE_ATR_L4TYPE_IPV6_MASK</span><span class="p">;</span>

	<span class="cm">/* Copy input into formatted structures */</span>
	<span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">src_ip</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">ip4src</span><span class="p">;</span>
	<span class="n">mask</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">src_ip</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">ip4src</span><span class="p">;</span>
	<span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">dst_ip</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">ip4dst</span><span class="p">;</span>
	<span class="n">mask</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">dst_ip</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">ip4dst</span><span class="p">;</span>
	<span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">src_port</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">psrc</span><span class="p">;</span>
	<span class="n">mask</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">src_port</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">psrc</span><span class="p">;</span>
	<span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">dst_port</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">pdst</span><span class="p">;</span>
	<span class="n">mask</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">dst_port</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_u</span><span class="p">.</span><span class="n">tcp_ip4_spec</span><span class="p">.</span><span class="n">pdst</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">FLOW_EXT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">vm_pool</span> <span class="o">=</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span><span class="n">ntohl</span><span class="p">(</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_ext</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">mask</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">vm_pool</span> <span class="o">=</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span><span class="n">ntohl</span><span class="p">(</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_ext</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">vlan_id</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_ext</span><span class="p">.</span><span class="n">vlan_tci</span><span class="p">;</span>
		<span class="n">mask</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">vlan_id</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_ext</span><span class="p">.</span><span class="n">vlan_tci</span><span class="p">;</span>
		<span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">flex_bytes</span> <span class="o">=</span>
						<span class="n">fsp</span><span class="o">-&gt;</span><span class="n">h_ext</span><span class="p">.</span><span class="n">vlan_etype</span><span class="p">;</span>
		<span class="n">mask</span><span class="p">.</span><span class="n">formatted</span><span class="p">.</span><span class="n">flex_bytes</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">m_ext</span><span class="p">.</span><span class="n">vlan_etype</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* determine if we need to drop or route the packet */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fsp</span><span class="o">-&gt;</span><span class="n">ring_cookie</span> <span class="o">==</span> <span class="n">RX_CLS_FLOW_DISC</span><span class="p">)</span>
		<span class="n">input</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">=</span> <span class="n">IXGBE_FDIR_DROP_QUEUE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">input</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">=</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">ring_cookie</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_perfect_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hlist_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_filter_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* save mask and program input mask into HW */</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">mask</span><span class="p">));</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">ixgbe_fdir_set_input_mask_82599</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">e_err</span><span class="p">(</span><span class="n">drv</span><span class="p">,</span> <span class="s">&quot;Error writing mask</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err_out_w_lock</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">memcmp</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">mask</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">e_err</span><span class="p">(</span><span class="n">drv</span><span class="p">,</span> <span class="s">&quot;Only one mask supported per port</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_out_w_lock</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* apply mask and compute/store hash */</span>
	<span class="n">ixgbe_atr_compute_perfect_hash_82599</span><span class="p">(</span><span class="o">&amp;</span><span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>

	<span class="cm">/* program filters to filter memory */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">ixgbe_fdir_write_perfect_filter_82599</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">input</span><span class="o">-&gt;</span><span class="n">filter</span><span class="p">,</span> <span class="n">input</span><span class="o">-&gt;</span><span class="n">sw_idx</span><span class="p">,</span>
				<span class="p">(</span><span class="n">input</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">==</span> <span class="n">IXGBE_FDIR_DROP_QUEUE</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">IXGBE_FDIR_DROP_QUEUE</span> <span class="o">:</span>
				<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">input</span><span class="o">-&gt;</span><span class="n">action</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">reg_idx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_out_w_lock</span><span class="p">;</span>

	<span class="n">ixgbe_update_ethtool_fdir_entry</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">input</span><span class="p">,</span> <span class="n">input</span><span class="o">-&gt;</span><span class="n">sw_idx</span><span class="p">);</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_perfect_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="nl">err_out_w_lock:</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_perfect_lock</span><span class="p">);</span>
<span class="nl">err_out:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">input</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_del_ethtool_fdir_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">ethtool_rxnfc</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ethtool_rx_flow_spec</span> <span class="o">*</span><span class="n">fsp</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">ethtool_rx_flow_spec</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">fs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_perfect_lock</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">ixgbe_update_ethtool_fdir_entry</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">fsp</span><span class="o">-&gt;</span><span class="n">location</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">fdir_perfect_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define UDP_RSS_FLAGS (IXGBE_FLAG2_RSS_FIELD_IPV4_UDP | \</span>
<span class="cp">		       IXGBE_FLAG2_RSS_FIELD_IPV6_UDP)</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_set_rss_hash_opt</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">ethtool_rxnfc</span> <span class="o">*</span><span class="n">nfc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">flags2</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * RSS does not support anything other than hashing</span>
<span class="cm">	 * to queues on src and dst IPs and ports</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">RXH_IP_SRC</span> <span class="o">|</span> <span class="n">RXH_IP_DST</span> <span class="o">|</span>
			  <span class="n">RXH_L4_B_0_1</span> <span class="o">|</span> <span class="n">RXH_L4_B_2_3</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">flow_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TCP_V4_FLOW</span>:
	<span class="k">case</span> <span class="n">TCP_V6_FLOW</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_IP_SRC</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_IP_DST</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_L4_B_0_1</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_L4_B_2_3</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">UDP_V4_FLOW</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_IP_SRC</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_IP_DST</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RXH_L4_B_0_1</span> <span class="o">|</span> <span class="n">RXH_L4_B_2_3</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">flags2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IXGBE_FLAG2_RSS_FIELD_IPV4_UDP</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">RXH_L4_B_0_1</span> <span class="o">|</span> <span class="n">RXH_L4_B_2_3</span><span class="p">)</span>:
			<span class="n">flags2</span> <span class="o">|=</span> <span class="n">IXGBE_FLAG2_RSS_FIELD_IPV4_UDP</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">UDP_V6_FLOW</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_IP_SRC</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_IP_DST</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RXH_L4_B_0_1</span> <span class="o">|</span> <span class="n">RXH_L4_B_2_3</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">flags2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IXGBE_FLAG2_RSS_FIELD_IPV6_UDP</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">RXH_L4_B_0_1</span> <span class="o">|</span> <span class="n">RXH_L4_B_2_3</span><span class="p">)</span>:
			<span class="n">flags2</span> <span class="o">|=</span> <span class="n">IXGBE_FLAG2_RSS_FIELD_IPV6_UDP</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AH_ESP_V4_FLOW</span>:
	<span class="k">case</span> <span class="n">AH_V4_FLOW</span>:
	<span class="k">case</span> <span class="n">ESP_V4_FLOW</span>:
	<span class="k">case</span> <span class="n">SCTP_V4_FLOW</span>:
	<span class="k">case</span> <span class="n">AH_ESP_V6_FLOW</span>:
	<span class="k">case</span> <span class="n">AH_V6_FLOW</span>:
	<span class="k">case</span> <span class="n">ESP_V6_FLOW</span>:
	<span class="k">case</span> <span class="n">SCTP_V6_FLOW</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_IP_SRC</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_IP_DST</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_L4_B_0_1</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">nfc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXH_L4_B_2_3</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* if we changed something we need to update flags */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags2</span> <span class="o">!=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">mrqc</span> <span class="o">=</span> <span class="n">IXGBE_READ_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MRQC</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">flags2</span> <span class="o">&amp;</span> <span class="n">UDP_RSS_FLAGS</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span> <span class="o">&amp;</span> <span class="n">UDP_RSS_FLAGS</span><span class="p">))</span>
			<span class="n">e_warn</span><span class="p">(</span><span class="n">drv</span><span class="p">,</span> <span class="s">&quot;enabling UDP RSS: fragmented packets&quot;</span>
			       <span class="s">&quot; may arrive out of order to the stack above</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">flags2</span> <span class="o">=</span> <span class="n">flags2</span><span class="p">;</span>

		<span class="cm">/* Perform hash on these packet types */</span>
		<span class="n">mrqc</span> <span class="o">|=</span> <span class="n">IXGBE_MRQC_RSS_FIELD_IPV4</span>
		      <span class="o">|</span> <span class="n">IXGBE_MRQC_RSS_FIELD_IPV4_TCP</span>
		      <span class="o">|</span> <span class="n">IXGBE_MRQC_RSS_FIELD_IPV6</span>
		      <span class="o">|</span> <span class="n">IXGBE_MRQC_RSS_FIELD_IPV6_TCP</span><span class="p">;</span>

		<span class="n">mrqc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">IXGBE_MRQC_RSS_FIELD_IPV4_UDP</span> <span class="o">|</span>
			  <span class="n">IXGBE_MRQC_RSS_FIELD_IPV6_UDP</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">flags2</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG2_RSS_FIELD_IPV4_UDP</span><span class="p">)</span>
			<span class="n">mrqc</span> <span class="o">|=</span> <span class="n">IXGBE_MRQC_RSS_FIELD_IPV4_UDP</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">flags2</span> <span class="o">&amp;</span> <span class="n">IXGBE_FLAG2_RSS_FIELD_IPV6_UDP</span><span class="p">)</span>
			<span class="n">mrqc</span> <span class="o">|=</span> <span class="n">IXGBE_MRQC_RSS_FIELD_IPV6_UDP</span><span class="p">;</span>

		<span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">IXGBE_MRQC</span><span class="p">,</span> <span class="n">mrqc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_set_rxnfc</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ethtool_rxnfc</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ETHTOOL_SRXCLSRLINS</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ixgbe_add_ethtool_fdir_entry</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHTOOL_SRXCLSRLDEL</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ixgbe_del_ethtool_fdir_entry</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHTOOL_SRXFH</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ixgbe_set_rss_hash_opt</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ixgbe_get_ts_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">ethtool_ts_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_IXGBE_PTP</span>
	<span class="k">case</span> <span class="n">ixgbe_mac_X540</span>:
	<span class="k">case</span> <span class="n">ixgbe_mac_82599EB</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">so_timestamping</span> <span class="o">=</span>
			<span class="n">SOF_TIMESTAMPING_TX_HARDWARE</span> <span class="o">|</span>
			<span class="n">SOF_TIMESTAMPING_RX_HARDWARE</span> <span class="o">|</span>
			<span class="n">SOF_TIMESTAMPING_RAW_HARDWARE</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">ptp_clock</span><span class="p">)</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">phc_index</span> <span class="o">=</span> <span class="n">ptp_clock_index</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">ptp_clock</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">phc_index</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

		<span class="n">info</span><span class="o">-&gt;</span><span class="n">tx_types</span> <span class="o">=</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">HWTSTAMP_TX_OFF</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">HWTSTAMP_TX_ON</span><span class="p">);</span>

		<span class="n">info</span><span class="o">-&gt;</span><span class="n">rx_filters</span> <span class="o">=</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">HWTSTAMP_FILTER_NONE</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">HWTSTAMP_FILTER_PTP_V1_L4_SYNC</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">HWTSTAMP_FILTER_PTP_V2_SYNC</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">HWTSTAMP_FILTER_PTP_V2_DELAY_REQ</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">HWTSTAMP_FILTER_PTP_V2_EVENT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">HWTSTAMP_FILTER_SOME</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_IXGBE_PTP */</span><span class="cp"></span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="n">ethtool_op_get_ts_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ethtool_ops</span> <span class="n">ixgbe_ethtool_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_settings</span>           <span class="o">=</span> <span class="n">ixgbe_get_settings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_settings</span>           <span class="o">=</span> <span class="n">ixgbe_set_settings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_drvinfo</span>            <span class="o">=</span> <span class="n">ixgbe_get_drvinfo</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_regs_len</span>           <span class="o">=</span> <span class="n">ixgbe_get_regs_len</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_regs</span>               <span class="o">=</span> <span class="n">ixgbe_get_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_wol</span>                <span class="o">=</span> <span class="n">ixgbe_get_wol</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_wol</span>                <span class="o">=</span> <span class="n">ixgbe_set_wol</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nway_reset</span>             <span class="o">=</span> <span class="n">ixgbe_nway_reset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_link</span>               <span class="o">=</span> <span class="n">ethtool_op_get_link</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_eeprom_len</span>         <span class="o">=</span> <span class="n">ixgbe_get_eeprom_len</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_eeprom</span>             <span class="o">=</span> <span class="n">ixgbe_get_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_eeprom</span>             <span class="o">=</span> <span class="n">ixgbe_set_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_ringparam</span>          <span class="o">=</span> <span class="n">ixgbe_get_ringparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_ringparam</span>          <span class="o">=</span> <span class="n">ixgbe_set_ringparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_pauseparam</span>         <span class="o">=</span> <span class="n">ixgbe_get_pauseparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pauseparam</span>         <span class="o">=</span> <span class="n">ixgbe_set_pauseparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_msglevel</span>           <span class="o">=</span> <span class="n">ixgbe_get_msglevel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_msglevel</span>           <span class="o">=</span> <span class="n">ixgbe_set_msglevel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">self_test</span>              <span class="o">=</span> <span class="n">ixgbe_diag_test</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_strings</span>            <span class="o">=</span> <span class="n">ixgbe_get_strings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_phys_id</span>            <span class="o">=</span> <span class="n">ixgbe_set_phys_id</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_sset_count</span>         <span class="o">=</span> <span class="n">ixgbe_get_sset_count</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_ethtool_stats</span>      <span class="o">=</span> <span class="n">ixgbe_get_ethtool_stats</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_coalesce</span>           <span class="o">=</span> <span class="n">ixgbe_get_coalesce</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_coalesce</span>           <span class="o">=</span> <span class="n">ixgbe_set_coalesce</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rxnfc</span>		<span class="o">=</span> <span class="n">ixgbe_get_rxnfc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rxnfc</span>		<span class="o">=</span> <span class="n">ixgbe_set_rxnfc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_ts_info</span>		<span class="o">=</span> <span class="n">ixgbe_get_ts_info</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">ixgbe_set_ethtool_ops</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">SET_ETHTOOL_OPS</span><span class="p">(</span><span class="n">netdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ixgbe_ethtool_ops</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
