
<html><head><title>Example: Design Entity</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jommy" />
<meta name="CreateDate" content="2019-09-18" />
<meta name="CreateTime" content="1568824580" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="This book contains overview information about VHDL-AMS for AMS Designer." />
<meta name="DocTitle" content="Cadence VHDL-AMS Overview" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Example: Design Entity" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.1" />
<meta name="Keyword" content="vhdlamsov" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-18" />
<meta name="ModifiedTime" content="1568824580" />
<meta name="NextFile" content="chap4.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="chap2.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence VHDL-AMS Overview -- Example: Design Entity" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="vhdlamsov1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlamsovTOC.html">Contents</a></li><li><a class="prev" href="chap2.html" title="VHDL-AMS Modeling Styles">VHDL-AMS Modeling Styles</a></li><li style="float: right;"><a class="viewPrint" href="vhdlamsov.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap4.html" title="VHDL-AMS Language Elements">VHDL-AMS Language Elements</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence VHDL-AMS Overview<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">

<h1>3
<a id="pgfId-1032955"></a></h1>
<h1>
<a id="pgfId-1033821"></a><hr />
Example: Design Entity<hr />
</h1>

<p>
<a id="pgfId-1034484"></a>A design entity represents a portion of a hardware design that performs a well-defined function and has well-defined inputs and outputs. A design entity can represent an entire system, a subsystem, a board, a chip, a macro-cell, a logic gate, or any level of abstraction in between. A design entity is defined by an entity declaration together with a corresponding architecture body.</p>
<p>
<a id="pgfId-1034485"></a>Design entities can be described by using a hierarchy of blocks where each block represents a portion of the whole design. The design entity itself is the top-level block, known as an external block, that resides in a library and can be used as a component of other designs. Internal blocks are nested in the hierarchy and defined by block statements.</p>
<p>
<a id="pgfId-1033981"></a>A design entity can also be described in terms of interconnected components. Each component can be bound to a lower-level design entity to define the structure or behavior of that component. Successive decomposition of a design entity into components, and binding those components to other design entities that can be decomposed in the same manner, results in a hierarchy of design entities representing a complete design. A collection of design entities is a design hierarchy. The bindings necessary to identify a design hierarchy are specified in a configuration of the top-level entity in the hierarchy. A configuration is defined by a configuration declaration. A configuration is used to describe how design entities are put together to form a complete design.</p>

<h2>
<a id="pgfId-1034664"></a>Illustrated Example of an Inverter Model</h2>

<p>
<a id="pgfId-1036749"></a>This example is a mixed-signal model of an inverter. The input is a bit signal that is converted to a 5V or 0V. This value is then given to the input of the cmos inverter and the output of the cmos inverter is then given to an analog to digital converter. The final output is a bit signal that is the inverse of the input bit signal.</p>

<p>
<a id="pgfId-1036690"></a></p>
<div class="webflare-div-image">
<img width="668" height="228" src="images/chap3-2.gif" /></div>

<p>
<a id="pgfId-1035994"></a>This inverter can be modeled with the following entity and architecture.</p>

<pre class="webflare-courier-new">
<a id="pgfId-1036878"></a>entity inverter is
&#160;&#160;&#160;&#160;port(inv_inp : in  bit;
&#160;&#160;&#160;&#160;  inv_op  : out bit);<br />end entity inverter;</pre>
<pre class="webflare-courier-new">
<a id="pgfId-1036879"></a>architecture inv_behav of inverter is
&#160;&#160;&#160;&#160;terminal tin, tout, tdd : electrical;
&#160;&#160;&#160;&#160;quantity vdd across idd through tdd;
&#160;&#160;&#160;&#160;quantity vin across iin through tin;
&#160;&#160;&#160;&#160;quantity vout across tout;
&#160;&#160;&#160;&#160;quantity vres across ires through tout;
&#160;&#160;&#160;&#160;signal vsig : real := 0.0;
&#160;&#160;&#160;&#160;constant power : real := 5.0;
&#160;&#160;&#160;&#160;constant r : real := 1.0;
&#160;&#160;&#160;&#160;component nmos is
&#160;&#160;&#160;&#160; port (terminal g, s, d : electrical);<br /> end component;<br /> for all : nmos use entity work.nmos(nmos_behav);<br /> component pmos is<br />  port (terminal g, s, d : electrical);<br /> end component;<br /> for all : pmos use entity work.pmos(pmos_behav);<br />begin
&#160;&#160;&#160;&#160;vres == r * ires;
&#160;&#160;&#160;&#160;vdd == power;
&#160;&#160;&#160;&#160;vin == vsig&#8217;slew(1.0,-2.0);
&#160;&#160;&#160;&#160;break on vsig;
&#160;&#160;&#160;&#160;nm : nmos port map(tin, ELECTRICAL_REF, tout);
&#160;&#160;&#160;&#160;pm : pmos port map(tin, tdd, tout);
&#160;&#160;&#160;&#160;d2a: process(inv_inp)
&#160;&#160;&#160;&#160;begin
&#160;&#160;&#160;&#160; if (inv_inp = &#39;0&#39;) then<br />   vsig &lt;= 0.0;<br />  else<br />   vsig &lt;= power;<br />  end if;<br /> end process;<br /> a2d : process (vout&#8217;above(power/2.0))<br /> begin<br />  if(vout&#8217;above(power/2.0) = true) then<br /> inv_op &lt;= &#8217;1&#8217;;<br /> else<br />   inv_op &lt;= &#8217;0&#8217;;<br /> end if;<br /> end process;<br />end architecture inv_behav;&#160;&#160;---- of inverter</pre>

<p>
<a id="pgfId-1036873"></a>The interfaces for the nmos and pmos components are declared in the architecture description <code>inv_behav</code>. In this case the architecture is written in the dataflow style because the design uses signal ports with direction. The syntax for declaring and instantiating components are covered in more detail in <a href="chap4.html#92203">Component</a>.</p>
<p>
<a id="pgfId-1036228"></a>The resistor is modeled with a simple simultaneous statement. (For more information, see <a href="chap4.html#98967">&#8220;Simultaneous Statements&#8221;</a>.)</p>

<pre class="webflare-courier-new">
<a id="pgfId-1036181"></a>vres == r * ires;</pre>

<p>
<a id="pgfId-1036182"></a>The <code>d2a</code> and the <code>a2d</code> are modeled as processes. The <code>d2a</code> process assigns the <code>vsig</code> signal a value of 0.0 if the input is 0, otherwise it assigns a value of 5.0 (<code>power</code>). The following simple simultaneous statement specifies that the <code>vin</code> across quantity follows the value of <code>vsig</code> but with a rising slope of 1 and a falling slope of -2.:</p>

<pre class="webflare-courier-new">
<a id="pgfId-1036187"></a>vin == vsig&#39;slew(1.0,-2.0);</pre>

<p>
<a id="pgfId-1036201"></a>The <code>vdd</code> across quantity has a constant value of 5.0 (<code>power</code>):</p>

<pre class="webflare-courier-new">
<a id="pgfId-1036208"></a>vdd == power;</pre>

<p>
<a id="pgfId-1036209"></a>The <code>tin</code> terminal is connected to the gate port and the <code>tout</code> terminal is connected to the drain ports on the <code>nmos</code> and <code>pmos</code> instances. The <code>nmos</code> source port is tied to ground (the reference terminal) and the <code>pmos</code> source port is tied to the <code>tdd</code> terminal:</p>

<pre class="webflare-courier-new">
<a id="pgfId-1036223"></a>nm : nmos port map(tin, ELECTRICAL_REF, tout);<br />pm : pmos port map(tin, tdd, tout);</pre>

<p>
<a id="pgfId-1036221"></a>The <code>a2d</code> process converts the analog value back to digital. If the value of <code>vout</code> is greater than 2.5 (<code>power/2</code>) then <code>inv_op</code> is assigned a value of 1. Otherwise <code>inv_op</code> is assigned a value of 0. The expression <code>vout&#8217;ABOVE(power/2.0)</code> tests whether <code>vout</code> is greater than 2.5.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2.html" id="prev" title="VHDL-AMS Modeling Styles">VHDL-AMS Modeling Styles</a></em></b><b><em><a href="chap4.html" id="nex" title="VHDL-AMS Language Elements">VHDL-AMS Language Elements</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>