// Seed: 2131554120
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wand id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    output uwire id_6,
    output uwire id_7,
    input tri0 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    input tri id_14,
    input wor id_15
    , id_19,
    input wire id_16,
    output tri id_17
);
  assign id_6 = id_11;
  logic id_20;
endmodule
module module_1 #(
    parameter id_1 = 32'd29,
    parameter id_2 = 32'd2
) (
    input uwire id_0,
    input supply1 _id_1,
    output tri _id_2,
    output wor id_3,
    output tri0 id_4,
    output wand id_5
);
  assign id_5 = 1 - 1;
  if (1 & 1) tri0 [1 : -1] id_7[id_1 : id_2], id_8;
  logic id_9;
  ;
  assign id_7 = -1;
  wire  id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_5,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.id_9 = 0;
  assign #1 id_4 = id_11;
  logic id_12;
  logic id_13;
endmodule
