

================================================================
== Vitis HLS Report for 'los_Pipeline_VITIS_LOOP_104_4'
================================================================
* Date:           Mon Aug 12 18:55:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.118 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_4  |        ?|        ?|         7|          5|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    530|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    122|    -|
|Register         |        -|    -|     443|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     443|    652|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_220_p2     |         +|   0|  0|  13|          10|          10|
    |err_33_fu_308_p2        |         +|   0|  0|  39|          32|          32|
    |x0_20_fu_272_p2         |         +|   0|  0|  39|          32|          32|
    |y0_20_fu_296_p2         |         +|   0|  0|  39|          32|           1|
    |err_31_fu_267_p2        |         -|   0|  0|  39|          32|          32|
    |and_ln105_fu_198_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_1_fu_192_p2  |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln105_fu_186_p2    |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln107_fu_245_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln110_fu_262_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln115_fu_291_p2    |      icmp|   0|  0|  39|          32|          32|
    |or_ln107_fu_251_p2      |        or|   0|  0|   2|           1|           1|
    |err_32_fu_276_p3        |    select|   0|  0|  32|           1|          32|
    |err_34_fu_320_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln105_fu_230_p3  |    select|   0|  0|  32|           1|           1|
    |x0_21_fu_284_p3         |    select|   0|  0|  32|           1|          32|
    |y0_21_fu_301_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 530|         306|         317|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x0      |  14|          3|   32|         96|
    |ap_sig_allocacmp_y0      |  14|          3|   32|         96|
    |err_3_fu_58              |   9|          2|   32|         64|
    |sight_1_fu_62            |   9|          2|   32|         64|
    |x0_3_fu_50               |   9|          2|   32|         64|
    |y0_3_fu_54               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 122|         26|  196|        460|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln105_reg_396            |  10|   0|   10|          0|
    |and_ln105_reg_391            |   1|   0|    1|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |err_32_reg_414               |  32|   0|   32|          0|
    |err_33_reg_435               |  32|   0|   32|          0|
    |err_3_fu_58                  |  32|   0|   32|          0|
    |icmp_ln115_reg_425           |   1|   0|    1|          0|
    |obstacles_1_load_reg_406     |   1|   0|    1|          0|
    |select_ln85_cast_reg_364     |  32|   0|   32|          0|
    |sext_ln80_cast_reg_374       |  32|   0|   32|          0|
    |sext_ln86_1_cast_reg_358     |  32|   0|   32|          0|
    |sight_1_fu_62                |  32|   0|   32|          0|
    |x0_21_reg_420                |  32|   0|   32|          0|
    |x0_3_fu_50                   |  32|   0|   32|          0|
    |x0_reg_379                   |  32|   0|   32|          0|
    |y0_21_reg_430                |  32|   0|   32|          0|
    |y0_3_fu_54                   |  32|   0|   32|          0|
    |y0_reg_385                   |  32|   0|   32|          0|
    |zext_ln80_1_cast_reg_369     |   6|   0|   32|         26|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 443|   0|  469|         26|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_104_4|  return value|
|sext_ln102            |   in|    7|     ap_none|                     sext_ln102|        scalar|
|zext_ln80_3           |   in|    4|     ap_none|                    zext_ln80_3|        scalar|
|zext_ln91             |   in|    6|     ap_none|                      zext_ln91|        scalar|
|sext_ln80             |   in|    6|     ap_none|                      sext_ln80|        scalar|
|zext_ln80_1           |   in|    6|     ap_none|                    zext_ln80_1|        scalar|
|select_ln85           |   in|    2|     ap_none|                    select_ln85|        scalar|
|sext_ln86_1           |   in|    7|     ap_none|                    sext_ln86_1|        scalar|
|obstacles_1_address0  |  out|   10|   ap_memory|                    obstacles_1|         array|
|obstacles_1_ce0       |  out|    1|   ap_memory|                    obstacles_1|         array|
|obstacles_1_q0        |   in|    1|   ap_memory|                    obstacles_1|         array|
|sight_1_1_out         |  out|   32|      ap_vld|                  sight_1_1_out|       pointer|
|sight_1_1_out_ap_vld  |  out|    1|      ap_vld|                  sight_1_1_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------+--------------+

