/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_L3INIT_PRM_H
#define CSLR_L3INIT_PRM_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 PM_L3INIT_PWRSTCTRL_REG;
    volatile Uint32 PM_L3INIT_PWRSTST_REG;
    volatile Uint8  RSVD0[8];
    volatile Uint32 RM_PCIESS_RSTCTRL_REG;
    volatile Uint32 RM_PCIESS_RSTST_REG;
    volatile Uint8  RSVD1[16];
    volatile Uint32 PM_L3INIT_MMC1_WKDEP_REG;
    volatile Uint32 RM_L3INIT_MMC1_CONTEXT_REG;
    volatile Uint32 PM_L3INIT_MMC2_WKDEP_REG;
    volatile Uint32 RM_L3INIT_MMC2_CONTEXT_REG;
    volatile Uint8  RSVD2[8];
    volatile Uint32 PM_L3INIT_USB_OTG_SS2_WKDEP_REG;
    volatile Uint32 RM_L3INIT_USB_OTG_SS2_CONTEXT_REG;
    volatile Uint32 PM_L3INIT_USB_OTG_SS3_WKDEP_REG;
    volatile Uint32 RM_L3INIT_USB_OTG_SS3_CONTEXT_REG;
    volatile Uint32 PM_L3INIT_USB_OTG_SS4_WKDEP_REG;
    volatile Uint32 RM_L3INIT_USB_OTG_SS4_CONTEXT_REG;
    volatile Uint8  RSVD3[4];
    volatile Uint32 RM_L3INIT_MLB_SS_CONTEXT_REG;
    volatile Uint8  RSVD4[28];
    volatile Uint32 RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG;
    volatile Uint8  RSVD5[8];
    volatile Uint32 PM_L3INIT_SATA_WKDEP_REG;
    volatile Uint32 RM_L3INIT_SATA_CONTEXT_REG;
    volatile Uint8  RSVD6[32];
    volatile Uint32 PM_PCIE_PCIESS1_WKDEP_REG;
    volatile Uint32 RM_PCIE_PCIESS1_CONTEXT_REG;
    volatile Uint32 PM_PCIE_PCIESS2_WKDEP_REG;
    volatile Uint32 RM_PCIE_PCIESS2_CONTEXT_REG;
    volatile Uint8  RSVD7[20];
    volatile Uint32 RM_GMAC_GMAC_CONTEXT_REG;
    volatile Uint8  RSVD8[12];
    volatile Uint32 RM_L3INIT_OCP2SCP1_CONTEXT_REG;
    volatile Uint8  RSVD9[4];
    volatile Uint32 RM_L3INIT_OCP2SCP3_CONTEXT_REG;
    volatile Uint32 PM_L3INIT_USB_OTG_SS1_WKDEP_REG;
    volatile Uint32 RM_L3INIT_USB_OTG_SS1_CONTEXT_REG;
} CSL_l3init_prmRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* This register controls the L3INIT power state to reach upon a domain sleep
 * transition */
#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG                  (0x0U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL    (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG)


/* This register provides a status on the current L3INIT power domain state.
 * [warm reset insensitive] */
#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG                    (0x4U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST      (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG)


/* This register controls the release of the PCIESS local reset. */
#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG                    (0x10U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTCTRL      (CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG)


/* This register logs the different reset sources of the PCIESS domain. Each
 * bit is set upon release of the domain reset signal. Must be cleared by
 * software. [warm reset insensitive] */
#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG                      (0x14U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTST        (CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG)


/* This register controls wakeup dependency based on MMC1 service requests. */
#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG                 (0x28U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG)


/* This register contains dedicated MMC1 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG               (0x2CU)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC1_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG)


/* This register controls wakeup dependency based on MMC2 service requests. */
#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG                 (0x30U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG)


/* This register contains dedicated MMC2 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG               (0x34U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC2_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG)


/* This register controls wakeup dependency based on USB_OTG_SS2 service
 * requests. */
#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG          (0x40U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG)


/* This register contains dedicated USB_OTG_SS2 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG        (0x44U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS2_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG)


/* This register controls wakeup dependency based on USB_OTG_SS3 service
 * requests. */
#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG          (0x48U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG)


/* This register contains dedicated USB_OTG_SS3 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG        (0x4CU)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS3_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG)


/* This register controls wakeup dependency based on USB_OTG_SS4 service
 * requests. */
#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG          (0x50U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG)


/* This register contains dedicated USB_OTG_SS4 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG        (0x54U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS4_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG)


/* This register contains dedicated MLBSS context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG             (0x5CU)
/* Below define for backward compatibility */
#define RM_L3INIT_MLB_SS_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG)


/* This register contains dedicated IEEE1500_2_OCP context statuses. [warm
 * reset insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG     (0x7CU)
/* Below define for backward compatibility */
#define RM_L3INIT_IEEE1500_2_OCP_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG)


/* This register controls wakeup dependency based on SATA service requests. */
#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG                 (0x88U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG)


/* This register contains dedicated SATA context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG               (0x8CU)
/* Below define for backward compatibility */
#define RM_L3INIT_SATA_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG)


/* This register controls wakeup dependency based on PCIESS1 service requests. */
#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG                (0xB0U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG)


/* This register contains dedicated PCIESS1 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG              (0xB4U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS1_CONTEXT  (CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG)


/* This register controls wakeup dependency based on PCIESS2 service requests. */
#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG                (0xB8U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG)


/* This register contains dedicated PCIESS2 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG              (0xBCU)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS2_CONTEXT  (CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG)


/* This register contains dedicated GMAC context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG                 (0xD4U)
/* Below define for backward compatibility */
#define RM_GMAC_GMAC_CONTEXT   (CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG)


/* This register contains dedicated OCP2SCP1 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG           (0xE4U)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP1_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG)


/* This register contains dedicated OCP2SCP3 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG           (0xECU)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP3_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG)


/* This register controls wakeup dependency based on USB_OTG_SS1 service
 * requests. */
#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG          (0xF0U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG)


/* This register contains dedicated USB_OTG_SS1 context statuses. [warm reset
 * insensitive] */
#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG        (0xF4U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS1_CONTEXT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG)



/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* PM_L3INIT_PWRSTCTRL_REG */

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_RETSTATE_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK1_RETSTATE_MASK  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_RETSTATE_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_RETSTATE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_RETSTATE_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK1_RETSTATE_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_RETSTATE_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_RETSTATE_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK1_RETSTATE_MEM_OFF  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_RETSTATE_MEM_OFF)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_ONSTATE_MASK  (0x0000C000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK1_ONSTATE_MASK  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_ONSTATE_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_ONSTATE_RESETVAL  (0x00000003U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_ONSTATE_SHIFT  (14U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK1_ONSTATE_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_ONSTATE_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_ONSTATE_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK1_ONSTATE_MEM_ON  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK1_ONSTATE_MEM_ON)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_POWERSTATE_MASK           (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_POWERSTATE_SHIFT          (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_OFF   (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_POWERSTATE_OFF            (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_OFF)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_INACT  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_POWERSTATE_INACT          (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_INACT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_RET   (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_POWERSTATE_RET            (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_RET)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_ON    (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_POWERSTATE_ON             (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_POWERSTATE_ON)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOGICRETSTATE_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_LOGICRETSTATE_MASK        (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOGICRETSTATE_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOGICRETSTATE_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOGICRETSTATE_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_LOGICRETSTATE_SHIFT       (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOGICRETSTATE_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOGICRETSTATE_LOGIC_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_LOGICRETSTATE_LOGIC_RET   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOGICRETSTATE_LOGIC_RET)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOGICRETSTATE_LOGIC_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_LOGICRETSTATE_LOGIC_OFF   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOGICRETSTATE_LOGIC_OFF)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_LOWPOWERSTATECHANGE_MASK  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_LOWPOWERSTATECHANGE_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_EN  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_LOWPOWERSTATECHANGE_EN    (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_EN)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_LOWPOWERSTATECHANGE_DIS   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_DIS)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_RETSTATE_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK2_RETSTATE_MASK  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_RETSTATE_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_RETSTATE_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_RETSTATE_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK2_RETSTATE_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_RETSTATE_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_RETSTATE_MEM_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK2_RETSTATE_MEM_RET  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_RETSTATE_MEM_RET)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_ONSTATE_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK2_ONSTATE_MASK  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_ONSTATE_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_ONSTATE_RESETVAL  (0x00000003U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_ONSTATE_SHIFT  (16U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK2_ONSTATE_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_ONSTATE_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_ONSTATE_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_L3INIT_BANK2_ONSTATE_MEM_ON  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_L3INIT_BANK2_ONSTATE_MEM_ON)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_RETSTATE_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_GMAC_BANK_RETSTATE_MASK   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_RETSTATE_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_RETSTATE_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_RETSTATE_SHIFT  (10U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_GMAC_BANK_RETSTATE_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_RETSTATE_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_RETSTATE_MEM_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_GMAC_BANK_RETSTATE_MEM_RET  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_RETSTATE_MEM_RET)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_ONSTATE_MASK  (0x000C0000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_GMAC_BANK_ONSTATE_MASK    (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_ONSTATE_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_ONSTATE_RESETVAL  (0x00000003U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_ONSTATE_SHIFT  (18U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_GMAC_BANK_ONSTATE_SHIFT   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_ONSTATE_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_ONSTATE_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTCTRL_GMAC_BANK_ONSTATE_MEM_ON  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_GMAC_BANK_ONSTATE_MEM_ON)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTCTRL_REG_RESETVAL         (0x000fc604U)

/* PM_L3INIT_PWRSTST_REG */

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_POWERSTATEST_MASK           (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_POWERSTATEST_SHIFT          (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_ON    (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_POWERSTATEST_ON             (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_ON)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_OFF   (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_POWERSTATEST_OFF            (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_OFF)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_RET   (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_POWERSTATEST_RET            (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_RET)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_INACTIVE  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_POWERSTATEST_INACTIVE       (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_POWERSTATEST_INACTIVE)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_INTRANSITION_MASK  (0x00100000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_INTRANSITION_MASK           (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_INTRANSITION_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_INTRANSITION_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_INTRANSITION_SHIFT  (20U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_INTRANSITION_SHIFT          (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_INTRANSITION_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_INTRANSITION_NO    (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_INTRANSITION_NO             (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_INTRANSITION_NO)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_INTRANSITION_ONGOING  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_INTRANSITION_ONGOING        (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_INTRANSITION_ONGOING)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LOGICSTATEST_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LOGICSTATEST_MASK           (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LOGICSTATEST_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LOGICSTATEST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LOGICSTATEST_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LOGICSTATEST_SHIFT          (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LOGICSTATEST_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LOGICSTATEST_ON    (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LOGICSTATEST_ON             (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LOGICSTATEST_ON)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LOGICSTATEST_OFF   (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LOGICSTATEST_OFF            (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LOGICSTATEST_OFF)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_MASK  (0x00000030U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK1_STATEST_MASK   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK1_STATEST_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK1_STATEST_MEM_ON  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_MEM_ON)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_RESERVED1  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK1_STATEST_RESERVED1  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_RESERVED1)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK1_STATEST_MEM_OFF  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_MEM_OFF)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_RESERVED  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK1_STATEST_RESERVED  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK1_STATEST_RESERVED)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_MASK  (0x03000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LASTPOWERSTATEENTERED_MASK  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_SHIFT  (24U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LASTPOWERSTATEENTERED_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LASTPOWERSTATEENTERED_ON    (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_ON)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LASTPOWERSTATEENTERED_OFF   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_OFF)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LASTPOWERSTATEENTERED_RET   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_RET)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_INACTIVE  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_LASTPOWERSTATEENTERED_INACTIVE  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_LASTPOWERSTATEENTERED_INACTIVE)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_MASK  (0x000000C0U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK2_STATEST_MASK   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK2_STATEST_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK2_STATEST_MEM_ON  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_MEM_ON)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_MEM_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK2_STATEST_MEM_RET  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_MEM_RET)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK2_STATEST_MEM_OFF  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_MEM_OFF)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_RESERVED  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_BANK2_STATEST_RESERVED  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_BANK2_STATEST_RESERVED)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_MASK  (0x00000300U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_GMAC_STATEST_MASK    (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_GMAC_STATEST_SHIFT   (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_GMAC_STATEST_MEM_ON  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_MEM_ON)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_RESERVED1  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_GMAC_STATEST_RESERVED1  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_RESERVED1)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_GMAC_STATEST_MEM_OFF  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_MEM_OFF)

#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_RESERVED  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_PWRSTST_L3INIT_GMAC_STATEST_RESERVED  (CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_L3INIT_GMAC_STATEST_RESERVED)


#define CSL_L3INIT_PRM_PM_L3INIT_PWRSTST_REG_RESETVAL           (0x000003f7U)

/* RM_PCIESS_RSTCTRL_REG */

#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE1_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE1_MASK        (CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE1_MASK)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE1_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE1_SHIFT       (CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE1_SHIFT)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE1_ASSERT  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE1_ASSERT      (CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE1_ASSERT)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE1_CLEAR  (0x00000000U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE1_CLEAR       (CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE1_CLEAR)


#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE2_MASK        (CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE2_MASK)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE2_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE2_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE2_SHIFT       (CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE2_SHIFT)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE2_ASSERT  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE2_ASSERT      (CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE2_ASSERT)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE2_CLEAR  (0x00000000U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE2_CLEAR       (CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RST_LOCAL_PCIE2_CLEAR)


#define CSL_L3INIT_PRM_RM_PCIESS_RSTCTRL_REG_RESETVAL           (0x00000003U)

/* RM_PCIESS_RSTST_REG */

#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE1_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTST_RST_LOCAL_PCIE1_MASK          (CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE1_MASK)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE1_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTST_RST_LOCAL_PCIE1_SHIFT         (CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE1_SHIFT)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE1_RESET_YES  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTST_RST_LOCAL_PCIE1_RESET_YES     (CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE1_RESET_YES)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE1_RESET_NO  (0x00000000U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTST_RST_LOCAL_PCIE1_RESET_NO      (CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE1_RESET_NO)


#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTST_RST_LOCAL_PCIE2_MASK          (CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE2_MASK)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE2_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTST_RST_LOCAL_PCIE2_SHIFT         (CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE2_SHIFT)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE2_RESET_YES  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTST_RST_LOCAL_PCIE2_RESET_YES     (CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE2_RESET_YES)

#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE2_RESET_NO  (0x00000000U)
/* Below define for backward compatibility */
#define RM_PCIESS_RSTST_RST_LOCAL_PCIE2_RESET_NO      (CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RST_LOCAL_PCIE2_RESET_NO)


#define CSL_L3INIT_PRM_RM_PCIESS_RSTST_REG_RESETVAL             (0x00000000U)

/* PM_L3INIT_MMC1_WKDEP_REG */

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_MPU_MASK    (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_MPU_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_MPU_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_MPU_SHIFT   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_MPU_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_MPU_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_MPU_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_MPU_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_MPU_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_IPU2_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_IPU2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_IPU2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_IPU2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_DSP1_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_DSP1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_DSP1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_DSP1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_SDMA_MASK  (0x00000008U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_SDMA_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_SDMA_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_SDMA_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_SDMA_SHIFT  (3U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_SDMA_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_SDMA_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_SDMA_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_SDMA_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_SDMA_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_SDMA_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_IPU1_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_IPU1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_IPU1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_IPU1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_IPU1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_DSP2_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_DSP2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_DSP2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_DSP2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_DSP2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE1_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE2_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE3_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE3_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE3_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE3_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE3_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE3_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE3_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE3_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE3_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE4_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE4_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE4_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE4_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE4_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE4_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE4_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC1_WKDEP_WKUPDEP_MMC1_EVE4_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_WKUPDEP_MMC1_EVE4_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC1_WKDEP_REG_RESETVAL        (0x00000000U)

/* RM_L3INIT_MMC1_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTCONTEXT_RFF_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC1_CONTEXT_LOSTCONTEXT_RFF_MASK   (CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTCONTEXT_RFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTCONTEXT_RFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC1_CONTEXT_LOSTCONTEXT_RFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTCONTEXT_RFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC1_CONTEXT_LOSTCONTEXT_RFF_LOST   (CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTCONTEXT_RFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC1_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC1_CONTEXT_LOSTMEM_L3INIT_BANK1_MASK  (CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC1_CONTEXT_LOSTMEM_L3INIT_BANK1_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC1_CONTEXT_LOSTMEM_L3INIT_BANK1_LOST  (CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC1_CONTEXT_LOSTMEM_L3INIT_BANK1_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_MMC1_CONTEXT_REG_RESETVAL      (0x00000102U)

/* PM_L3INIT_MMC2_WKDEP_REG */

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_MPU_MASK    (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_MPU_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_MPU_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_MPU_SHIFT   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_MPU_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_MPU_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_MPU_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_MPU_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_MPU_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_IPU2_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_IPU2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_IPU2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_IPU2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_DSP1_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_DSP1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_DSP1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_DSP1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_SDMA_MASK  (0x00000008U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_SDMA_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_SDMA_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_SDMA_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_SDMA_SHIFT  (3U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_SDMA_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_SDMA_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_SDMA_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_SDMA_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_SDMA_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_SDMA_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_IPU1_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_IPU1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_IPU1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_IPU1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_IPU1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_DSP2_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_DSP2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_DSP2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_DSP2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_DSP2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE1_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE2_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE3_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE3_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE3_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE3_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE3_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE3_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE3_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE3_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE3_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE4_MASK   (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE4_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE4_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE4_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE4_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE4_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE4_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_MMC2_WKDEP_WKUPDEP_MMC2_EVE4_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_WKUPDEP_MMC2_EVE4_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_MMC2_WKDEP_REG_RESETVAL        (0x00000000U)

/* RM_L3INIT_MMC2_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTCONTEXT_RFF_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC2_CONTEXT_LOSTCONTEXT_RFF_MASK   (CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTCONTEXT_RFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTCONTEXT_RFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC2_CONTEXT_LOSTCONTEXT_RFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTCONTEXT_RFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC2_CONTEXT_LOSTCONTEXT_RFF_LOST   (CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTCONTEXT_RFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC2_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC2_CONTEXT_LOSTMEM_L3INIT_BANK1_MASK  (CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC2_CONTEXT_LOSTMEM_L3INIT_BANK1_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC2_CONTEXT_LOSTMEM_L3INIT_BANK1_LOST  (CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_MMC2_CONTEXT_LOSTMEM_L3INIT_BANK1_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_MMC2_CONTEXT_REG_RESETVAL      (0x00000102U)

/* PM_L3INIT_USB_OTG_SS2_WKDEP_REG */

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_MPU_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_MPU_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_MPU_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_MPU_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_MPU_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_MPU_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_MPU_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_MPU_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_MPU_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_IPU2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_IPU2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_IPU2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_IPU2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_DSP1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_DSP1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_DSP1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_DSP1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_IPU1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_IPU1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_IPU1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_IPU1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_IPU1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_DSP2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_DSP2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_DSP2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_DSP2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_DSP2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE3_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE3_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE3_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE3_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE3_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE3_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE3_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE3_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE3_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE4_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE4_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE4_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE4_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE4_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE4_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE4_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS2_WKDEP_WKUPDEP_USB_OTG_SS2_EVE4_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_WKUPDEP_USB_OTG_SS2_EVE4_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS2_WKDEP_REG_RESETVAL  (0x00000000U)

/* RM_L3INIT_USB_OTG_SS2_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTCONTEXT_RFF_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS2_CONTEXT_LOSTCONTEXT_RFF_MASK  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTCONTEXT_RFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTCONTEXT_RFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS2_CONTEXT_LOSTCONTEXT_RFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTCONTEXT_RFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS2_CONTEXT_LOSTCONTEXT_RFF_LOST  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTCONTEXT_RFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS2_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS2_CONTEXT_LOSTMEM_L3INIT_BANK1_MASK  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS2_CONTEXT_LOSTMEM_L3INIT_BANK1_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS2_CONTEXT_LOSTMEM_L3INIT_BANK1_LOST  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS2_CONTEXT_LOSTMEM_L3INIT_BANK1_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS2_CONTEXT_REG_RESETVAL  (0x00000102U)

/* PM_L3INIT_USB_OTG_SS3_WKDEP_REG */

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_MPU_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_MPU_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_MPU_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_MPU_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_MPU_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_MPU_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_MPU_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_MPU_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_MPU_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_IPU2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_IPU2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_IPU2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_IPU2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_DSP1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_DSP1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_DSP1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_DSP1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_IPU1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_IPU1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_IPU1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_IPU1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_IPU1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_DSP2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_DSP2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_DSP2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_DSP2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_DSP2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE3_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE3_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE3_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE3_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE3_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE3_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE3_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE3_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE3_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE4_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE4_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE4_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE4_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE4_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE4_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE4_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS3_WKDEP_WKUPDEP_USB_OTG_SS3_EVE4_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_WKUPDEP_USB_OTG_SS3_EVE4_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS3_WKDEP_REG_RESETVAL  (0x00000000U)

/* RM_L3INIT_USB_OTG_SS3_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTCONTEXT_RFF_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS3_CONTEXT_LOSTCONTEXT_RFF_MASK  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTCONTEXT_RFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTCONTEXT_RFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS3_CONTEXT_LOSTCONTEXT_RFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTCONTEXT_RFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS3_CONTEXT_LOSTCONTEXT_RFF_LOST  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTCONTEXT_RFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS3_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS3_CONTEXT_LOSTMEM_L3INIT_BANK1_MASK  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS3_CONTEXT_LOSTMEM_L3INIT_BANK1_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS3_CONTEXT_LOSTMEM_L3INIT_BANK1_LOST  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS3_CONTEXT_LOSTMEM_L3INIT_BANK1_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS3_CONTEXT_REG_RESETVAL  (0x00000102U)

/* PM_L3INIT_USB_OTG_SS4_WKDEP_REG */

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_MPU_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_MPU_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_MPU_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_MPU_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_MPU_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_MPU_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_MPU_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_MPU_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_MPU_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_IPU2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_IPU2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_IPU2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_IPU2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_DSP1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_DSP1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_DSP1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_DSP1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_IPU1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_IPU1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_IPU1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_IPU1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_IPU1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_DSP2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_DSP2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_DSP2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_DSP2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_DSP2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE3_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE3_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE3_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE3_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE3_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE3_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE3_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE3_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE3_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE4_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE4_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE4_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE4_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE4_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE4_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE4_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS4_WKDEP_WKUPDEP_USB_OTG_SS4_EVE4_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_WKUPDEP_USB_OTG_SS4_EVE4_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS4_WKDEP_REG_RESETVAL  (0x00000000U)

/* RM_L3INIT_USB_OTG_SS4_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTCONTEXT_RFF_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS4_CONTEXT_LOSTCONTEXT_RFF_MASK  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTCONTEXT_RFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTCONTEXT_RFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS4_CONTEXT_LOSTCONTEXT_RFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTCONTEXT_RFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS4_CONTEXT_LOSTCONTEXT_RFF_LOST  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTCONTEXT_RFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS4_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS4_CONTEXT_LOSTMEM_L3INIT_BANK1_MASK  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS4_CONTEXT_LOSTMEM_L3INIT_BANK1_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS4_CONTEXT_LOSTMEM_L3INIT_BANK1_LOST  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS4_CONTEXT_LOSTMEM_L3INIT_BANK1_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS4_CONTEXT_REG_RESETVAL  (0x00000102U)

/* RM_L3INIT_MLB_SS_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTMEM_MLB_BANK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_L3INIT_MLB_SS_CONTEXT_LOSTMEM_MLB_BANK_MASK  (CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTMEM_MLB_BANK_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTMEM_MLB_BANK_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTMEM_MLB_BANK_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_L3INIT_MLB_SS_CONTEXT_LOSTMEM_MLB_BANK_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTMEM_MLB_BANK_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTMEM_MLB_BANK_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_MLB_SS_CONTEXT_LOSTMEM_MLB_BANK_LOST  (CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTMEM_MLB_BANK_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTMEM_MLB_BANK_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_MLB_SS_CONTEXT_LOSTMEM_MLB_BANK_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTMEM_MLB_BANK_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_MLB_SS_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_L3INIT_MLB_SS_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_MLB_SS_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_MLB_SS_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_MLB_SS_CONTEXT_REG_RESETVAL    (0x00000101U)

/* RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_IEEE1500_2_OCP_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_L3INIT_IEEE1500_2_OCP_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_IEEE1500_2_OCP_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_IEEE1500_2_OCP_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_IEEE1500_2_OCP_CONTEXT_REG_RESETVAL  (0x00000001U)

/* PM_L3INIT_SATA_WKDEP_REG */

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_MPU_MASK    (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_MPU_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_MPU_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_MPU_SHIFT   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_MPU_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_MPU_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_MPU_DISABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_MPU_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_MPU_ENABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_IPU2_MASK   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_IPU2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_IPU2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_IPU2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_DSP1_MASK   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_DSP1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_DSP1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_DSP1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_IPU1_MASK   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_IPU1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_IPU1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_IPU1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_IPU1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_DSP2_MASK   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_DSP2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_DSP2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_DSP2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_DSP2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE1_MASK   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE2_MASK   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE3_MASK   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE3_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE3_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE3_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE3_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE3_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE3_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE3_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE3_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE4_MASK   (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE4_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE4_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE4_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE4_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE4_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE4_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_SATA_WKDEP_WKUPDEP_SATA_EVE4_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_WKUPDEP_SATA_EVE4_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_SATA_WKDEP_REG_RESETVAL        (0x00000000U)

/* RM_L3INIT_SATA_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_SATA_CONTEXT_LOSTCONTEXT_DFF_MASK   (CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_L3INIT_SATA_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_SATA_CONTEXT_LOSTCONTEXT_DFF_LOST   (CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_SATA_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_L3INIT_SATA_CONTEXT_LOSTMEM_L3INIT_BANK1_MASK  (CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_L3INIT_SATA_CONTEXT_LOSTMEM_L3INIT_BANK1_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_SATA_CONTEXT_LOSTMEM_L3INIT_BANK1_LOST  (CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_SATA_CONTEXT_LOSTMEM_L3INIT_BANK1_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_SATA_CONTEXT_REG_RESETVAL      (0x00000101U)

/* PM_PCIE_PCIESS1_WKDEP_REG */

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_MPU_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_MPU_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_MPU_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_MPU_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_MPU_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_MPU_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_MPU_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_MPU_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_MPU_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_IPU2_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU2_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_IPU2_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU2_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_IPU2_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU2_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_IPU2_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU2_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_DSP1_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP1_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_DSP1_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP1_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_DSP1_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP1_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_DSP1_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP1_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_IPU1_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU1_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_IPU1_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU1_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_IPU1_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU1_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_IPU1_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_IPU1_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_DSP2_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP2_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_DSP2_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP2_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_DSP2_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP2_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_DSP2_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_DSP2_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE1_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE1_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE1_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE1_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE1_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE1_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE1_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE1_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE2_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE2_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE2_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE2_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE2_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE2_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE2_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE2_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE3_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE3_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE3_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE3_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE3_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE3_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE3_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE3_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE3_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE4_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE4_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE4_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE4_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE4_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE4_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE4_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS1_WKDEP_WKUPDEP_PCIESS1_EVE4_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_WKUPDEP_PCIESS1_EVE4_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS1_WKDEP_REG_RESETVAL       (0x00000000U)

/* RM_PCIE_PCIESS1_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS1_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS1_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS1_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS1_CONTEXT_LOSTMEM_L3INIT_BANK1_MASK  (CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS1_CONTEXT_LOSTMEM_L3INIT_BANK1_SHIFT  (CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS1_CONTEXT_LOSTMEM_L3INIT_BANK1_LOST  (CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS1_CONTEXT_LOSTMEM_L3INIT_BANK1_MAINTAINED  (CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED)


#define CSL_L3INIT_PRM_RM_PCIE_PCIESS1_CONTEXT_REG_RESETVAL     (0x00000101U)

/* PM_PCIE_PCIESS2_WKDEP_REG */

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_MPU_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_MPU_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_MPU_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_MPU_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_MPU_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_MPU_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_MPU_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_MPU_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_MPU_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_IPU2_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU2_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_IPU2_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU2_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_IPU2_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU2_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_IPU2_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU2_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_DSP1_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP1_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_DSP1_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP1_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_DSP1_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP1_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_DSP1_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP1_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_IPU1_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU1_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_IPU1_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU1_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_IPU1_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU1_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_IPU1_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_IPU1_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_DSP2_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP2_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_DSP2_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP2_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_DSP2_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP2_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_DSP2_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_DSP2_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE1_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE1_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE1_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE1_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE1_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE1_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE1_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE1_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE2_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE2_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE2_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE2_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE2_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE2_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE2_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE2_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE3_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE3_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE3_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE3_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE3_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE3_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE3_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE3_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE3_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE4_MASK  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE4_MASK)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE4_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE4_SHIFT  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE4_SHIFT)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE4_ENABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE4_ENABLED)

#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_PCIE_PCIESS2_WKDEP_WKUPDEP_PCIESS2_EVE4_DISABLED  (CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_WKUPDEP_PCIESS2_EVE4_DISABLED)


#define CSL_L3INIT_PRM_PM_PCIE_PCIESS2_WKDEP_REG_RESETVAL       (0x00000000U)

/* RM_PCIE_PCIESS2_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS2_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS2_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS2_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS2_CONTEXT_LOSTMEM_L3INIT_BANK1_MASK  (CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS2_CONTEXT_LOSTMEM_L3INIT_BANK1_SHIFT  (CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS2_CONTEXT_LOSTMEM_L3INIT_BANK1_LOST  (CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST)

#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_PCIE_PCIESS2_CONTEXT_LOSTMEM_L3INIT_BANK1_MAINTAINED  (CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED)


#define CSL_L3INIT_PRM_RM_PCIE_PCIESS2_CONTEXT_REG_RESETVAL     (0x00000101U)

/* RM_GMAC_GMAC_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTMEM_GMAC_BANK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_GMAC_GMAC_CONTEXT_LOSTMEM_GMAC_BANK_MASK   (CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTMEM_GMAC_BANK_MASK)

#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTMEM_GMAC_BANK_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTMEM_GMAC_BANK_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_GMAC_GMAC_CONTEXT_LOSTMEM_GMAC_BANK_SHIFT  (CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTMEM_GMAC_BANK_SHIFT)

#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTMEM_GMAC_BANK_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_GMAC_GMAC_CONTEXT_LOSTMEM_GMAC_BANK_LOST   (CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTMEM_GMAC_BANK_LOST)

#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTMEM_GMAC_BANK_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_GMAC_GMAC_CONTEXT_LOSTMEM_GMAC_BANK_MAINTAINED  (CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTMEM_GMAC_BANK_MAINTAINED)


#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_GMAC_GMAC_CONTEXT_LOSTCONTEXT_DFF_MASK     (CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_GMAC_GMAC_CONTEXT_LOSTCONTEXT_DFF_SHIFT    (CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_GMAC_GMAC_CONTEXT_LOSTCONTEXT_DFF_LOST     (CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_GMAC_GMAC_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_GMAC_GMAC_CONTEXT_REG_RESETVAL        (0x00000101U)

/* RM_L3INIT_OCP2SCP1_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP1_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP1_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP1_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP1_CONTEXT_REG_RESETVAL  (0x00000001U)

/* RM_L3INIT_OCP2SCP3_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP3_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP3_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP3_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_OCP2SCP3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_OCP2SCP3_CONTEXT_REG_RESETVAL  (0x00000001U)

/* PM_L3INIT_USB_OTG_SS1_WKDEP_REG */

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_MPU_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_MPU_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_MPU_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_MPU_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_MPU_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_MPU_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_MPU_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_MPU_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_MPU_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_IPU2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_IPU2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_IPU2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_IPU2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_DSP1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_DSP1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_DSP1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_DSP1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_IPU1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_IPU1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_IPU1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_IPU1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_IPU1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_DSP2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_DSP2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_DSP2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_DSP2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_DSP2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE1_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE1_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE1_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE1_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE1_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE1_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE1_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE1_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE1_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE2_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE2_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE2_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE2_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE2_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE2_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE2_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE2_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE2_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE3_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE3_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE3_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE3_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE3_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE3_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE3_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE3_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE3_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE4_MASK  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE4_MASK)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE4_RESETVAL  (0x00000000U)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE4_SHIFT  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE4_SHIFT)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE4_ENABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE4_ENABLED)

#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_L3INIT_USB_OTG_SS1_WKDEP_WKUPDEP_USB_OTG_SS1_EVE4_DISABLED  (CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_WKUPDEP_USB_OTG_SS1_EVE4_DISABLED)


#define CSL_L3INIT_PRM_PM_L3INIT_USB_OTG_SS1_WKDEP_REG_RESETVAL  (0x00000000U)

/* RM_L3INIT_USB_OTG_SS1_CONTEXT_REG */

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTCONTEXT_RFF_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS1_CONTEXT_LOSTCONTEXT_RFF_MASK  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTCONTEXT_RFF_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTCONTEXT_RFF_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS1_CONTEXT_LOSTCONTEXT_RFF_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTCONTEXT_RFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS1_CONTEXT_LOSTCONTEXT_RFF_LOST  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTCONTEXT_RFF_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS1_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS1_CONTEXT_LOSTMEM_L3INIT_BANK1_MASK  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MASK)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_RESETVAL  (0x00000001U)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS1_CONTEXT_LOSTMEM_L3INIT_BANK1_SHIFT  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_SHIFT)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS1_CONTEXT_LOSTMEM_L3INIT_BANK1_LOST  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_LOST)

#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_L3INIT_USB_OTG_SS1_CONTEXT_LOSTMEM_L3INIT_BANK1_MAINTAINED  (CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_LOSTMEM_L3INIT_BANK1_MAINTAINED)


#define CSL_L3INIT_PRM_RM_L3INIT_USB_OTG_SS1_CONTEXT_REG_RESETVAL  (0x00000102U)

#ifdef __cplusplus
}
#endif
#endif
