module armv4(input logic clk, rst,
				output logic [7:0] PC,
				input logic [31:0] Instr,
				output logic MemWrite,
				output logic [31:0] ALUResult, WriteData,
				input logic [31:0] ReadData);
				
logic [3:0] ALUFlags;
logic RegWrite, ALUSrc, MemToReg, PCSrc;
logic [1:0] RegSrc, ImmSrc;
logic [3:0] ALUControl;

unidadControl unitControl(clk, rst,
							Instr[31:12],
							Instr[6:5],
							ALUFlags,
							RegSrc,
							RegWrite,
							ImmSrc,
							ALUSrc,
							ALUControl,
							 MemWrite,
							 MemToReg,
							PCSrc);
				
				
endmodule 