
---------- Begin Simulation Statistics ----------
final_tick                                18477776250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    379                       # Simulator instruction rate (inst/s)
host_mem_usage                                9671288                       # Number of bytes of host memory used
host_op_rate                                      389                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36296.01                       # Real time elapsed on the host
host_tick_rate                                 309854                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13762569                       # Number of instructions simulated
sim_ops                                      14106100                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011246                       # Number of seconds simulated
sim_ticks                                 11246463750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.624280                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386615                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               400122                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                645                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5394                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            398977                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5136                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5898                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              762                       # Number of indirect misses.
system.cpu.branchPred.lookups                  450653                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17739                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          702                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2659731                       # Number of instructions committed
system.cpu.committedOps                       2706132                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.191630                       # CPI: cycles per instruction
system.cpu.discardedOps                         13058                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1442244                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            131996                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           726601                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2709760                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313320                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      586                       # number of quiesce instructions executed
system.cpu.numCycles                          8488876                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       586                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1822094     67.33%     67.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2503      0.09%     67.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                 135174      5.00%     72.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                746361     27.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2706132                       # Class of committed instruction
system.cpu.quiesceCycles                      9505466                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5779116                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          278                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        666966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248394                       # Transaction distribution
system.membus.trans_dist::ReadResp             252007                       # Transaction distribution
system.membus.trans_dist::WriteReq              87400                       # Transaction distribution
system.membus.trans_dist::WriteResp             87400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          561                       # Transaction distribution
system.membus.trans_dist::WriteClean                8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3107                       # Transaction distribution
system.membus.trans_dist::ReadExReq               227                       # Transaction distribution
system.membus.trans_dist::ReadExResp              227                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2970                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           643                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       329728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        329728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       662025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       674199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1342400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       190080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       190080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        90944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       109676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21402348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            999216                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000289                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017004                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  998927     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     289      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              999216                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1554474243                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12422625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8559906                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2313250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11638105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1439247235                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15057750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       500510                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       500510                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1328700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2315747125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1897143883                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    992030000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       384286                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       384286    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       384286                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    795266375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1320960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35651584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15859712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33161216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7766016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       495616                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4820992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2703845820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    466180314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3170026134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1538395036                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1410195449                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2948590485                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4242240855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1876375763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6118616618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       190080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       191232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       190080                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       190080                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2970                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2988                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16901313                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       102432                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17003745                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16901313                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16901313                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16901313                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       102432                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17003745                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15859712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15914240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5279296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1410195449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4848457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1415043907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3237996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    466180314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            469418309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3237996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1876375763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4848457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1884462216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    329397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000546799750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           87                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           87                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446688                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87968                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248660                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82489                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248660                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    332                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7995386525                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1241640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14513996525                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32196.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58446.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   231524                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76543                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    248                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.318555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.942128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.117830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          672      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          746      3.28%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          331      1.45%      7.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          322      1.41%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          365      1.60%     10.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          305      1.34%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          275      1.21%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          464      2.04%     15.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19279     84.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22759                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2854.482759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    995.964241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1924.083695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     13.79%     13.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     20.69%     34.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.15%     35.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      5.75%     41.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           26     29.89%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.30%     73.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.15%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      8.05%     82.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      9.20%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      8.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     948.229885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    740.526608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    277.043641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      8.05%      8.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.15%      9.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     90.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15892992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5279744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15914240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5279296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1413.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       469.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1415.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    469.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11246411750                       # Total gap between requests
system.mem_ctrls.avgGap                      33961.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15838528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1408311834.908995389938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4842766.687439863570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3368881.173871209379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 466089262.947208642960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       247808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          569                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14480290380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     33706145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37050455750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 188008902625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58433.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39561.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  65115036.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2295030.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6210741480                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    608370000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4430152770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1172                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10138491.894198                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1999134.953251                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          586    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5808500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11968000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12536620000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5941156250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1315018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1315018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1315018                       # number of overall hits
system.cpu.icache.overall_hits::total         1315018                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2970                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2970                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2970                       # number of overall misses
system.cpu.icache.overall_misses::total          2970                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    129289375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    129289375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    129289375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    129289375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1317988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1317988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1317988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1317988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002253                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002253                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002253                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43531.776094                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43531.776094                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43531.776094                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43531.776094                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2970                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2970                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2970                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2970                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    124617375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124617375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    124617375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124617375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41958.712121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41958.712121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41958.712121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41958.712121                       # average overall mshr miss latency
system.cpu.icache.replacements                   2805                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1315018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1315018                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2970                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2970                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    129289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    129289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1317988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1317988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43531.776094                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43531.776094                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    124617375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124617375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41958.712121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41958.712121                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           373.633143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              991945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2805                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            353.634581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   373.633143                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.729752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.729752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2638946                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2638946                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       213498                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           213498                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       213498                       # number of overall hits
system.cpu.dcache.overall_hits::total          213498                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1103                       # number of overall misses
system.cpu.dcache.overall_misses::total          1103                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     80632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     80632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     80632000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     80632000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       214601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       214601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       214601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       214601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005140                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005140                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005140                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005140                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73102.447869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73102.447869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73102.447869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73102.447869                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          561                       # number of writebacks
system.cpu.dcache.writebacks::total               561                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     62374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     62374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     62374500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     62374500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12705625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12705625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004054                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004054                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004054                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004054                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71694.827586                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71694.827586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71694.827586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71694.827586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2094.563963                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2094.563963                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    863                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       133406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48529875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48529875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       134061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       134061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74091.412214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74091.412214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46711625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46711625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12705625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12705625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72646.384137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72646.384137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21681.953925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21681.953925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        80092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          80092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32102125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32102125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        80540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        80540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71656.529018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71656.529018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15662875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15662875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002818                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002818                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68999.449339                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68999.449339                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3440034500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3440034500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10432.946247                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10432.946247                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61920                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61920                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       267808                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       267808                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3321361243                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3321361243                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12402.023999                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12402.023999                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.041345                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14170                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.268657                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.041345                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3497098                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3497098                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18477776250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18477953750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    379                       # Simulator instruction rate (inst/s)
host_mem_usage                                9671288                       # Number of bytes of host memory used
host_op_rate                                      389                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36296.11                       # Real time elapsed on the host
host_tick_rate                                 309858                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13762578                       # Number of instructions simulated
sim_ops                                      14106115                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011247                       # Number of seconds simulated
sim_ticks                                 11246641250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.622839                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386616                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               400129                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                646                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5396                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            398977                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5136                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5898                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              762                       # Number of indirect misses.
system.cpu.branchPred.lookups                  450662                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17741                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          702                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2659740                       # Number of instructions committed
system.cpu.committedOps                       2706147                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.191726                       # CPI: cycles per instruction
system.cpu.discardedOps                         13065                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1442266                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            131996                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           726601                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2709992                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313310                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      586                       # number of quiesce instructions executed
system.cpu.numCycles                          8489160                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       586                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1822102     67.33%     67.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2503      0.09%     67.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                 135180      5.00%     72.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                746361     27.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2706147                       # Class of committed instruction
system.cpu.quiesceCycles                      9505466                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5779168                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          278                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        666974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248394                       # Transaction distribution
system.membus.trans_dist::ReadResp             252011                       # Transaction distribution
system.membus.trans_dist::WriteReq              87400                       # Transaction distribution
system.membus.trans_dist::WriteResp             87400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          563                       # Transaction distribution
system.membus.trans_dist::WriteClean                8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3109                       # Transaction distribution
system.membus.trans_dist::ReadExReq               227                       # Transaction distribution
system.membus.trans_dist::ReadExResp              227                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           645                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       329728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        329728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       662031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       674205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1342412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       190208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       190208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        91200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       109932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21402732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            999220                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000289                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017004                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  998931     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     289      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              999220                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1554487618                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12422625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8565531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2313250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11649230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1439247235                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15067750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       500510                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       500510                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1328700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2315747125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1897143883                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    992030000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       384286                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       384286    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       384286                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    795266375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1320960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35651584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15859712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33161216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7766016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       495616                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4820992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2703803147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    466172956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3169976103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1538370756                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1410173193                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2948543949                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4242173902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1876346149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6118520051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       190208                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       191360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       190208                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       190208                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2972                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2990                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16912427                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       102431                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17014858                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16912427                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16912427                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16912427                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       102431                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17014858                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15859712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15914368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5279424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          571                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1410173193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4859762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1415032955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3249326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    466172956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            469422282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3249326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1876346149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4859762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1884455237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    329397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000546799750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           87                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           87                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87968                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248662                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82491                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    332                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7995394900                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1241650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14514057400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32196.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58446.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   231526                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76543                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248662                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    248                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.318555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.942128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.117830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          672      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          746      3.28%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          331      1.45%      7.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          322      1.41%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          365      1.60%     10.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          305      1.34%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          275      1.21%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          464      2.04%     15.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19279     84.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22759                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2854.482759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    995.964241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1924.083695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     13.79%     13.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     20.69%     34.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.15%     35.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      5.75%     41.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           26     29.89%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.30%     73.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.15%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      8.05%     82.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      9.20%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      8.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     948.229885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    740.526608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    277.043641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      8.05%      8.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.15%      9.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     90.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15893120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5279744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15914368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5279424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1413.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       469.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1415.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    469.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11246680500                       # Total gap between requests
system.mem_ctrls.avgGap                      33962.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15838528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1408289608.241927385330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4854071.432215373963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3368828.004538688343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 466081906.898203969002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       247808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          571                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14480290380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     33767020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37050455750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 188008902625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58433.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39539.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  64886962.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2295030.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6210741480                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    608370000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4430330270                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1172                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10138491.894198                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1999134.953251                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          586    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5808500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11968000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12536797500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5941156250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1315026                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1315026                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1315026                       # number of overall hits
system.cpu.icache.overall_hits::total         1315026                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2972                       # number of overall misses
system.cpu.icache.overall_misses::total          2972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    129375000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    129375000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    129375000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    129375000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1317998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1317998                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1317998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1317998                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002255                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002255                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002255                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002255                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43531.292059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43531.292059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43531.292059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43531.292059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    124700250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124700250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    124700250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124700250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002255                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002255                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002255                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002255                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41958.361373                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41958.361373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41958.361373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41958.361373                       # average overall mshr miss latency
system.cpu.icache.replacements                   2807                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1315026                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1315026                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    129375000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    129375000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1317998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1317998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43531.292059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43531.292059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    124700250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124700250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41958.361373                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41958.361373                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           373.633164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4618982                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3182                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1451.597109                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   373.633164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.729752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.729752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2638968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2638968                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       213502                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           213502                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       213502                       # number of overall hits
system.cpu.dcache.overall_hits::total          213502                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1105                       # number of overall misses
system.cpu.dcache.overall_misses::total          1105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     80761375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     80761375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     80761375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     80761375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       214607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       214607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       214607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       214607                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005149                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73087.217195                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73087.217195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73087.217195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73087.217195                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          563                       # number of writebacks
system.cpu.dcache.writebacks::total               563                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     62500625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     62500625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     62500625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     62500625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12705625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12705625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004063                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004063                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71675.028670                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71675.028670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71675.028670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71675.028670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2094.563963                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2094.563963                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    865                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       133410                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133410                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48659250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48659250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       134067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       134067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74062.785388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74062.785388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46837750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46837750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12705625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12705625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72616.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72616.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21681.953925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21681.953925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        80092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          80092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32102125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32102125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        80540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        80540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71656.529018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71656.529018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15662875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15662875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002818                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002818                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68999.449339                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68999.449339                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3440034500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3440034500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10432.946247                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10432.946247                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61920                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61920                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       267808                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       267808                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3321361243                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3321361243                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12402.023999                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12402.023999                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.041344                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              216415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            156.369220                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.041344                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3497124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3497124                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18477953750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
