####Mechanical Sympathy     
[Mechanical Sympathy] (http://mechanical-sympathy.blogspot.fi/)     
[Discuss Group] (https://groups.google.com/forum/#!forum/mechanical-sympathy)    

- [CPU Cache Flushing Fallacy] (http://mechanical-sympathy.blogspot.fi/2013/02/cpu-cache-flushing-fallacy.html)     
- [Further Adventures With CAS Instructions And Micro Benchmarking] (http://mechanical-sympathy.blogspot.fi/2013/01/further-adventures-with-cas.html)    
- [Lock-Based vs Lock-Free Concurrent Algorithms] (http://mechanical-sympathy.blogspot.fi/2013/08/lock-based-vs-lock-free-concurrent.html)    
- [Memory Barriers/Fences] (http://mechanical-sympathy.blogspot.fi/2011/07/memory-barriersfences.html)    
- [Single Writer Principle] (http://mechanical-sympathy.blogspot.fi/2011/07/false-sharing.html)    
- [False Sharing] (http://mechanical-sympathy.blogspot.fi/2011/07/false-sharing.html)    
- [Memory Access Patterns Are Important]  (http://mechanical-sympathy.blogspot.fi/2012/08/memory-access-patterns-are-important.html)    


####Cache Memory --- S. Dandamudi
[Cache Memory](http://www.scs.carleton.ca/sivarama/org_book/org_book_web/slides/chap_1_versions/ch17_1.pdf)

####Write Combining Memory Implementation Guidelines --- Intel    
[Document](http://download.intel.com/design/PentiumII/applnots/24442201.pdf)   

#####Library Cache Coherence
[Library Cache Coherence](http://dspace.mit.edu/bitstream/handle/1721.1/62580/MIT-CSAIL-TR-2011-027.pdf?sequence=1)
