
LAB04_3_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d88  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002e94  08002e94  00012e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002eb8  08002eb8  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08002eb8  08002eb8  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002eb8  08002eb8  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002eb8  08002eb8  00012eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ebc  08002ebc  00012ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08002ec0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  20000080  08002f40  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  08002f40  00020388  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f14  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001da0  00000000  00000000  00029fbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad8  00000000  00000000  0002bd60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a8  00000000  00000000  0002c838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017275  00000000  00000000  0002d1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cd35  00000000  00000000  00044455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000826ce  00000000  00000000  0005118a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3858  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029d8  00000000  00000000  000d38ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e7c 	.word	0x08002e7c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08002e7c 	.word	0x08002e7c

0800014c <get_input_button>:
int KeyReg3[NUM_button] = {NORMAL_STATE};
int TimerForKeyPress[NUM_button] = {TIME_INTO_LONG_PRESSED};

int button_flag[NUM_button] = {0};

void get_input_button(int index, GPIO_TypeDef *GPIOx, int GPIO_Pin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
	KeyReg0[index] = KeyReg1[index];
 8000158:	4a0f      	ldr	r2, [pc, #60]	; (8000198 <get_input_button+0x4c>)
 800015a:	68fb      	ldr	r3, [r7, #12]
 800015c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000160:	490e      	ldr	r1, [pc, #56]	; (800019c <get_input_button+0x50>)
 8000162:	68fb      	ldr	r3, [r7, #12]
 8000164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	KeyReg1[index] = KeyReg2[index];
 8000168:	4a0d      	ldr	r2, [pc, #52]	; (80001a0 <get_input_button+0x54>)
 800016a:	68fb      	ldr	r3, [r7, #12]
 800016c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000170:	4909      	ldr	r1, [pc, #36]	; (8000198 <get_input_button+0x4c>)
 8000172:	68fb      	ldr	r3, [r7, #12]
 8000174:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	KeyReg2[index] = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	b29b      	uxth	r3, r3
 800017c:	4619      	mov	r1, r3
 800017e:	68b8      	ldr	r0, [r7, #8]
 8000180:	f001 fe50 	bl	8001e24 <HAL_GPIO_ReadPin>
 8000184:	4603      	mov	r3, r0
 8000186:	4619      	mov	r1, r3
 8000188:	4a05      	ldr	r2, [pc, #20]	; (80001a0 <get_input_button+0x54>)
 800018a:	68fb      	ldr	r3, [r7, #12]
 800018c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000190:	bf00      	nop
 8000192:	3710      	adds	r7, #16
 8000194:	46bd      	mov	sp, r7
 8000196:	bd80      	pop	{r7, pc}
 8000198:	2000000c 	.word	0x2000000c
 800019c:	20000000 	.word	0x20000000
 80001a0:	20000018 	.word	0x20000018

080001a4 <isButtonPressed>:

int isButtonPressed(int but){
 80001a4:	b480      	push	{r7}
 80001a6:	b083      	sub	sp, #12
 80001a8:	af00      	add	r7, sp, #0
 80001aa:	6078      	str	r0, [r7, #4]
	if(button_flag[but] == 1){
 80001ac:	4a09      	ldr	r2, [pc, #36]	; (80001d4 <isButtonPressed+0x30>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001b4:	2b01      	cmp	r3, #1
 80001b6:	d106      	bne.n	80001c6 <isButtonPressed+0x22>
		button_flag[but] = 0;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <isButtonPressed+0x30>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	2100      	movs	r1, #0
 80001be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80001c2:	2301      	movs	r3, #1
 80001c4:	e000      	b.n	80001c8 <isButtonPressed+0x24>
	}
	return 0;
 80001c6:	2300      	movs	r3, #0
}
 80001c8:	4618      	mov	r0, r3
 80001ca:	370c      	adds	r7, #12
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bc80      	pop	{r7}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	2000009c 	.word	0x2000009c

080001d8 <getKeyInput>:

void getKeyInput(){
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
	get_input_button(0, Button1_GPIO_Port, Button1_Pin);
 80001de:	2210      	movs	r2, #16
 80001e0:	4938      	ldr	r1, [pc, #224]	; (80002c4 <getKeyInput+0xec>)
 80001e2:	2000      	movs	r0, #0
 80001e4:	f7ff ffb2 	bl	800014c <get_input_button>
	get_input_button(1, Button2_GPIO_Port, Button2_Pin);
 80001e8:	2220      	movs	r2, #32
 80001ea:	4936      	ldr	r1, [pc, #216]	; (80002c4 <getKeyInput+0xec>)
 80001ec:	2001      	movs	r0, #1
 80001ee:	f7ff ffad 	bl	800014c <get_input_button>
	get_input_button(2, Button3_GPIO_Port, Button3_Pin);
 80001f2:	2240      	movs	r2, #64	; 0x40
 80001f4:	4933      	ldr	r1, [pc, #204]	; (80002c4 <getKeyInput+0xec>)
 80001f6:	2002      	movs	r0, #2
 80001f8:	f7ff ffa8 	bl	800014c <get_input_button>

	for(int but = 0; but < 3; but ++){
 80001fc:	2300      	movs	r3, #0
 80001fe:	607b      	str	r3, [r7, #4]
 8000200:	e058      	b.n	80002b4 <getKeyInput+0xdc>
		if((KeyReg0[but] == KeyReg1[but]) && (KeyReg1[but] == KeyReg2[but])){
 8000202:	4a31      	ldr	r2, [pc, #196]	; (80002c8 <getKeyInput+0xf0>)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020a:	4930      	ldr	r1, [pc, #192]	; (80002cc <getKeyInput+0xf4>)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000212:	429a      	cmp	r2, r3
 8000214:	d14b      	bne.n	80002ae <getKeyInput+0xd6>
 8000216:	4a2d      	ldr	r2, [pc, #180]	; (80002cc <getKeyInput+0xf4>)
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021e:	492c      	ldr	r1, [pc, #176]	; (80002d0 <getKeyInput+0xf8>)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000226:	429a      	cmp	r2, r3
 8000228:	d141      	bne.n	80002ae <getKeyInput+0xd6>
			// Nhấn nhanh
			if(KeyReg3[but] != KeyReg2[but]){
 800022a:	4a2a      	ldr	r2, [pc, #168]	; (80002d4 <getKeyInput+0xfc>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000232:	4927      	ldr	r1, [pc, #156]	; (80002d0 <getKeyInput+0xf8>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800023a:	429a      	cmp	r2, r3
 800023c:	d018      	beq.n	8000270 <getKeyInput+0x98>
				KeyReg3[but] = KeyReg2[but];
 800023e:	4a24      	ldr	r2, [pc, #144]	; (80002d0 <getKeyInput+0xf8>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000246:	4923      	ldr	r1, [pc, #140]	; (80002d4 <getKeyInput+0xfc>)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(KeyReg2[but] == PRESSED_STATE){
 800024e:	4a20      	ldr	r2, [pc, #128]	; (80002d0 <getKeyInput+0xf8>)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000256:	2b00      	cmp	r3, #0
 8000258:	d129      	bne.n	80002ae <getKeyInput+0xd6>
					//TODO
					button_flag[but] = 1;
 800025a:	4a1f      	ldr	r2, [pc, #124]	; (80002d8 <getKeyInput+0x100>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2101      	movs	r1, #1
 8000260:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeyPress[but] = TIME_INTO_LONG_PRESSED;
 8000264:	4a1d      	ldr	r2, [pc, #116]	; (80002dc <getKeyInput+0x104>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	21c8      	movs	r1, #200	; 0xc8
 800026a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800026e:	e01e      	b.n	80002ae <getKeyInput+0xd6>
					}
				}
				// Nhấn đè
				else{
					if(KeyReg2[but] == PRESSED_STATE){
 8000270:	4a17      	ldr	r2, [pc, #92]	; (80002d0 <getKeyInput+0xf8>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000278:	2b00      	cmp	r3, #0
 800027a:	d118      	bne.n	80002ae <getKeyInput+0xd6>
						TimerForKeyPress[but] --;
 800027c:	4a17      	ldr	r2, [pc, #92]	; (80002dc <getKeyInput+0x104>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000284:	1e5a      	subs	r2, r3, #1
 8000286:	4915      	ldr	r1, [pc, #84]	; (80002dc <getKeyInput+0x104>)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if(TimerForKeyPress[but] == 0){
 800028e:	4a13      	ldr	r2, [pc, #76]	; (80002dc <getKeyInput+0x104>)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d109      	bne.n	80002ae <getKeyInput+0xd6>
							button_flag[but] = 1;
 800029a:	4a0f      	ldr	r2, [pc, #60]	; (80002d8 <getKeyInput+0x100>)
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2101      	movs	r1, #1
 80002a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
							TimerForKeyPress[but] = TIME_INTO_LONG_PRESSED;
 80002a4:	4a0d      	ldr	r2, [pc, #52]	; (80002dc <getKeyInput+0x104>)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	21c8      	movs	r1, #200	; 0xc8
 80002aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int but = 0; but < 3; but ++){
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	3301      	adds	r3, #1
 80002b2:	607b      	str	r3, [r7, #4]
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	2b02      	cmp	r3, #2
 80002b8:	dda3      	ble.n	8000202 <getKeyInput+0x2a>
						}
					}
				}
		}
	}
}
 80002ba:	bf00      	nop
 80002bc:	bf00      	nop
 80002be:	3708      	adds	r7, #8
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	40010800 	.word	0x40010800
 80002c8:	20000000 	.word	0x20000000
 80002cc:	2000000c 	.word	0x2000000c
 80002d0:	20000018 	.word	0x20000018
 80002d4:	20000024 	.word	0x20000024
 80002d8:	2000009c 	.word	0x2000009c
 80002dc:	20000030 	.word	0x20000030

080002e0 <fsm_automatic_run>:
 *      Author: Admin
 */

#include "fsm_automatic.h"

void fsm_automatic_run(){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
	if (STATUS_MODE != MODE1) return;
 80002e4:	4ba0      	ldr	r3, [pc, #640]	; (8000568 <fsm_automatic_run+0x288>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	2b16      	cmp	r3, #22
 80002ea:	f040 8139 	bne.w	8000560 <fsm_automatic_run+0x280>
	//
	if (TimeRed != TimeYellow + TimeGreen) {
 80002ee:	4b9f      	ldr	r3, [pc, #636]	; (800056c <fsm_automatic_run+0x28c>)
 80002f0:	681a      	ldr	r2, [r3, #0]
 80002f2:	4b9f      	ldr	r3, [pc, #636]	; (8000570 <fsm_automatic_run+0x290>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	441a      	add	r2, r3
 80002f8:	4b9e      	ldr	r3, [pc, #632]	; (8000574 <fsm_automatic_run+0x294>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	429a      	cmp	r2, r3
 80002fe:	d008      	beq.n	8000312 <fsm_automatic_run+0x32>
        TimeRed = 5;
 8000300:	4b9c      	ldr	r3, [pc, #624]	; (8000574 <fsm_automatic_run+0x294>)
 8000302:	2205      	movs	r2, #5
 8000304:	601a      	str	r2, [r3, #0]
        TimeYellow = 2;
 8000306:	4b99      	ldr	r3, [pc, #612]	; (800056c <fsm_automatic_run+0x28c>)
 8000308:	2202      	movs	r2, #2
 800030a:	601a      	str	r2, [r3, #0]
        TimeGreen = 3;
 800030c:	4b98      	ldr	r3, [pc, #608]	; (8000570 <fsm_automatic_run+0x290>)
 800030e:	2203      	movs	r2, #3
 8000310:	601a      	str	r2, [r3, #0]
    }

	switch(STATUS_LED1){
 8000312:	4b99      	ldr	r3, [pc, #612]	; (8000578 <fsm_automatic_run+0x298>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	3b01      	subs	r3, #1
 8000318:	2b03      	cmp	r3, #3
 800031a:	f200 8084 	bhi.w	8000426 <fsm_automatic_run+0x146>
 800031e:	a201      	add	r2, pc, #4	; (adr r2, 8000324 <fsm_automatic_run+0x44>)
 8000320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000324:	08000335 	.word	0x08000335
 8000328:	0800034f 	.word	0x0800034f
 800032c:	080003df 	.word	0x080003df
 8000330:	08000397 	.word	0x08000397
	case INIT:
		OffAll1();
 8000334:	f001 f902 	bl	800153c <OffAll1>

		STATUS_LED1 = AUTO_RED1;
 8000338:	4b8f      	ldr	r3, [pc, #572]	; (8000578 <fsm_automatic_run+0x298>)
 800033a:	2202      	movs	r2, #2
 800033c:	601a      	str	r2, [r3, #0]
		TimeForLed1 = TimeRed;
 800033e:	4b8d      	ldr	r3, [pc, #564]	; (8000574 <fsm_automatic_run+0x294>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4a8e      	ldr	r2, [pc, #568]	; (800057c <fsm_automatic_run+0x29c>)
 8000344:	6013      	str	r3, [r2, #0]
		//setTimer(2, 1000);
		counter_2 = 50;
 8000346:	4b8e      	ldr	r3, [pc, #568]	; (8000580 <fsm_automatic_run+0x2a0>)
 8000348:	2232      	movs	r2, #50	; 0x32
 800034a:	601a      	str	r2, [r3, #0]
		break;
 800034c:	e072      	b.n	8000434 <fsm_automatic_run+0x154>
	case AUTO_RED1:
		OnLedRed1();
 800034e:	f001 f925 	bl	800159c <OnLedRed1>

	    updateBuffer(MODE1);
 8000352:	2016      	movs	r0, #22
 8000354:	f000 fca0 	bl	8000c98 <updateBuffer>
	    display_led7seg();
 8000358:	f000 fd56 	bl	8000e08 <display_led7seg>
		//if(timer_flag[2] == 1){
			//setTimer(2, 1000);
	    counter_2 --;
 800035c:	4b88      	ldr	r3, [pc, #544]	; (8000580 <fsm_automatic_run+0x2a0>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	3b01      	subs	r3, #1
 8000362:	4a87      	ldr	r2, [pc, #540]	; (8000580 <fsm_automatic_run+0x2a0>)
 8000364:	6013      	str	r3, [r2, #0]
	    if(counter_2 <= 0){
 8000366:	4b86      	ldr	r3, [pc, #536]	; (8000580 <fsm_automatic_run+0x2a0>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	2b00      	cmp	r3, #0
 800036c:	dc5d      	bgt.n	800042a <fsm_automatic_run+0x14a>
	    	counter_2 = 50;
 800036e:	4b84      	ldr	r3, [pc, #528]	; (8000580 <fsm_automatic_run+0x2a0>)
 8000370:	2232      	movs	r2, #50	; 0x32
 8000372:	601a      	str	r2, [r3, #0]
			TimeForLed1 --;
 8000374:	4b81      	ldr	r3, [pc, #516]	; (800057c <fsm_automatic_run+0x29c>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	3b01      	subs	r3, #1
 800037a:	4a80      	ldr	r2, [pc, #512]	; (800057c <fsm_automatic_run+0x29c>)
 800037c:	6013      	str	r3, [r2, #0]
			if(TimeForLed1 <= 0){
 800037e:	4b7f      	ldr	r3, [pc, #508]	; (800057c <fsm_automatic_run+0x29c>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2b00      	cmp	r3, #0
 8000384:	dc51      	bgt.n	800042a <fsm_automatic_run+0x14a>
				TimeForLed1 = TimeGreen;
 8000386:	4b7a      	ldr	r3, [pc, #488]	; (8000570 <fsm_automatic_run+0x290>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	4a7c      	ldr	r2, [pc, #496]	; (800057c <fsm_automatic_run+0x29c>)
 800038c:	6013      	str	r3, [r2, #0]
				STATUS_LED1 = AUTO_GREEN1;
 800038e:	4b7a      	ldr	r3, [pc, #488]	; (8000578 <fsm_automatic_run+0x298>)
 8000390:	2204      	movs	r2, #4
 8000392:	601a      	str	r2, [r3, #0]
			}
	    }
		//}
		break;
 8000394:	e049      	b.n	800042a <fsm_automatic_run+0x14a>
	case AUTO_GREEN1:
		OnLedGreen1();
 8000396:	f001 f961 	bl	800165c <OnLedGreen1>

	    updateBuffer(MODE1);
 800039a:	2016      	movs	r0, #22
 800039c:	f000 fc7c 	bl	8000c98 <updateBuffer>
	    display_led7seg();
 80003a0:	f000 fd32 	bl	8000e08 <display_led7seg>
		//if(timer_flag[2] == 1){
			//setTimer(2, 1000);
	    counter_2 --;
 80003a4:	4b76      	ldr	r3, [pc, #472]	; (8000580 <fsm_automatic_run+0x2a0>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	3b01      	subs	r3, #1
 80003aa:	4a75      	ldr	r2, [pc, #468]	; (8000580 <fsm_automatic_run+0x2a0>)
 80003ac:	6013      	str	r3, [r2, #0]
	    if(counter_2 <= 0){
 80003ae:	4b74      	ldr	r3, [pc, #464]	; (8000580 <fsm_automatic_run+0x2a0>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	dc3b      	bgt.n	800042e <fsm_automatic_run+0x14e>
	    	counter_2 = 50;
 80003b6:	4b72      	ldr	r3, [pc, #456]	; (8000580 <fsm_automatic_run+0x2a0>)
 80003b8:	2232      	movs	r2, #50	; 0x32
 80003ba:	601a      	str	r2, [r3, #0]
			TimeForLed1 --;
 80003bc:	4b6f      	ldr	r3, [pc, #444]	; (800057c <fsm_automatic_run+0x29c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	3b01      	subs	r3, #1
 80003c2:	4a6e      	ldr	r2, [pc, #440]	; (800057c <fsm_automatic_run+0x29c>)
 80003c4:	6013      	str	r3, [r2, #0]
			if(TimeForLed1 <= 0){
 80003c6:	4b6d      	ldr	r3, [pc, #436]	; (800057c <fsm_automatic_run+0x29c>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	dc2f      	bgt.n	800042e <fsm_automatic_run+0x14e>
				TimeForLed1 = TimeYellow;
 80003ce:	4b67      	ldr	r3, [pc, #412]	; (800056c <fsm_automatic_run+0x28c>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	4a6a      	ldr	r2, [pc, #424]	; (800057c <fsm_automatic_run+0x29c>)
 80003d4:	6013      	str	r3, [r2, #0]
				STATUS_LED1 = AUTO_YELLOW1;
 80003d6:	4b68      	ldr	r3, [pc, #416]	; (8000578 <fsm_automatic_run+0x298>)
 80003d8:	2203      	movs	r2, #3
 80003da:	601a      	str	r2, [r3, #0]
			}

	    }
		//}
		break;
 80003dc:	e027      	b.n	800042e <fsm_automatic_run+0x14e>
	case AUTO_YELLOW1:
		OnLedYellow1();
 80003de:	f001 f90d 	bl	80015fc <OnLedYellow1>

	    updateBuffer(MODE1);
 80003e2:	2016      	movs	r0, #22
 80003e4:	f000 fc58 	bl	8000c98 <updateBuffer>
	    display_led7seg();
 80003e8:	f000 fd0e 	bl	8000e08 <display_led7seg>

		//if(timer_flag[2] == 1){
			//setTimer(2, 1000);
	    counter_2 --;
 80003ec:	4b64      	ldr	r3, [pc, #400]	; (8000580 <fsm_automatic_run+0x2a0>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	3b01      	subs	r3, #1
 80003f2:	4a63      	ldr	r2, [pc, #396]	; (8000580 <fsm_automatic_run+0x2a0>)
 80003f4:	6013      	str	r3, [r2, #0]
	    if(counter_2 <= 0){
 80003f6:	4b62      	ldr	r3, [pc, #392]	; (8000580 <fsm_automatic_run+0x2a0>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	dc19      	bgt.n	8000432 <fsm_automatic_run+0x152>
	    	counter_2 = 50;
 80003fe:	4b60      	ldr	r3, [pc, #384]	; (8000580 <fsm_automatic_run+0x2a0>)
 8000400:	2232      	movs	r2, #50	; 0x32
 8000402:	601a      	str	r2, [r3, #0]
			TimeForLed1 --;
 8000404:	4b5d      	ldr	r3, [pc, #372]	; (800057c <fsm_automatic_run+0x29c>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	3b01      	subs	r3, #1
 800040a:	4a5c      	ldr	r2, [pc, #368]	; (800057c <fsm_automatic_run+0x29c>)
 800040c:	6013      	str	r3, [r2, #0]
			if(TimeForLed1 <= 0){
 800040e:	4b5b      	ldr	r3, [pc, #364]	; (800057c <fsm_automatic_run+0x29c>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	2b00      	cmp	r3, #0
 8000414:	dc0d      	bgt.n	8000432 <fsm_automatic_run+0x152>
				TimeForLed1 = TimeRed;
 8000416:	4b57      	ldr	r3, [pc, #348]	; (8000574 <fsm_automatic_run+0x294>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4a58      	ldr	r2, [pc, #352]	; (800057c <fsm_automatic_run+0x29c>)
 800041c:	6013      	str	r3, [r2, #0]
				STATUS_LED1 = AUTO_RED1;
 800041e:	4b56      	ldr	r3, [pc, #344]	; (8000578 <fsm_automatic_run+0x298>)
 8000420:	2202      	movs	r2, #2
 8000422:	601a      	str	r2, [r3, #0]
			}
	    }
		//}
		break;
 8000424:	e005      	b.n	8000432 <fsm_automatic_run+0x152>
	default:
		break;
 8000426:	bf00      	nop
 8000428:	e004      	b.n	8000434 <fsm_automatic_run+0x154>
		break;
 800042a:	bf00      	nop
 800042c:	e002      	b.n	8000434 <fsm_automatic_run+0x154>
		break;
 800042e:	bf00      	nop
 8000430:	e000      	b.n	8000434 <fsm_automatic_run+0x154>
		break;
 8000432:	bf00      	nop
	}
	//
	switch(STATUS_LED2){
 8000434:	4b53      	ldr	r3, [pc, #332]	; (8000584 <fsm_automatic_run+0x2a4>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	3b01      	subs	r3, #1
 800043a:	2b06      	cmp	r3, #6
 800043c:	f200 8092 	bhi.w	8000564 <fsm_automatic_run+0x284>
 8000440:	a201      	add	r2, pc, #4	; (adr r2, 8000448 <fsm_automatic_run+0x168>)
 8000442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000446:	bf00      	nop
 8000448:	08000465 	.word	0x08000465
 800044c:	08000565 	.word	0x08000565
 8000450:	08000565 	.word	0x08000565
 8000454:	08000565 	.word	0x08000565
 8000458:	08000489 	.word	0x08000489
 800045c:	08000519 	.word	0x08000519
 8000460:	080004d1 	.word	0x080004d1
	case INIT:
		OffAll2();
 8000464:	f001 f882 	bl	800156c <OffAll2>

	    updateBuffer(MODE1);
 8000468:	2016      	movs	r0, #22
 800046a:	f000 fc15 	bl	8000c98 <updateBuffer>
	    display_led7seg();
 800046e:	f000 fccb 	bl	8000e08 <display_led7seg>

		STATUS_LED2 = AUTO_GREEN2;
 8000472:	4b44      	ldr	r3, [pc, #272]	; (8000584 <fsm_automatic_run+0x2a4>)
 8000474:	2207      	movs	r2, #7
 8000476:	601a      	str	r2, [r3, #0]
		TimeForLed2 = TimeGreen;
 8000478:	4b3d      	ldr	r3, [pc, #244]	; (8000570 <fsm_automatic_run+0x290>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	4a42      	ldr	r2, [pc, #264]	; (8000588 <fsm_automatic_run+0x2a8>)
 800047e:	6013      	str	r3, [r2, #0]
		//setTimer(3, 1000);
		counter_3 = 50;
 8000480:	4b42      	ldr	r3, [pc, #264]	; (800058c <fsm_automatic_run+0x2ac>)
 8000482:	2232      	movs	r2, #50	; 0x32
 8000484:	601a      	str	r2, [r3, #0]
		break;
 8000486:	e088      	b.n	800059a <fsm_automatic_run+0x2ba>
	case AUTO_RED2:
		OnLedRed2();
 8000488:	f001 f8a0 	bl	80015cc <OnLedRed2>

	    updateBuffer(MODE1);
 800048c:	2016      	movs	r0, #22
 800048e:	f000 fc03 	bl	8000c98 <updateBuffer>
	    display_led7seg();
 8000492:	f000 fcb9 	bl	8000e08 <display_led7seg>

		//if(timer_flag[3] == 1){
			//setTimer(3, 1000);
	    counter_3 --;
 8000496:	4b3d      	ldr	r3, [pc, #244]	; (800058c <fsm_automatic_run+0x2ac>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	3b01      	subs	r3, #1
 800049c:	4a3b      	ldr	r2, [pc, #236]	; (800058c <fsm_automatic_run+0x2ac>)
 800049e:	6013      	str	r3, [r2, #0]
	    if(counter_3 <= 0)
 80004a0:	4b3a      	ldr	r3, [pc, #232]	; (800058c <fsm_automatic_run+0x2ac>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	dc73      	bgt.n	8000590 <fsm_automatic_run+0x2b0>
	    {
	    	counter_3 = 50;
 80004a8:	4b38      	ldr	r3, [pc, #224]	; (800058c <fsm_automatic_run+0x2ac>)
 80004aa:	2232      	movs	r2, #50	; 0x32
 80004ac:	601a      	str	r2, [r3, #0]
			TimeForLed2 --;
 80004ae:	4b36      	ldr	r3, [pc, #216]	; (8000588 <fsm_automatic_run+0x2a8>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	3b01      	subs	r3, #1
 80004b4:	4a34      	ldr	r2, [pc, #208]	; (8000588 <fsm_automatic_run+0x2a8>)
 80004b6:	6013      	str	r3, [r2, #0]
			if(TimeForLed2 <= 0){
 80004b8:	4b33      	ldr	r3, [pc, #204]	; (8000588 <fsm_automatic_run+0x2a8>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	dc67      	bgt.n	8000590 <fsm_automatic_run+0x2b0>
				TimeForLed2 = TimeGreen;
 80004c0:	4b2b      	ldr	r3, [pc, #172]	; (8000570 <fsm_automatic_run+0x290>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a30      	ldr	r2, [pc, #192]	; (8000588 <fsm_automatic_run+0x2a8>)
 80004c6:	6013      	str	r3, [r2, #0]
				STATUS_LED2 = AUTO_GREEN2;
 80004c8:	4b2e      	ldr	r3, [pc, #184]	; (8000584 <fsm_automatic_run+0x2a4>)
 80004ca:	2207      	movs	r2, #7
 80004cc:	601a      	str	r2, [r3, #0]
			}
	    }
		//}
		break;
 80004ce:	e05f      	b.n	8000590 <fsm_automatic_run+0x2b0>
	case AUTO_GREEN2:
		OnLedGreen2();
 80004d0:	f001 f8dc 	bl	800168c <OnLedGreen2>

	    updateBuffer(MODE1);
 80004d4:	2016      	movs	r0, #22
 80004d6:	f000 fbdf 	bl	8000c98 <updateBuffer>
	    display_led7seg();
 80004da:	f000 fc95 	bl	8000e08 <display_led7seg>

		//if(timer_flag[3] == 1){
			//setTimer(3, 1000);
	    counter_3 --;
 80004de:	4b2b      	ldr	r3, [pc, #172]	; (800058c <fsm_automatic_run+0x2ac>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	3b01      	subs	r3, #1
 80004e4:	4a29      	ldr	r2, [pc, #164]	; (800058c <fsm_automatic_run+0x2ac>)
 80004e6:	6013      	str	r3, [r2, #0]
	    if(counter_3 <= 0)
 80004e8:	4b28      	ldr	r3, [pc, #160]	; (800058c <fsm_automatic_run+0x2ac>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	dc51      	bgt.n	8000594 <fsm_automatic_run+0x2b4>
	    {
	    	counter_3 = 50;
 80004f0:	4b26      	ldr	r3, [pc, #152]	; (800058c <fsm_automatic_run+0x2ac>)
 80004f2:	2232      	movs	r2, #50	; 0x32
 80004f4:	601a      	str	r2, [r3, #0]
			TimeForLed2 --;
 80004f6:	4b24      	ldr	r3, [pc, #144]	; (8000588 <fsm_automatic_run+0x2a8>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	3b01      	subs	r3, #1
 80004fc:	4a22      	ldr	r2, [pc, #136]	; (8000588 <fsm_automatic_run+0x2a8>)
 80004fe:	6013      	str	r3, [r2, #0]
			if(TimeForLed2 <= 0){
 8000500:	4b21      	ldr	r3, [pc, #132]	; (8000588 <fsm_automatic_run+0x2a8>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	2b00      	cmp	r3, #0
 8000506:	dc45      	bgt.n	8000594 <fsm_automatic_run+0x2b4>
				TimeForLed2 = TimeYellow;
 8000508:	4b18      	ldr	r3, [pc, #96]	; (800056c <fsm_automatic_run+0x28c>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a1e      	ldr	r2, [pc, #120]	; (8000588 <fsm_automatic_run+0x2a8>)
 800050e:	6013      	str	r3, [r2, #0]
				STATUS_LED2 = AUTO_YELLOW2;
 8000510:	4b1c      	ldr	r3, [pc, #112]	; (8000584 <fsm_automatic_run+0x2a4>)
 8000512:	2206      	movs	r2, #6
 8000514:	601a      	str	r2, [r3, #0]
			}

	   }
		//}
		break;
 8000516:	e03d      	b.n	8000594 <fsm_automatic_run+0x2b4>
	case AUTO_YELLOW2:
		OnLedYellow2();
 8000518:	f001 f888 	bl	800162c <OnLedYellow2>

	    updateBuffer(MODE1);
 800051c:	2016      	movs	r0, #22
 800051e:	f000 fbbb 	bl	8000c98 <updateBuffer>
	    display_led7seg();
 8000522:	f000 fc71 	bl	8000e08 <display_led7seg>
		//if(timer_flag[3] == 1){
			//setTimer(3, 1000);
	    counter_3 --;
 8000526:	4b19      	ldr	r3, [pc, #100]	; (800058c <fsm_automatic_run+0x2ac>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	3b01      	subs	r3, #1
 800052c:	4a17      	ldr	r2, [pc, #92]	; (800058c <fsm_automatic_run+0x2ac>)
 800052e:	6013      	str	r3, [r2, #0]
	    if(counter_3 <= 0){
 8000530:	4b16      	ldr	r3, [pc, #88]	; (800058c <fsm_automatic_run+0x2ac>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	dc2f      	bgt.n	8000598 <fsm_automatic_run+0x2b8>
	    	counter_3 = 50;
 8000538:	4b14      	ldr	r3, [pc, #80]	; (800058c <fsm_automatic_run+0x2ac>)
 800053a:	2232      	movs	r2, #50	; 0x32
 800053c:	601a      	str	r2, [r3, #0]
			TimeForLed2 --;
 800053e:	4b12      	ldr	r3, [pc, #72]	; (8000588 <fsm_automatic_run+0x2a8>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	3b01      	subs	r3, #1
 8000544:	4a10      	ldr	r2, [pc, #64]	; (8000588 <fsm_automatic_run+0x2a8>)
 8000546:	6013      	str	r3, [r2, #0]
			if(TimeForLed2 <= 0){
 8000548:	4b0f      	ldr	r3, [pc, #60]	; (8000588 <fsm_automatic_run+0x2a8>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	2b00      	cmp	r3, #0
 800054e:	dc23      	bgt.n	8000598 <fsm_automatic_run+0x2b8>
				TimeForLed2 = TimeRed;
 8000550:	4b08      	ldr	r3, [pc, #32]	; (8000574 <fsm_automatic_run+0x294>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4a0c      	ldr	r2, [pc, #48]	; (8000588 <fsm_automatic_run+0x2a8>)
 8000556:	6013      	str	r3, [r2, #0]
				STATUS_LED2 = AUTO_RED2;
 8000558:	4b0a      	ldr	r3, [pc, #40]	; (8000584 <fsm_automatic_run+0x2a4>)
 800055a:	2205      	movs	r2, #5
 800055c:	601a      	str	r2, [r3, #0]
			}
		 }
		//}
		break;
 800055e:	e01b      	b.n	8000598 <fsm_automatic_run+0x2b8>
	if (STATUS_MODE != MODE1) return;
 8000560:	bf00      	nop
 8000562:	e01a      	b.n	800059a <fsm_automatic_run+0x2ba>
	default:
		break;
 8000564:	bf00      	nop
 8000566:	e018      	b.n	800059a <fsm_automatic_run+0x2ba>
 8000568:	20000048 	.word	0x20000048
 800056c:	20000058 	.word	0x20000058
 8000570:	20000054 	.word	0x20000054
 8000574:	20000050 	.word	0x20000050
 8000578:	2000003c 	.word	0x2000003c
 800057c:	2000005c 	.word	0x2000005c
 8000580:	20000064 	.word	0x20000064
 8000584:	20000040 	.word	0x20000040
 8000588:	20000060 	.word	0x20000060
 800058c:	20000068 	.word	0x20000068
		break;
 8000590:	bf00      	nop
 8000592:	e002      	b.n	800059a <fsm_automatic_run+0x2ba>
		break;
 8000594:	bf00      	nop
 8000596:	e000      	b.n	800059a <fsm_automatic_run+0x2ba>
		break;
 8000598:	bf00      	nop
	}
}
 800059a:	bd80      	pop	{r7, pc}

0800059c <fsm_manual_run>:
 *      Author: Admin
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	switch(STATUS_MODE){
 80005a0:	4b33      	ldr	r3, [pc, #204]	; (8000670 <fsm_manual_run+0xd4>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b19      	cmp	r3, #25
 80005a6:	d03e      	beq.n	8000626 <fsm_manual_run+0x8a>
 80005a8:	2b19      	cmp	r3, #25
 80005aa:	dc58      	bgt.n	800065e <fsm_manual_run+0xc2>
 80005ac:	2b17      	cmp	r3, #23
 80005ae:	d002      	beq.n	80005b6 <fsm_manual_run+0x1a>
 80005b0:	2b18      	cmp	r3, #24
 80005b2:	d01c      	beq.n	80005ee <fsm_manual_run+0x52>
		if(isButtonPressed(1)){
			value = (value < 99) ? value + 1 : 1;
		}
		break;
	default:
		break;
 80005b4:	e053      	b.n	800065e <fsm_manual_run+0xc2>
		BlinkyLed(RED);
 80005b6:	2028      	movs	r0, #40	; 0x28
 80005b8:	f001 f8b0 	bl	800171c <BlinkyLed>
		updateBuffer(STATUS_MODE);
 80005bc:	4b2c      	ldr	r3, [pc, #176]	; (8000670 <fsm_manual_run+0xd4>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 fb69 	bl	8000c98 <updateBuffer>
		display_led7seg();
 80005c6:	f000 fc1f 	bl	8000e08 <display_led7seg>
		if(isButtonPressed(1)){
 80005ca:	2001      	movs	r0, #1
 80005cc:	f7ff fdea 	bl	80001a4 <isButtonPressed>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d045      	beq.n	8000662 <fsm_manual_run+0xc6>
			value = (value < 99) ? value + 1 : 1;
 80005d6:	4b27      	ldr	r3, [pc, #156]	; (8000674 <fsm_manual_run+0xd8>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2b62      	cmp	r3, #98	; 0x62
 80005dc:	dc03      	bgt.n	80005e6 <fsm_manual_run+0x4a>
 80005de:	4b25      	ldr	r3, [pc, #148]	; (8000674 <fsm_manual_run+0xd8>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	3301      	adds	r3, #1
 80005e4:	e000      	b.n	80005e8 <fsm_manual_run+0x4c>
 80005e6:	2301      	movs	r3, #1
 80005e8:	4a22      	ldr	r2, [pc, #136]	; (8000674 <fsm_manual_run+0xd8>)
 80005ea:	6013      	str	r3, [r2, #0]
		break;
 80005ec:	e039      	b.n	8000662 <fsm_manual_run+0xc6>
		BlinkyLed(YELLOW);
 80005ee:	2029      	movs	r0, #41	; 0x29
 80005f0:	f001 f894 	bl	800171c <BlinkyLed>
		updateBuffer(STATUS_MODE);
 80005f4:	4b1e      	ldr	r3, [pc, #120]	; (8000670 <fsm_manual_run+0xd4>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 fb4d 	bl	8000c98 <updateBuffer>
		display_led7seg();
 80005fe:	f000 fc03 	bl	8000e08 <display_led7seg>
		if(isButtonPressed(1)){
 8000602:	2001      	movs	r0, #1
 8000604:	f7ff fdce 	bl	80001a4 <isButtonPressed>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d02b      	beq.n	8000666 <fsm_manual_run+0xca>
			value = (value < 99) ? value + 1 : 1;
 800060e:	4b19      	ldr	r3, [pc, #100]	; (8000674 <fsm_manual_run+0xd8>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	2b62      	cmp	r3, #98	; 0x62
 8000614:	dc03      	bgt.n	800061e <fsm_manual_run+0x82>
 8000616:	4b17      	ldr	r3, [pc, #92]	; (8000674 <fsm_manual_run+0xd8>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	3301      	adds	r3, #1
 800061c:	e000      	b.n	8000620 <fsm_manual_run+0x84>
 800061e:	2301      	movs	r3, #1
 8000620:	4a14      	ldr	r2, [pc, #80]	; (8000674 <fsm_manual_run+0xd8>)
 8000622:	6013      	str	r3, [r2, #0]
		break;
 8000624:	e01f      	b.n	8000666 <fsm_manual_run+0xca>
		BlinkyLed(GREEN);
 8000626:	202a      	movs	r0, #42	; 0x2a
 8000628:	f001 f878 	bl	800171c <BlinkyLed>
		updateBuffer(STATUS_MODE);
 800062c:	4b10      	ldr	r3, [pc, #64]	; (8000670 <fsm_manual_run+0xd4>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4618      	mov	r0, r3
 8000632:	f000 fb31 	bl	8000c98 <updateBuffer>
		display_led7seg();
 8000636:	f000 fbe7 	bl	8000e08 <display_led7seg>
		if(isButtonPressed(1)){
 800063a:	2001      	movs	r0, #1
 800063c:	f7ff fdb2 	bl	80001a4 <isButtonPressed>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d011      	beq.n	800066a <fsm_manual_run+0xce>
			value = (value < 99) ? value + 1 : 1;
 8000646:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <fsm_manual_run+0xd8>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2b62      	cmp	r3, #98	; 0x62
 800064c:	dc03      	bgt.n	8000656 <fsm_manual_run+0xba>
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <fsm_manual_run+0xd8>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3301      	adds	r3, #1
 8000654:	e000      	b.n	8000658 <fsm_manual_run+0xbc>
 8000656:	2301      	movs	r3, #1
 8000658:	4a06      	ldr	r2, [pc, #24]	; (8000674 <fsm_manual_run+0xd8>)
 800065a:	6013      	str	r3, [r2, #0]
		break;
 800065c:	e005      	b.n	800066a <fsm_manual_run+0xce>
		break;
 800065e:	bf00      	nop
 8000660:	e004      	b.n	800066c <fsm_manual_run+0xd0>
		break;
 8000662:	bf00      	nop
 8000664:	e002      	b.n	800066c <fsm_manual_run+0xd0>
		break;
 8000666:	bf00      	nop
 8000668:	e000      	b.n	800066c <fsm_manual_run+0xd0>
		break;
 800066a:	bf00      	nop
	}
}
 800066c:	bf00      	nop
 800066e:	bd80      	pop	{r7, pc}
 8000670:	20000048 	.word	0x20000048
 8000674:	200000b8 	.word	0x200000b8

08000678 <fsm_setting_run>:
 *      Author: Admin
 */

#include "fsm_setting.h"

void fsm_setting_run(){
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
	switch(STATUS_MODE){
 800067c:	4b5a      	ldr	r3, [pc, #360]	; (80007e8 <fsm_setting_run+0x170>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	3b01      	subs	r3, #1
 8000682:	2b18      	cmp	r3, #24
 8000684:	f200 80a4 	bhi.w	80007d0 <fsm_setting_run+0x158>
 8000688:	a201      	add	r2, pc, #4	; (adr r2, 8000690 <fsm_setting_run+0x18>)
 800068a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800068e:	bf00      	nop
 8000690:	080006f5 	.word	0x080006f5
 8000694:	080007d1 	.word	0x080007d1
 8000698:	080007d1 	.word	0x080007d1
 800069c:	080007d1 	.word	0x080007d1
 80006a0:	080007d1 	.word	0x080007d1
 80006a4:	080007d1 	.word	0x080007d1
 80006a8:	080007d1 	.word	0x080007d1
 80006ac:	080007d1 	.word	0x080007d1
 80006b0:	080007d1 	.word	0x080007d1
 80006b4:	080007d1 	.word	0x080007d1
 80006b8:	080007d1 	.word	0x080007d1
 80006bc:	080007d1 	.word	0x080007d1
 80006c0:	080007d1 	.word	0x080007d1
 80006c4:	080007d1 	.word	0x080007d1
 80006c8:	080007d1 	.word	0x080007d1
 80006cc:	080007d1 	.word	0x080007d1
 80006d0:	080007d1 	.word	0x080007d1
 80006d4:	080007d1 	.word	0x080007d1
 80006d8:	080007d1 	.word	0x080007d1
 80006dc:	080007d1 	.word	0x080007d1
 80006e0:	080007d1 	.word	0x080007d1
 80006e4:	080006fd 	.word	0x080006fd
 80006e8:	0800071f 	.word	0x0800071f
 80006ec:	08000757 	.word	0x08000757
 80006f0:	0800078f 	.word	0x0800078f
	case INIT:
		STATUS_MODE = MODE1;
 80006f4:	4b3c      	ldr	r3, [pc, #240]	; (80007e8 <fsm_setting_run+0x170>)
 80006f6:	2216      	movs	r2, #22
 80006f8:	601a      	str	r2, [r3, #0]
		break;
 80006fa:	e072      	b.n	80007e2 <fsm_setting_run+0x16a>
	case MODE1:
		if(isButtonPressed(0)){
 80006fc:	2000      	movs	r0, #0
 80006fe:	f7ff fd51 	bl	80001a4 <isButtonPressed>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d065      	beq.n	80007d4 <fsm_setting_run+0x15c>
			STATUS_MODE = MODE2;
 8000708:	4b37      	ldr	r3, [pc, #220]	; (80007e8 <fsm_setting_run+0x170>)
 800070a:	2217      	movs	r2, #23
 800070c:	601a      	str	r2, [r3, #0]
			value = TimeRed;
 800070e:	4b37      	ldr	r3, [pc, #220]	; (80007ec <fsm_setting_run+0x174>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4a37      	ldr	r2, [pc, #220]	; (80007f0 <fsm_setting_run+0x178>)
 8000714:	6013      	str	r3, [r2, #0]
			STATUS_BLINKY = INIT;
 8000716:	4b37      	ldr	r3, [pc, #220]	; (80007f4 <fsm_setting_run+0x17c>)
 8000718:	2201      	movs	r2, #1
 800071a:	601a      	str	r2, [r3, #0]
		}
		break;
 800071c:	e05a      	b.n	80007d4 <fsm_setting_run+0x15c>
	case MODE2:
		if(isButtonPressed(0)){
 800071e:	2000      	movs	r0, #0
 8000720:	f7ff fd40 	bl	80001a4 <isButtonPressed>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d00a      	beq.n	8000740 <fsm_setting_run+0xc8>
			STATUS_MODE = MODE3;
 800072a:	4b2f      	ldr	r3, [pc, #188]	; (80007e8 <fsm_setting_run+0x170>)
 800072c:	2218      	movs	r2, #24
 800072e:	601a      	str	r2, [r3, #0]
			value = TimeYellow;
 8000730:	4b31      	ldr	r3, [pc, #196]	; (80007f8 <fsm_setting_run+0x180>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a2e      	ldr	r2, [pc, #184]	; (80007f0 <fsm_setting_run+0x178>)
 8000736:	6013      	str	r3, [r2, #0]
			STATUS_BLINKY = INIT;
 8000738:	4b2e      	ldr	r3, [pc, #184]	; (80007f4 <fsm_setting_run+0x17c>)
 800073a:	2201      	movs	r2, #1
 800073c:	601a      	str	r2, [r3, #0]
		}
		else if(isButtonPressed(2)){
			TimeRed = value;
		}
		break;
 800073e:	e04b      	b.n	80007d8 <fsm_setting_run+0x160>
		else if(isButtonPressed(2)){
 8000740:	2002      	movs	r0, #2
 8000742:	f7ff fd2f 	bl	80001a4 <isButtonPressed>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d045      	beq.n	80007d8 <fsm_setting_run+0x160>
			TimeRed = value;
 800074c:	4b28      	ldr	r3, [pc, #160]	; (80007f0 <fsm_setting_run+0x178>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a26      	ldr	r2, [pc, #152]	; (80007ec <fsm_setting_run+0x174>)
 8000752:	6013      	str	r3, [r2, #0]
		break;
 8000754:	e040      	b.n	80007d8 <fsm_setting_run+0x160>
	case MODE3:
		if(isButtonPressed(0)){
 8000756:	2000      	movs	r0, #0
 8000758:	f7ff fd24 	bl	80001a4 <isButtonPressed>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d00a      	beq.n	8000778 <fsm_setting_run+0x100>
			STATUS_MODE = MODE4;
 8000762:	4b21      	ldr	r3, [pc, #132]	; (80007e8 <fsm_setting_run+0x170>)
 8000764:	2219      	movs	r2, #25
 8000766:	601a      	str	r2, [r3, #0]
			value = TimeGreen;
 8000768:	4b24      	ldr	r3, [pc, #144]	; (80007fc <fsm_setting_run+0x184>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a20      	ldr	r2, [pc, #128]	; (80007f0 <fsm_setting_run+0x178>)
 800076e:	6013      	str	r3, [r2, #0]
			STATUS_BLINKY = INIT;
 8000770:	4b20      	ldr	r3, [pc, #128]	; (80007f4 <fsm_setting_run+0x17c>)
 8000772:	2201      	movs	r2, #1
 8000774:	601a      	str	r2, [r3, #0]
		}
		else if(isButtonPressed(2)){
			TimeYellow = value;
		}
		break;
 8000776:	e031      	b.n	80007dc <fsm_setting_run+0x164>
		else if(isButtonPressed(2)){
 8000778:	2002      	movs	r0, #2
 800077a:	f7ff fd13 	bl	80001a4 <isButtonPressed>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d02b      	beq.n	80007dc <fsm_setting_run+0x164>
			TimeYellow = value;
 8000784:	4b1a      	ldr	r3, [pc, #104]	; (80007f0 <fsm_setting_run+0x178>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a1b      	ldr	r2, [pc, #108]	; (80007f8 <fsm_setting_run+0x180>)
 800078a:	6013      	str	r3, [r2, #0]
		break;
 800078c:	e026      	b.n	80007dc <fsm_setting_run+0x164>
	case MODE4:
		if(isButtonPressed(0)){
 800078e:	2000      	movs	r0, #0
 8000790:	f7ff fd08 	bl	80001a4 <isButtonPressed>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d00f      	beq.n	80007ba <fsm_setting_run+0x142>
			STATUS_MODE = MODE1;
 800079a:	4b13      	ldr	r3, [pc, #76]	; (80007e8 <fsm_setting_run+0x170>)
 800079c:	2216      	movs	r2, #22
 800079e:	601a      	str	r2, [r3, #0]

			STATUS_LED1 = INIT;
 80007a0:	4b17      	ldr	r3, [pc, #92]	; (8000800 <fsm_setting_run+0x188>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
			STATUS_LED2 = INIT;
 80007a6:	4b17      	ldr	r3, [pc, #92]	; (8000804 <fsm_setting_run+0x18c>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	601a      	str	r2, [r3, #0]
			STATUS_7SEG = INIT;
 80007ac:	4b16      	ldr	r3, [pc, #88]	; (8000808 <fsm_setting_run+0x190>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	601a      	str	r2, [r3, #0]

			STATUS_BLINKY = INIT;
 80007b2:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <fsm_setting_run+0x17c>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	601a      	str	r2, [r3, #0]
		}
		else if(isButtonPressed(2)){
			TimeGreen = value;
		}
		break;
 80007b8:	e012      	b.n	80007e0 <fsm_setting_run+0x168>
		else if(isButtonPressed(2)){
 80007ba:	2002      	movs	r0, #2
 80007bc:	f7ff fcf2 	bl	80001a4 <isButtonPressed>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d00c      	beq.n	80007e0 <fsm_setting_run+0x168>
			TimeGreen = value;
 80007c6:	4b0a      	ldr	r3, [pc, #40]	; (80007f0 <fsm_setting_run+0x178>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a0c      	ldr	r2, [pc, #48]	; (80007fc <fsm_setting_run+0x184>)
 80007cc:	6013      	str	r3, [r2, #0]
		break;
 80007ce:	e007      	b.n	80007e0 <fsm_setting_run+0x168>
	default:
		break;
 80007d0:	bf00      	nop
 80007d2:	e006      	b.n	80007e2 <fsm_setting_run+0x16a>
		break;
 80007d4:	bf00      	nop
 80007d6:	e004      	b.n	80007e2 <fsm_setting_run+0x16a>
		break;
 80007d8:	bf00      	nop
 80007da:	e002      	b.n	80007e2 <fsm_setting_run+0x16a>
		break;
 80007dc:	bf00      	nop
 80007de:	e000      	b.n	80007e2 <fsm_setting_run+0x16a>
		break;
 80007e0:	bf00      	nop
	}


}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	20000048 	.word	0x20000048
 80007ec:	20000050 	.word	0x20000050
 80007f0:	200000b8 	.word	0x200000b8
 80007f4:	2000004c 	.word	0x2000004c
 80007f8:	20000058 	.word	0x20000058
 80007fc:	20000054 	.word	0x20000054
 8000800:	2000003c 	.word	0x2000003c
 8000804:	20000040 	.word	0x20000040
 8000808:	20000044 	.word	0x20000044

0800080c <display7SEG>:
 *      Author: Admin
 */

#include "led7_segment.h"

void display7SEG(int num){
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2b09      	cmp	r3, #9
 8000818:	f200 819e 	bhi.w	8000b58 <display7SEG+0x34c>
 800081c:	a201      	add	r2, pc, #4	; (adr r2, 8000824 <display7SEG+0x18>)
 800081e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000822:	bf00      	nop
 8000824:	0800084d 	.word	0x0800084d
 8000828:	0800089b 	.word	0x0800089b
 800082c:	080008e9 	.word	0x080008e9
 8000830:	08000937 	.word	0x08000937
 8000834:	08000985 	.word	0x08000985
 8000838:	080009d3 	.word	0x080009d3
 800083c:	08000a21 	.word	0x08000a21
 8000840:	08000a6f 	.word	0x08000a6f
 8000844:	08000abd 	.word	0x08000abd
 8000848:	08000b0b 	.word	0x08000b0b
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 800084c:	2200      	movs	r2, #0
 800084e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000852:	48c4      	ldr	r0, [pc, #784]	; (8000b64 <display7SEG+0x358>)
 8000854:	f001 fafd 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8000858:	2200      	movs	r2, #0
 800085a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800085e:	48c1      	ldr	r0, [pc, #772]	; (8000b64 <display7SEG+0x358>)
 8000860:	f001 faf7 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000864:	2200      	movs	r2, #0
 8000866:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800086a:	48be      	ldr	r0, [pc, #760]	; (8000b64 <display7SEG+0x358>)
 800086c:	f001 faf1 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	2101      	movs	r1, #1
 8000874:	48bc      	ldr	r0, [pc, #752]	; (8000b68 <display7SEG+0x35c>)
 8000876:	f001 faec 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2102      	movs	r1, #2
 800087e:	48ba      	ldr	r0, [pc, #744]	; (8000b68 <display7SEG+0x35c>)
 8000880:	f001 fae7 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8000884:	2200      	movs	r2, #0
 8000886:	2104      	movs	r1, #4
 8000888:	48b7      	ldr	r0, [pc, #732]	; (8000b68 <display7SEG+0x35c>)
 800088a:	f001 fae2 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_SET);
 800088e:	2201      	movs	r2, #1
 8000890:	2108      	movs	r1, #8
 8000892:	48b5      	ldr	r0, [pc, #724]	; (8000b68 <display7SEG+0x35c>)
 8000894:	f001 fadd 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 8000898:	e15f      	b.n	8000b5a <display7SEG+0x34e>
	case 1:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_SET);
 800089a:	2201      	movs	r2, #1
 800089c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a0:	48b0      	ldr	r0, [pc, #704]	; (8000b64 <display7SEG+0x358>)
 80008a2:	f001 fad6 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ac:	48ad      	ldr	r0, [pc, #692]	; (8000b64 <display7SEG+0x358>)
 80008ae:	f001 fad0 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008b8:	48aa      	ldr	r0, [pc, #680]	; (8000b64 <display7SEG+0x358>)
 80008ba:	f001 faca 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_SET);
 80008be:	2201      	movs	r2, #1
 80008c0:	2101      	movs	r1, #1
 80008c2:	48a9      	ldr	r0, [pc, #676]	; (8000b68 <display7SEG+0x35c>)
 80008c4:	f001 fac5 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 80008c8:	2201      	movs	r2, #1
 80008ca:	2102      	movs	r1, #2
 80008cc:	48a6      	ldr	r0, [pc, #664]	; (8000b68 <display7SEG+0x35c>)
 80008ce:	f001 fac0 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 80008d2:	2201      	movs	r2, #1
 80008d4:	2104      	movs	r1, #4
 80008d6:	48a4      	ldr	r0, [pc, #656]	; (8000b68 <display7SEG+0x35c>)
 80008d8:	f001 fabb 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_SET);
 80008dc:	2201      	movs	r2, #1
 80008de:	2108      	movs	r1, #8
 80008e0:	48a1      	ldr	r0, [pc, #644]	; (8000b68 <display7SEG+0x35c>)
 80008e2:	f001 fab6 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 80008e6:	e138      	b.n	8000b5a <display7SEG+0x34e>
	case 2:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ee:	489d      	ldr	r0, [pc, #628]	; (8000b64 <display7SEG+0x358>)
 80008f0:	f001 faaf 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008fa:	489a      	ldr	r0, [pc, #616]	; (8000b64 <display7SEG+0x358>)
 80008fc:	f001 faa9 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_SET);
 8000900:	2201      	movs	r2, #1
 8000902:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000906:	4897      	ldr	r0, [pc, #604]	; (8000b64 <display7SEG+0x358>)
 8000908:	f001 faa3 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 800090c:	2200      	movs	r2, #0
 800090e:	2101      	movs	r1, #1
 8000910:	4895      	ldr	r0, [pc, #596]	; (8000b68 <display7SEG+0x35c>)
 8000912:	f001 fa9e 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 8000916:	2200      	movs	r2, #0
 8000918:	2102      	movs	r1, #2
 800091a:	4893      	ldr	r0, [pc, #588]	; (8000b68 <display7SEG+0x35c>)
 800091c:	f001 fa99 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 8000920:	2201      	movs	r2, #1
 8000922:	2104      	movs	r1, #4
 8000924:	4890      	ldr	r0, [pc, #576]	; (8000b68 <display7SEG+0x35c>)
 8000926:	f001 fa94 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	2108      	movs	r1, #8
 800092e:	488e      	ldr	r0, [pc, #568]	; (8000b68 <display7SEG+0x35c>)
 8000930:	f001 fa8f 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 8000934:	e111      	b.n	8000b5a <display7SEG+0x34e>
	case 3:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000936:	2200      	movs	r2, #0
 8000938:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800093c:	4889      	ldr	r0, [pc, #548]	; (8000b64 <display7SEG+0x358>)
 800093e:	f001 fa88 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000948:	4886      	ldr	r0, [pc, #536]	; (8000b64 <display7SEG+0x358>)
 800094a:	f001 fa82 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000954:	4883      	ldr	r0, [pc, #524]	; (8000b64 <display7SEG+0x358>)
 8000956:	f001 fa7c 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	2101      	movs	r1, #1
 800095e:	4882      	ldr	r0, [pc, #520]	; (8000b68 <display7SEG+0x35c>)
 8000960:	f001 fa77 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	2102      	movs	r1, #2
 8000968:	487f      	ldr	r0, [pc, #508]	; (8000b68 <display7SEG+0x35c>)
 800096a:	f001 fa72 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 800096e:	2201      	movs	r2, #1
 8000970:	2104      	movs	r1, #4
 8000972:	487d      	ldr	r0, [pc, #500]	; (8000b68 <display7SEG+0x35c>)
 8000974:	f001 fa6d 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000978:	2200      	movs	r2, #0
 800097a:	2108      	movs	r1, #8
 800097c:	487a      	ldr	r0, [pc, #488]	; (8000b68 <display7SEG+0x35c>)
 800097e:	f001 fa68 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 8000982:	e0ea      	b.n	8000b5a <display7SEG+0x34e>
	case 4:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_SET);
 8000984:	2201      	movs	r2, #1
 8000986:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800098a:	4876      	ldr	r0, [pc, #472]	; (8000b64 <display7SEG+0x358>)
 800098c:	f001 fa61 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8000990:	2200      	movs	r2, #0
 8000992:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000996:	4873      	ldr	r0, [pc, #460]	; (8000b64 <display7SEG+0x358>)
 8000998:	f001 fa5b 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009a2:	4870      	ldr	r0, [pc, #448]	; (8000b64 <display7SEG+0x358>)
 80009a4:	f001 fa55 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_SET);
 80009a8:	2201      	movs	r2, #1
 80009aa:	2101      	movs	r1, #1
 80009ac:	486e      	ldr	r0, [pc, #440]	; (8000b68 <display7SEG+0x35c>)
 80009ae:	f001 fa50 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 80009b2:	2201      	movs	r2, #1
 80009b4:	2102      	movs	r1, #2
 80009b6:	486c      	ldr	r0, [pc, #432]	; (8000b68 <display7SEG+0x35c>)
 80009b8:	f001 fa4b 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 80009bc:	2200      	movs	r2, #0
 80009be:	2104      	movs	r1, #4
 80009c0:	4869      	ldr	r0, [pc, #420]	; (8000b68 <display7SEG+0x35c>)
 80009c2:	f001 fa46 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2108      	movs	r1, #8
 80009ca:	4867      	ldr	r0, [pc, #412]	; (8000b68 <display7SEG+0x35c>)
 80009cc:	f001 fa41 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 80009d0:	e0c3      	b.n	8000b5a <display7SEG+0x34e>
	case 5:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009d8:	4862      	ldr	r0, [pc, #392]	; (8000b64 <display7SEG+0x358>)
 80009da:	f001 fa3a 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009e4:	485f      	ldr	r0, [pc, #380]	; (8000b64 <display7SEG+0x358>)
 80009e6:	f001 fa34 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009f0:	485c      	ldr	r0, [pc, #368]	; (8000b64 <display7SEG+0x358>)
 80009f2:	f001 fa2e 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 80009f6:	2200      	movs	r2, #0
 80009f8:	2101      	movs	r1, #1
 80009fa:	485b      	ldr	r0, [pc, #364]	; (8000b68 <display7SEG+0x35c>)
 80009fc:	f001 fa29 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 8000a00:	2201      	movs	r2, #1
 8000a02:	2102      	movs	r1, #2
 8000a04:	4858      	ldr	r0, [pc, #352]	; (8000b68 <display7SEG+0x35c>)
 8000a06:	f001 fa24 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	2104      	movs	r1, #4
 8000a0e:	4856      	ldr	r0, [pc, #344]	; (8000b68 <display7SEG+0x35c>)
 8000a10:	f001 fa1f 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	2108      	movs	r1, #8
 8000a18:	4853      	ldr	r0, [pc, #332]	; (8000b68 <display7SEG+0x35c>)
 8000a1a:	f001 fa1a 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 8000a1e:	e09c      	b.n	8000b5a <display7SEG+0x34e>
	case 6:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000a20:	2200      	movs	r2, #0
 8000a22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a26:	484f      	ldr	r0, [pc, #316]	; (8000b64 <display7SEG+0x358>)
 8000a28:	f001 fa13 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a32:	484c      	ldr	r0, [pc, #304]	; (8000b64 <display7SEG+0x358>)
 8000a34:	f001 fa0d 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a3e:	4849      	ldr	r0, [pc, #292]	; (8000b64 <display7SEG+0x358>)
 8000a40:	f001 fa07 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 8000a44:	2200      	movs	r2, #0
 8000a46:	2101      	movs	r1, #1
 8000a48:	4847      	ldr	r0, [pc, #284]	; (8000b68 <display7SEG+0x35c>)
 8000a4a:	f001 fa02 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2102      	movs	r1, #2
 8000a52:	4845      	ldr	r0, [pc, #276]	; (8000b68 <display7SEG+0x35c>)
 8000a54:	f001 f9fd 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2104      	movs	r1, #4
 8000a5c:	4842      	ldr	r0, [pc, #264]	; (8000b68 <display7SEG+0x35c>)
 8000a5e:	f001 f9f8 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000a62:	2200      	movs	r2, #0
 8000a64:	2108      	movs	r1, #8
 8000a66:	4840      	ldr	r0, [pc, #256]	; (8000b68 <display7SEG+0x35c>)
 8000a68:	f001 f9f3 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 8000a6c:	e075      	b.n	8000b5a <display7SEG+0x34e>
	case 7:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a74:	483b      	ldr	r0, [pc, #236]	; (8000b64 <display7SEG+0x358>)
 8000a76:	f001 f9ec 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a80:	4838      	ldr	r0, [pc, #224]	; (8000b64 <display7SEG+0x358>)
 8000a82:	f001 f9e6 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000a86:	2200      	movs	r2, #0
 8000a88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a8c:	4835      	ldr	r0, [pc, #212]	; (8000b64 <display7SEG+0x358>)
 8000a8e:	f001 f9e0 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_SET);
 8000a92:	2201      	movs	r2, #1
 8000a94:	2101      	movs	r1, #1
 8000a96:	4834      	ldr	r0, [pc, #208]	; (8000b68 <display7SEG+0x35c>)
 8000a98:	f001 f9db 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	2102      	movs	r1, #2
 8000aa0:	4831      	ldr	r0, [pc, #196]	; (8000b68 <display7SEG+0x35c>)
 8000aa2:	f001 f9d6 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	2104      	movs	r1, #4
 8000aaa:	482f      	ldr	r0, [pc, #188]	; (8000b68 <display7SEG+0x35c>)
 8000aac:	f001 f9d1 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_SET);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	2108      	movs	r1, #8
 8000ab4:	482c      	ldr	r0, [pc, #176]	; (8000b68 <display7SEG+0x35c>)
 8000ab6:	f001 f9cc 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 8000aba:	e04e      	b.n	8000b5a <display7SEG+0x34e>
	case 8:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000abc:	2200      	movs	r2, #0
 8000abe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac2:	4828      	ldr	r0, [pc, #160]	; (8000b64 <display7SEG+0x358>)
 8000ac4:	f001 f9c5 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ace:	4825      	ldr	r0, [pc, #148]	; (8000b64 <display7SEG+0x358>)
 8000ad0:	f001 f9bf 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ada:	4822      	ldr	r0, [pc, #136]	; (8000b64 <display7SEG+0x358>)
 8000adc:	f001 f9b9 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	4820      	ldr	r0, [pc, #128]	; (8000b68 <display7SEG+0x35c>)
 8000ae6:	f001 f9b4 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 8000aea:	2200      	movs	r2, #0
 8000aec:	2102      	movs	r1, #2
 8000aee:	481e      	ldr	r0, [pc, #120]	; (8000b68 <display7SEG+0x35c>)
 8000af0:	f001 f9af 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8000af4:	2200      	movs	r2, #0
 8000af6:	2104      	movs	r1, #4
 8000af8:	481b      	ldr	r0, [pc, #108]	; (8000b68 <display7SEG+0x35c>)
 8000afa:	f001 f9aa 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2108      	movs	r1, #8
 8000b02:	4819      	ldr	r0, [pc, #100]	; (8000b68 <display7SEG+0x35c>)
 8000b04:	f001 f9a5 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 8000b08:	e027      	b.n	8000b5a <display7SEG+0x34e>
	case 9:
		HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b10:	4814      	ldr	r0, [pc, #80]	; (8000b64 <display7SEG+0x358>)
 8000b12:	f001 f99e 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8000b16:	2200      	movs	r2, #0
 8000b18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b1c:	4811      	ldr	r0, [pc, #68]	; (8000b64 <display7SEG+0x358>)
 8000b1e:	f001 f998 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b28:	480e      	ldr	r0, [pc, #56]	; (8000b64 <display7SEG+0x358>)
 8000b2a:	f001 f992 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2101      	movs	r1, #1
 8000b32:	480d      	ldr	r0, [pc, #52]	; (8000b68 <display7SEG+0x35c>)
 8000b34:	f001 f98d 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2102      	movs	r1, #2
 8000b3c:	480a      	ldr	r0, [pc, #40]	; (8000b68 <display7SEG+0x35c>)
 8000b3e:	f001 f988 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2104      	movs	r1, #4
 8000b46:	4808      	ldr	r0, [pc, #32]	; (8000b68 <display7SEG+0x35c>)
 8000b48:	f001 f983 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2108      	movs	r1, #8
 8000b50:	4805      	ldr	r0, [pc, #20]	; (8000b68 <display7SEG+0x35c>)
 8000b52:	f001 f97e 	bl	8001e52 <HAL_GPIO_WritePin>
		break;
 8000b56:	e000      	b.n	8000b5a <display7SEG+0x34e>
	default:
		break;
 8000b58:	bf00      	nop
	}
}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40010800 	.word	0x40010800
 8000b68:	40010c00 	.word	0x40010c00

08000b6c <update7SEG>:


void update7SEG(int index){
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2b03      	cmp	r3, #3
 8000b78:	f200 8084 	bhi.w	8000c84 <update7SEG+0x118>
 8000b7c:	a201      	add	r2, pc, #4	; (adr r2, 8000b84 <update7SEG+0x18>)
 8000b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b82:	bf00      	nop
 8000b84:	08000b95 	.word	0x08000b95
 8000b88:	08000bd1 	.word	0x08000bd1
 8000b8c:	08000c0d 	.word	0x08000c0d
 8000b90:	08000c49 	.word	0x08000c49
	switch (index){
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b9a:	483d      	ldr	r0, [pc, #244]	; (8000c90 <update7SEG+0x124>)
 8000b9c:	f001 f959 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ba6:	483a      	ldr	r0, [pc, #232]	; (8000c90 <update7SEG+0x124>)
 8000ba8:	f001 f953 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000bac:	2201      	movs	r2, #1
 8000bae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bb2:	4837      	ldr	r0, [pc, #220]	; (8000c90 <update7SEG+0x124>)
 8000bb4:	f001 f94d 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000bb8:	2201      	movs	r2, #1
 8000bba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bbe:	4834      	ldr	r0, [pc, #208]	; (8000c90 <update7SEG+0x124>)
 8000bc0:	f001 f947 	bl	8001e52 <HAL_GPIO_WritePin>
		display7SEG(buffer_7seg[0]);
 8000bc4:	4b33      	ldr	r3, [pc, #204]	; (8000c94 <update7SEG+0x128>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fe1f 	bl	800080c <display7SEG>
		break;
 8000bce:	e05a      	b.n	8000c86 <update7SEG+0x11a>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bd6:	482e      	ldr	r0, [pc, #184]	; (8000c90 <update7SEG+0x124>)
 8000bd8:	f001 f93b 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000be2:	482b      	ldr	r0, [pc, #172]	; (8000c90 <update7SEG+0x124>)
 8000be4:	f001 f935 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000be8:	2201      	movs	r2, #1
 8000bea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bee:	4828      	ldr	r0, [pc, #160]	; (8000c90 <update7SEG+0x124>)
 8000bf0:	f001 f92f 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bfa:	4825      	ldr	r0, [pc, #148]	; (8000c90 <update7SEG+0x124>)
 8000bfc:	f001 f929 	bl	8001e52 <HAL_GPIO_WritePin>
		display7SEG(buffer_7seg[1]);
 8000c00:	4b24      	ldr	r3, [pc, #144]	; (8000c94 <update7SEG+0x128>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff fe01 	bl	800080c <display7SEG>
		break;
 8000c0a:	e03c      	b.n	8000c86 <update7SEG+0x11a>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c12:	481f      	ldr	r0, [pc, #124]	; (8000c90 <update7SEG+0x124>)
 8000c14:	f001 f91d 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000c18:	2201      	movs	r2, #1
 8000c1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c1e:	481c      	ldr	r0, [pc, #112]	; (8000c90 <update7SEG+0x124>)
 8000c20:	f001 f917 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c2a:	4819      	ldr	r0, [pc, #100]	; (8000c90 <update7SEG+0x124>)
 8000c2c:	f001 f911 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000c30:	2201      	movs	r2, #1
 8000c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c36:	4816      	ldr	r0, [pc, #88]	; (8000c90 <update7SEG+0x124>)
 8000c38:	f001 f90b 	bl	8001e52 <HAL_GPIO_WritePin>
		display7SEG(buffer_7seg[2]);
 8000c3c:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <update7SEG+0x128>)
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fde3 	bl	800080c <display7SEG>
		break;
 8000c46:	e01e      	b.n	8000c86 <update7SEG+0x11a>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c4e:	4810      	ldr	r0, [pc, #64]	; (8000c90 <update7SEG+0x124>)
 8000c50:	f001 f8ff 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c5a:	480d      	ldr	r0, [pc, #52]	; (8000c90 <update7SEG+0x124>)
 8000c5c:	f001 f8f9 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000c60:	2201      	movs	r2, #1
 8000c62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c66:	480a      	ldr	r0, [pc, #40]	; (8000c90 <update7SEG+0x124>)
 8000c68:	f001 f8f3 	bl	8001e52 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c72:	4807      	ldr	r0, [pc, #28]	; (8000c90 <update7SEG+0x124>)
 8000c74:	f001 f8ed 	bl	8001e52 <HAL_GPIO_WritePin>
		display7SEG(buffer_7seg[3]);
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <update7SEG+0x128>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff fdc5 	bl	800080c <display7SEG>
		break;
 8000c82:	e000      	b.n	8000c86 <update7SEG+0x11a>
	default:
		break;
 8000c84:	bf00      	nop
	}
}
 8000c86:	bf00      	nop
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40010c00 	.word	0x40010c00
 8000c94:	200000a8 	.word	0x200000a8

08000c98 <updateBuffer>:

void updateBuffer(int mode){
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3b16      	subs	r3, #22
 8000ca4:	2b03      	cmp	r3, #3
 8000ca6:	f200 809e 	bhi.w	8000de6 <updateBuffer+0x14e>
 8000caa:	a201      	add	r2, pc, #4	; (adr r2, 8000cb0 <updateBuffer+0x18>)
 8000cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb0:	08000cc1 	.word	0x08000cc1
 8000cb4:	08000d27 	.word	0x08000d27
 8000cb8:	08000d67 	.word	0x08000d67
 8000cbc:	08000da7 	.word	0x08000da7
	switch(mode){
	case MODE1:
		buffer_7seg[0] = TimeForLed1 / 10;
 8000cc0:	4b4c      	ldr	r3, [pc, #304]	; (8000df4 <updateBuffer+0x15c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a4c      	ldr	r2, [pc, #304]	; (8000df8 <updateBuffer+0x160>)
 8000cc6:	fb82 1203 	smull	r1, r2, r2, r3
 8000cca:	1092      	asrs	r2, r2, #2
 8000ccc:	17db      	asrs	r3, r3, #31
 8000cce:	1ad3      	subs	r3, r2, r3
 8000cd0:	4a4a      	ldr	r2, [pc, #296]	; (8000dfc <updateBuffer+0x164>)
 8000cd2:	6013      	str	r3, [r2, #0]
		buffer_7seg[1] = TimeForLed1 % 10;
 8000cd4:	4b47      	ldr	r3, [pc, #284]	; (8000df4 <updateBuffer+0x15c>)
 8000cd6:	6819      	ldr	r1, [r3, #0]
 8000cd8:	4b47      	ldr	r3, [pc, #284]	; (8000df8 <updateBuffer+0x160>)
 8000cda:	fb83 2301 	smull	r2, r3, r3, r1
 8000cde:	109a      	asrs	r2, r3, #2
 8000ce0:	17cb      	asrs	r3, r1, #31
 8000ce2:	1ad2      	subs	r2, r2, r3
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4413      	add	r3, r2
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	1aca      	subs	r2, r1, r3
 8000cee:	4b43      	ldr	r3, [pc, #268]	; (8000dfc <updateBuffer+0x164>)
 8000cf0:	605a      	str	r2, [r3, #4]
		buffer_7seg[2] = TimeForLed2 / 10;
 8000cf2:	4b43      	ldr	r3, [pc, #268]	; (8000e00 <updateBuffer+0x168>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a40      	ldr	r2, [pc, #256]	; (8000df8 <updateBuffer+0x160>)
 8000cf8:	fb82 1203 	smull	r1, r2, r2, r3
 8000cfc:	1092      	asrs	r2, r2, #2
 8000cfe:	17db      	asrs	r3, r3, #31
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	4a3e      	ldr	r2, [pc, #248]	; (8000dfc <updateBuffer+0x164>)
 8000d04:	6093      	str	r3, [r2, #8]
		buffer_7seg[3] = TimeForLed2 % 10;
 8000d06:	4b3e      	ldr	r3, [pc, #248]	; (8000e00 <updateBuffer+0x168>)
 8000d08:	6819      	ldr	r1, [r3, #0]
 8000d0a:	4b3b      	ldr	r3, [pc, #236]	; (8000df8 <updateBuffer+0x160>)
 8000d0c:	fb83 2301 	smull	r2, r3, r3, r1
 8000d10:	109a      	asrs	r2, r3, #2
 8000d12:	17cb      	asrs	r3, r1, #31
 8000d14:	1ad2      	subs	r2, r2, r3
 8000d16:	4613      	mov	r3, r2
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	4413      	add	r3, r2
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	1aca      	subs	r2, r1, r3
 8000d20:	4b36      	ldr	r3, [pc, #216]	; (8000dfc <updateBuffer+0x164>)
 8000d22:	60da      	str	r2, [r3, #12]
		break;
 8000d24:	e060      	b.n	8000de8 <updateBuffer+0x150>
	case MODE2:
		buffer_7seg[0] = value / 10;
 8000d26:	4b37      	ldr	r3, [pc, #220]	; (8000e04 <updateBuffer+0x16c>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a33      	ldr	r2, [pc, #204]	; (8000df8 <updateBuffer+0x160>)
 8000d2c:	fb82 1203 	smull	r1, r2, r2, r3
 8000d30:	1092      	asrs	r2, r2, #2
 8000d32:	17db      	asrs	r3, r3, #31
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	4a31      	ldr	r2, [pc, #196]	; (8000dfc <updateBuffer+0x164>)
 8000d38:	6013      	str	r3, [r2, #0]
		buffer_7seg[1] = value % 10;
 8000d3a:	4b32      	ldr	r3, [pc, #200]	; (8000e04 <updateBuffer+0x16c>)
 8000d3c:	6819      	ldr	r1, [r3, #0]
 8000d3e:	4b2e      	ldr	r3, [pc, #184]	; (8000df8 <updateBuffer+0x160>)
 8000d40:	fb83 2301 	smull	r2, r3, r3, r1
 8000d44:	109a      	asrs	r2, r3, #2
 8000d46:	17cb      	asrs	r3, r1, #31
 8000d48:	1ad2      	subs	r2, r2, r3
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	4413      	add	r3, r2
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	1aca      	subs	r2, r1, r3
 8000d54:	4b29      	ldr	r3, [pc, #164]	; (8000dfc <updateBuffer+0x164>)
 8000d56:	605a      	str	r2, [r3, #4]
		buffer_7seg[2] = 0;
 8000d58:	4b28      	ldr	r3, [pc, #160]	; (8000dfc <updateBuffer+0x164>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
		buffer_7seg[3] = 2;
 8000d5e:	4b27      	ldr	r3, [pc, #156]	; (8000dfc <updateBuffer+0x164>)
 8000d60:	2202      	movs	r2, #2
 8000d62:	60da      	str	r2, [r3, #12]
		break;
 8000d64:	e040      	b.n	8000de8 <updateBuffer+0x150>
	case MODE3:
		buffer_7seg[0] = value / 10;
 8000d66:	4b27      	ldr	r3, [pc, #156]	; (8000e04 <updateBuffer+0x16c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a23      	ldr	r2, [pc, #140]	; (8000df8 <updateBuffer+0x160>)
 8000d6c:	fb82 1203 	smull	r1, r2, r2, r3
 8000d70:	1092      	asrs	r2, r2, #2
 8000d72:	17db      	asrs	r3, r3, #31
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	4a21      	ldr	r2, [pc, #132]	; (8000dfc <updateBuffer+0x164>)
 8000d78:	6013      	str	r3, [r2, #0]
		buffer_7seg[1] = value % 10;
 8000d7a:	4b22      	ldr	r3, [pc, #136]	; (8000e04 <updateBuffer+0x16c>)
 8000d7c:	6819      	ldr	r1, [r3, #0]
 8000d7e:	4b1e      	ldr	r3, [pc, #120]	; (8000df8 <updateBuffer+0x160>)
 8000d80:	fb83 2301 	smull	r2, r3, r3, r1
 8000d84:	109a      	asrs	r2, r3, #2
 8000d86:	17cb      	asrs	r3, r1, #31
 8000d88:	1ad2      	subs	r2, r2, r3
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	1aca      	subs	r2, r1, r3
 8000d94:	4b19      	ldr	r3, [pc, #100]	; (8000dfc <updateBuffer+0x164>)
 8000d96:	605a      	str	r2, [r3, #4]
		buffer_7seg[2] = 0;
 8000d98:	4b18      	ldr	r3, [pc, #96]	; (8000dfc <updateBuffer+0x164>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
		buffer_7seg[3] = 3;
 8000d9e:	4b17      	ldr	r3, [pc, #92]	; (8000dfc <updateBuffer+0x164>)
 8000da0:	2203      	movs	r2, #3
 8000da2:	60da      	str	r2, [r3, #12]
		break;
 8000da4:	e020      	b.n	8000de8 <updateBuffer+0x150>
	case MODE4:
		buffer_7seg[0] = value / 10;
 8000da6:	4b17      	ldr	r3, [pc, #92]	; (8000e04 <updateBuffer+0x16c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a13      	ldr	r2, [pc, #76]	; (8000df8 <updateBuffer+0x160>)
 8000dac:	fb82 1203 	smull	r1, r2, r2, r3
 8000db0:	1092      	asrs	r2, r2, #2
 8000db2:	17db      	asrs	r3, r3, #31
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	4a11      	ldr	r2, [pc, #68]	; (8000dfc <updateBuffer+0x164>)
 8000db8:	6013      	str	r3, [r2, #0]
		buffer_7seg[1] = value % 10;
 8000dba:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <updateBuffer+0x16c>)
 8000dbc:	6819      	ldr	r1, [r3, #0]
 8000dbe:	4b0e      	ldr	r3, [pc, #56]	; (8000df8 <updateBuffer+0x160>)
 8000dc0:	fb83 2301 	smull	r2, r3, r3, r1
 8000dc4:	109a      	asrs	r2, r3, #2
 8000dc6:	17cb      	asrs	r3, r1, #31
 8000dc8:	1ad2      	subs	r2, r2, r3
 8000dca:	4613      	mov	r3, r2
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	4413      	add	r3, r2
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	1aca      	subs	r2, r1, r3
 8000dd4:	4b09      	ldr	r3, [pc, #36]	; (8000dfc <updateBuffer+0x164>)
 8000dd6:	605a      	str	r2, [r3, #4]
		buffer_7seg[2] = 0;
 8000dd8:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <updateBuffer+0x164>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
		buffer_7seg[3] = 4;
 8000dde:	4b07      	ldr	r3, [pc, #28]	; (8000dfc <updateBuffer+0x164>)
 8000de0:	2204      	movs	r2, #4
 8000de2:	60da      	str	r2, [r3, #12]
		break;
 8000de4:	e000      	b.n	8000de8 <updateBuffer+0x150>
	default:
		break;
 8000de6:	bf00      	nop
	}
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bc80      	pop	{r7}
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	2000005c 	.word	0x2000005c
 8000df8:	66666667 	.word	0x66666667
 8000dfc:	200000a8 	.word	0x200000a8
 8000e00:	20000060 	.word	0x20000060
 8000e04:	200000b8 	.word	0x200000b8

08000e08 <display_led7seg>:
// hiển thị led 7 đoạn với T = 0.25s
void display_led7seg(){
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	switch(STATUS_7SEG){
 8000e0c:	4b54      	ldr	r3, [pc, #336]	; (8000f60 <display_led7seg+0x158>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	3b01      	subs	r3, #1
 8000e12:	2b20      	cmp	r3, #32
 8000e14:	f200 8099 	bhi.w	8000f4a <display_led7seg+0x142>
 8000e18:	a201      	add	r2, pc, #4	; (adr r2, 8000e20 <display_led7seg+0x18>)
 8000e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e1e:	bf00      	nop
 8000e20:	08000ea5 	.word	0x08000ea5
 8000e24:	08000f4b 	.word	0x08000f4b
 8000e28:	08000f4b 	.word	0x08000f4b
 8000e2c:	08000f4b 	.word	0x08000f4b
 8000e30:	08000f4b 	.word	0x08000f4b
 8000e34:	08000f4b 	.word	0x08000f4b
 8000e38:	08000f4b 	.word	0x08000f4b
 8000e3c:	08000f4b 	.word	0x08000f4b
 8000e40:	08000f4b 	.word	0x08000f4b
 8000e44:	08000f4b 	.word	0x08000f4b
 8000e48:	08000f4b 	.word	0x08000f4b
 8000e4c:	08000f4b 	.word	0x08000f4b
 8000e50:	08000f4b 	.word	0x08000f4b
 8000e54:	08000f4b 	.word	0x08000f4b
 8000e58:	08000f4b 	.word	0x08000f4b
 8000e5c:	08000f4b 	.word	0x08000f4b
 8000e60:	08000f4b 	.word	0x08000f4b
 8000e64:	08000f4b 	.word	0x08000f4b
 8000e68:	08000f4b 	.word	0x08000f4b
 8000e6c:	08000f4b 	.word	0x08000f4b
 8000e70:	08000f4b 	.word	0x08000f4b
 8000e74:	08000f4b 	.word	0x08000f4b
 8000e78:	08000f4b 	.word	0x08000f4b
 8000e7c:	08000f4b 	.word	0x08000f4b
 8000e80:	08000f4b 	.word	0x08000f4b
 8000e84:	08000f4b 	.word	0x08000f4b
 8000e88:	08000f4b 	.word	0x08000f4b
 8000e8c:	08000f4b 	.word	0x08000f4b
 8000e90:	08000f4b 	.word	0x08000f4b
 8000e94:	08000eb3 	.word	0x08000eb3
 8000e98:	08000ed9 	.word	0x08000ed9
 8000e9c:	08000eff 	.word	0x08000eff
 8000ea0:	08000f25 	.word	0x08000f25
	case INIT:
		STATUS_7SEG = LED7SEG1;
 8000ea4:	4b2e      	ldr	r3, [pc, #184]	; (8000f60 <display_led7seg+0x158>)
 8000ea6:	221e      	movs	r2, #30
 8000ea8:	601a      	str	r2, [r3, #0]
		//setTimer(5, 250);
		counter_5 = 25;
 8000eaa:	4b2e      	ldr	r3, [pc, #184]	; (8000f64 <display_led7seg+0x15c>)
 8000eac:	2219      	movs	r2, #25
 8000eae:	601a      	str	r2, [r3, #0]
		break;
 8000eb0:	e054      	b.n	8000f5c <display_led7seg+0x154>
	case LED7SEG1:
		update7SEG(0);
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f7ff fe5a 	bl	8000b6c <update7SEG>

		//if(timer_flag[5] == 1){
			//setTimer(5, 250);
		counter_5 --;
 8000eb8:	4b2a      	ldr	r3, [pc, #168]	; (8000f64 <display_led7seg+0x15c>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	4a29      	ldr	r2, [pc, #164]	; (8000f64 <display_led7seg+0x15c>)
 8000ec0:	6013      	str	r3, [r2, #0]
		if(counter_5 <= 0){
 8000ec2:	4b28      	ldr	r3, [pc, #160]	; (8000f64 <display_led7seg+0x15c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	dc41      	bgt.n	8000f4e <display_led7seg+0x146>
			STATUS_7SEG = LED7SEG2;
 8000eca:	4b25      	ldr	r3, [pc, #148]	; (8000f60 <display_led7seg+0x158>)
 8000ecc:	221f      	movs	r2, #31
 8000ece:	601a      	str	r2, [r3, #0]
			counter_5 =25;
 8000ed0:	4b24      	ldr	r3, [pc, #144]	; (8000f64 <display_led7seg+0x15c>)
 8000ed2:	2219      	movs	r2, #25
 8000ed4:	601a      	str	r2, [r3, #0]
		}
		//}
		break;
 8000ed6:	e03a      	b.n	8000f4e <display_led7seg+0x146>
	case LED7SEG2:
		update7SEG(1);
 8000ed8:	2001      	movs	r0, #1
 8000eda:	f7ff fe47 	bl	8000b6c <update7SEG>
		//if(timer_flag[5] == 1){
			//setTimer(5, 250);
		counter_5 --;
 8000ede:	4b21      	ldr	r3, [pc, #132]	; (8000f64 <display_led7seg+0x15c>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	4a1f      	ldr	r2, [pc, #124]	; (8000f64 <display_led7seg+0x15c>)
 8000ee6:	6013      	str	r3, [r2, #0]
		if(counter_5 <= 0){
 8000ee8:	4b1e      	ldr	r3, [pc, #120]	; (8000f64 <display_led7seg+0x15c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	dc30      	bgt.n	8000f52 <display_led7seg+0x14a>
			STATUS_7SEG = LED7SEG3;
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <display_led7seg+0x158>)
 8000ef2:	2220      	movs	r2, #32
 8000ef4:	601a      	str	r2, [r3, #0]
			counter_5 =25;
 8000ef6:	4b1b      	ldr	r3, [pc, #108]	; (8000f64 <display_led7seg+0x15c>)
 8000ef8:	2219      	movs	r2, #25
 8000efa:	601a      	str	r2, [r3, #0]
		}
		//}
		break;
 8000efc:	e029      	b.n	8000f52 <display_led7seg+0x14a>
	case LED7SEG3:
		update7SEG(2);
 8000efe:	2002      	movs	r0, #2
 8000f00:	f7ff fe34 	bl	8000b6c <update7SEG>
		//if(timer_flag[5] == 1){
			//setTimer(5, 250);
		counter_5 --;
 8000f04:	4b17      	ldr	r3, [pc, #92]	; (8000f64 <display_led7seg+0x15c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	3b01      	subs	r3, #1
 8000f0a:	4a16      	ldr	r2, [pc, #88]	; (8000f64 <display_led7seg+0x15c>)
 8000f0c:	6013      	str	r3, [r2, #0]
		if(counter_5 <= 0){
 8000f0e:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <display_led7seg+0x15c>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	dc1f      	bgt.n	8000f56 <display_led7seg+0x14e>
			STATUS_7SEG = LED7SEG4;
 8000f16:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <display_led7seg+0x158>)
 8000f18:	2221      	movs	r2, #33	; 0x21
 8000f1a:	601a      	str	r2, [r3, #0]
			counter_5 =25;
 8000f1c:	4b11      	ldr	r3, [pc, #68]	; (8000f64 <display_led7seg+0x15c>)
 8000f1e:	2219      	movs	r2, #25
 8000f20:	601a      	str	r2, [r3, #0]
		}
		//}
		break;
 8000f22:	e018      	b.n	8000f56 <display_led7seg+0x14e>
	case LED7SEG4:
		update7SEG(3);
 8000f24:	2003      	movs	r0, #3
 8000f26:	f7ff fe21 	bl	8000b6c <update7SEG>
		//if(timer_flag[5] == 1){
			//setTimer(5, 250);
		counter_5 --;
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	; (8000f64 <display_led7seg+0x15c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	4a0c      	ldr	r2, [pc, #48]	; (8000f64 <display_led7seg+0x15c>)
 8000f32:	6013      	str	r3, [r2, #0]
		if(counter_5 <= 0){
 8000f34:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <display_led7seg+0x15c>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	dc0e      	bgt.n	8000f5a <display_led7seg+0x152>
			STATUS_7SEG = LED7SEG1;
 8000f3c:	4b08      	ldr	r3, [pc, #32]	; (8000f60 <display_led7seg+0x158>)
 8000f3e:	221e      	movs	r2, #30
 8000f40:	601a      	str	r2, [r3, #0]
			counter_5 =25;
 8000f42:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <display_led7seg+0x15c>)
 8000f44:	2219      	movs	r2, #25
 8000f46:	601a      	str	r2, [r3, #0]
		}
		//}
		break;
 8000f48:	e007      	b.n	8000f5a <display_led7seg+0x152>
	default:
		break;
 8000f4a:	bf00      	nop
 8000f4c:	e006      	b.n	8000f5c <display_led7seg+0x154>
		break;
 8000f4e:	bf00      	nop
 8000f50:	e004      	b.n	8000f5c <display_led7seg+0x154>
		break;
 8000f52:	bf00      	nop
 8000f54:	e002      	b.n	8000f5c <display_led7seg+0x154>
		break;
 8000f56:	bf00      	nop
 8000f58:	e000      	b.n	8000f5c <display_led7seg+0x154>
		break;
 8000f5a:	bf00      	nop
	}
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000044 	.word	0x20000044
 8000f64:	20000070 	.word	0x20000070

08000f68 <leddebug>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void leddebug(){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	4802      	ldr	r0, [pc, #8]	; (8000f78 <leddebug+0x10>)
 8000f70:	f000 ff87 	bl	8001e82 <HAL_GPIO_TogglePin>
}
 8000f74:	bf00      	nop
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40010800 	.word	0x40010800

08000f7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f80:	f000 fc66 	bl	8001850 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f84:	f000 f834 	bl	8000ff0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f88:	f000 f8ba 	bl	8001100 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f8c:	f000 f86c 	bl	8001068 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f90:	4811      	ldr	r0, [pc, #68]	; (8000fd8 <main+0x5c>)
 8000f92:	f001 fbbb 	bl	800270c <HAL_TIM_Base_Start_IT>
  SCH_Init();
 8000f96:	f000 f924 	bl	80011e2 <SCH_Init>
  System_Initilization();
 8000f9a:	f000 fc27 	bl	80017ec <System_Initilization>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(leddebug, 0, 500);
 8000f9e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	480d      	ldr	r0, [pc, #52]	; (8000fdc <main+0x60>)
 8000fa6:	f000 f983 	bl	80012b0 <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 1, 10);
 8000faa:	220a      	movs	r2, #10
 8000fac:	2101      	movs	r1, #1
 8000fae:	480c      	ldr	r0, [pc, #48]	; (8000fe0 <main+0x64>)
 8000fb0:	f000 f97e 	bl	80012b0 <SCH_Add_Task>

  SCH_Add_Task(fsm_setting_run, 2, 10);
 8000fb4:	220a      	movs	r2, #10
 8000fb6:	2102      	movs	r1, #2
 8000fb8:	480a      	ldr	r0, [pc, #40]	; (8000fe4 <main+0x68>)
 8000fba:	f000 f979 	bl	80012b0 <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic_run, 3, 10);
 8000fbe:	220a      	movs	r2, #10
 8000fc0:	2103      	movs	r1, #3
 8000fc2:	4809      	ldr	r0, [pc, #36]	; (8000fe8 <main+0x6c>)
 8000fc4:	f000 f974 	bl	80012b0 <SCH_Add_Task>
  //SCH_Add_Task(display_led7seg, 5, 250);
  SCH_Add_Task(fsm_manual_run, 4, 10);
 8000fc8:	220a      	movs	r2, #10
 8000fca:	2104      	movs	r1, #4
 8000fcc:	4807      	ldr	r0, [pc, #28]	; (8000fec <main+0x70>)
 8000fce:	f000 f96f 	bl	80012b0 <SCH_Add_Task>
//		  HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
//	  }
//	  if(isButtonPressed(2) == 1) {
//		  HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
//	  }
	  SCH_Dispatch_Tasks();
 8000fd2:	f000 f9b5 	bl	8001340 <SCH_Dispatch_Tasks>
 8000fd6:	e7fc      	b.n	8000fd2 <main+0x56>
 8000fd8:	200000bc 	.word	0x200000bc
 8000fdc:	08000f69 	.word	0x08000f69
 8000fe0:	080001d9 	.word	0x080001d9
 8000fe4:	08000679 	.word	0x08000679
 8000fe8:	080002e1 	.word	0x080002e1
 8000fec:	0800059d 	.word	0x0800059d

08000ff0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b090      	sub	sp, #64	; 0x40
 8000ff4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff6:	f107 0318 	add.w	r3, r7, #24
 8000ffa:	2228      	movs	r2, #40	; 0x28
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f001 ff34 	bl	8002e6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001004:	1d3b      	adds	r3, r7, #4
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	605a      	str	r2, [r3, #4]
 800100c:	609a      	str	r2, [r3, #8]
 800100e:	60da      	str	r2, [r3, #12]
 8001010:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001012:	2302      	movs	r3, #2
 8001014:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001016:	2301      	movs	r3, #1
 8001018:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800101a:	2310      	movs	r3, #16
 800101c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800101e:	2300      	movs	r3, #0
 8001020:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001022:	f107 0318 	add.w	r3, r7, #24
 8001026:	4618      	mov	r0, r3
 8001028:	f000 ff44 	bl	8001eb4 <HAL_RCC_OscConfig>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001032:	f000 f8d1 	bl	80011d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001036:	230f      	movs	r3, #15
 8001038:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800103a:	2300      	movs	r3, #0
 800103c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001042:	2300      	movs	r3, #0
 8001044:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f001 f9b0 	bl	80023b4 <HAL_RCC_ClockConfig>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800105a:	f000 f8bd 	bl	80011d8 <Error_Handler>
  }
}
 800105e:	bf00      	nop
 8001060:	3740      	adds	r7, #64	; 0x40
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800106e:	f107 0308 	add.w	r3, r7, #8
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800107c:	463b      	mov	r3, r7
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001084:	4b1d      	ldr	r3, [pc, #116]	; (80010fc <MX_TIM2_Init+0x94>)
 8001086:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800108a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <MX_TIM2_Init+0x94>)
 800108e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001092:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001094:	4b19      	ldr	r3, [pc, #100]	; (80010fc <MX_TIM2_Init+0x94>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800109a:	4b18      	ldr	r3, [pc, #96]	; (80010fc <MX_TIM2_Init+0x94>)
 800109c:	2209      	movs	r2, #9
 800109e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a0:	4b16      	ldr	r3, [pc, #88]	; (80010fc <MX_TIM2_Init+0x94>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010a6:	4b15      	ldr	r3, [pc, #84]	; (80010fc <MX_TIM2_Init+0x94>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010ac:	4813      	ldr	r0, [pc, #76]	; (80010fc <MX_TIM2_Init+0x94>)
 80010ae:	f001 fadd 	bl	800266c <HAL_TIM_Base_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010b8:	f000 f88e 	bl	80011d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010c2:	f107 0308 	add.w	r3, r7, #8
 80010c6:	4619      	mov	r1, r3
 80010c8:	480c      	ldr	r0, [pc, #48]	; (80010fc <MX_TIM2_Init+0x94>)
 80010ca:	f001 fc5b 	bl	8002984 <HAL_TIM_ConfigClockSource>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010d4:	f000 f880 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010d8:	2300      	movs	r3, #0
 80010da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010dc:	2300      	movs	r3, #0
 80010de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010e0:	463b      	mov	r3, r7
 80010e2:	4619      	mov	r1, r3
 80010e4:	4805      	ldr	r0, [pc, #20]	; (80010fc <MX_TIM2_Init+0x94>)
 80010e6:	f001 fe33 	bl	8002d50 <HAL_TIMEx_MasterConfigSynchronization>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010f0:	f000 f872 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010f4:	bf00      	nop
 80010f6:	3718      	adds	r7, #24
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200000bc 	.word	0x200000bc

08001100 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001106:	f107 0308 	add.w	r3, r7, #8
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001114:	4b28      	ldr	r3, [pc, #160]	; (80011b8 <MX_GPIO_Init+0xb8>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	4a27      	ldr	r2, [pc, #156]	; (80011b8 <MX_GPIO_Init+0xb8>)
 800111a:	f043 0304 	orr.w	r3, r3, #4
 800111e:	6193      	str	r3, [r2, #24]
 8001120:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <MX_GPIO_Init+0xb8>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	f003 0304 	and.w	r3, r3, #4
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112c:	4b22      	ldr	r3, [pc, #136]	; (80011b8 <MX_GPIO_Init+0xb8>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	4a21      	ldr	r2, [pc, #132]	; (80011b8 <MX_GPIO_Init+0xb8>)
 8001132:	f043 0308 	orr.w	r3, r3, #8
 8001136:	6193      	str	r3, [r2, #24]
 8001138:	4b1f      	ldr	r3, [pc, #124]	; (80011b8 <MX_GPIO_Init+0xb8>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	f003 0308 	and.w	r3, r3, #8
 8001140:	603b      	str	r3, [r7, #0]
 8001142:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin|RED1_Pin
 8001144:	2200      	movs	r2, #0
 8001146:	f64f 718e 	movw	r1, #65422	; 0xff8e
 800114a:	481c      	ldr	r0, [pc, #112]	; (80011bc <MX_GPIO_Init+0xbc>)
 800114c:	f000 fe81 	bl	8001e52 <HAL_GPIO_WritePin>
                          |YELLOW1_Pin|GREEN1_Pin|RED2_Pin|YELLOW2_Pin
                          |GREEN2_Pin|SEG_0_Pin|SEG_1_Pin|SEG_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_3_Pin|SEG_4_Pin|SEG_5_Pin|EN0_Pin
 8001150:	2200      	movs	r2, #0
 8001152:	f24f 010f 	movw	r1, #61455	; 0xf00f
 8001156:	481a      	ldr	r0, [pc, #104]	; (80011c0 <MX_GPIO_Init+0xc0>)
 8001158:	f000 fe7b 	bl	8001e52 <HAL_GPIO_WritePin>
                          |EN1_Pin|EN2_Pin|EN3_Pin|SEG_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED_Pin LED_YELLOW_Pin LED_GREEN_Pin RED1_Pin
                           YELLOW1_Pin GREEN1_Pin RED2_Pin YELLOW2_Pin
                           GREEN2_Pin SEG_0_Pin SEG_1_Pin SEG_2_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin|RED1_Pin
 800115c:	f64f 738e 	movw	r3, #65422	; 0xff8e
 8001160:	60bb      	str	r3, [r7, #8]
                          |YELLOW1_Pin|GREEN1_Pin|RED2_Pin|YELLOW2_Pin
                          |GREEN2_Pin|SEG_0_Pin|SEG_1_Pin|SEG_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001162:	2301      	movs	r3, #1
 8001164:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116a:	2302      	movs	r3, #2
 800116c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	4619      	mov	r1, r3
 8001174:	4811      	ldr	r0, [pc, #68]	; (80011bc <MX_GPIO_Init+0xbc>)
 8001176:	f000 fcdb 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin;
 800117a:	2370      	movs	r3, #112	; 0x70
 800117c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001182:	2301      	movs	r3, #1
 8001184:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001186:	f107 0308 	add.w	r3, r7, #8
 800118a:	4619      	mov	r1, r3
 800118c:	480b      	ldr	r0, [pc, #44]	; (80011bc <MX_GPIO_Init+0xbc>)
 800118e:	f000 fccf 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_3_Pin SEG_4_Pin SEG_5_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin SEG_6_Pin */
  GPIO_InitStruct.Pin = SEG_3_Pin|SEG_4_Pin|SEG_5_Pin|EN0_Pin
 8001192:	f24f 030f 	movw	r3, #61455	; 0xf00f
 8001196:	60bb      	str	r3, [r7, #8]
                          |EN1_Pin|EN2_Pin|EN3_Pin|SEG_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001198:	2301      	movs	r3, #1
 800119a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a0:	2302      	movs	r3, #2
 80011a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	4619      	mov	r1, r3
 80011aa:	4805      	ldr	r0, [pc, #20]	; (80011c0 <MX_GPIO_Init+0xc0>)
 80011ac:	f000 fcc0 	bl	8001b30 <HAL_GPIO_Init>

}
 80011b0:	bf00      	nop
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40010800 	.word	0x40010800
 80011c0:	40010c00 	.word	0x40010c00

080011c4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80011cc:	f000 f81e 	bl	800120c <SCH_Update>
//	getKeyInput();
}
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011dc:	b672      	cpsid	i
}
 80011de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e0:	e7fe      	b.n	80011e0 <Error_Handler+0x8>

080011e2 <SCH_Init>:
 */
#include "scheduler.h"

sTasks SCH_tasks_G[SCH_MAX_TASKS];

void SCH_Init(void) {
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
	unsigned char i;
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 80011e8:	2300      	movs	r3, #0
 80011ea:	71fb      	strb	r3, [r7, #7]
 80011ec:	e006      	b.n	80011fc <SCH_Init+0x1a>
		SCH_Delete_Task (i);
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 f8e1 	bl	80013b8 <SCH_Delete_Task>
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	3301      	adds	r3, #1
 80011fa:	71fb      	strb	r3, [r7, #7]
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	2b27      	cmp	r3, #39	; 0x27
 8001200:	d9f5      	bls.n	80011ee <SCH_Init+0xc>
	}
	//Error_code_G= 0;
	//Timer_init();
	//Watchdog_init();
}
 8001202:	bf00      	nop
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <SCH_Update>:
void SCH_Update(void) {
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
	unsigned char i;
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001212:	2300      	movs	r3, #0
 8001214:	71fb      	strb	r3, [r7, #7]
 8001216:	e040      	b.n	800129a <SCH_Update+0x8e>
		if (SCH_tasks_G[i].pTask) {
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	4a24      	ldr	r2, [pc, #144]	; (80012ac <SCH_Update+0xa0>)
 800121c:	011b      	lsls	r3, r3, #4
 800121e:	4413      	add	r3, r2
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d036      	beq.n	8001294 <SCH_Update+0x88>
			if (SCH_tasks_G[i].Delay <= 0) {
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	4a20      	ldr	r2, [pc, #128]	; (80012ac <SCH_Update+0xa0>)
 800122a:	011b      	lsls	r3, r3, #4
 800122c:	4413      	add	r3, r2
 800122e:	3304      	adds	r3, #4
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d122      	bne.n	800127c <SCH_Update+0x70>
				SCH_tasks_G[i].RunMe ++;
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	491c      	ldr	r1, [pc, #112]	; (80012ac <SCH_Update+0xa0>)
 800123a:	011a      	lsls	r2, r3, #4
 800123c:	440a      	add	r2, r1
 800123e:	320c      	adds	r2, #12
 8001240:	7812      	ldrb	r2, [r2, #0]
 8001242:	3201      	adds	r2, #1
 8001244:	b2d1      	uxtb	r1, r2
 8001246:	4a19      	ldr	r2, [pc, #100]	; (80012ac <SCH_Update+0xa0>)
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	4413      	add	r3, r2
 800124c:	330c      	adds	r3, #12
 800124e:	460a      	mov	r2, r1
 8001250:	701a      	strb	r2, [r3, #0]
				if (SCH_tasks_G[i].Period) {
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	4a15      	ldr	r2, [pc, #84]	; (80012ac <SCH_Update+0xa0>)
 8001256:	011b      	lsls	r3, r3, #4
 8001258:	4413      	add	r3, r2
 800125a:	3308      	adds	r3, #8
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d018      	beq.n	8001294 <SCH_Update+0x88>
					SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 8001262:	79fa      	ldrb	r2, [r7, #7]
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	4911      	ldr	r1, [pc, #68]	; (80012ac <SCH_Update+0xa0>)
 8001268:	0112      	lsls	r2, r2, #4
 800126a:	440a      	add	r2, r1
 800126c:	3208      	adds	r2, #8
 800126e:	6812      	ldr	r2, [r2, #0]
 8001270:	490e      	ldr	r1, [pc, #56]	; (80012ac <SCH_Update+0xa0>)
 8001272:	011b      	lsls	r3, r3, #4
 8001274:	440b      	add	r3, r1
 8001276:	3304      	adds	r3, #4
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	e00b      	b.n	8001294 <SCH_Update+0x88>
				}
			}else {
				SCH_tasks_G[i].Delay --;
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	490b      	ldr	r1, [pc, #44]	; (80012ac <SCH_Update+0xa0>)
 8001280:	011a      	lsls	r2, r3, #4
 8001282:	440a      	add	r2, r1
 8001284:	3204      	adds	r2, #4
 8001286:	6812      	ldr	r2, [r2, #0]
 8001288:	3a01      	subs	r2, #1
 800128a:	4908      	ldr	r1, [pc, #32]	; (80012ac <SCH_Update+0xa0>)
 800128c:	011b      	lsls	r3, r3, #4
 800128e:	440b      	add	r3, r1
 8001290:	3304      	adds	r3, #4
 8001292:	601a      	str	r2, [r3, #0]
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	3301      	adds	r3, #1
 8001298:	71fb      	strb	r3, [r7, #7]
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	2b27      	cmp	r3, #39	; 0x27
 800129e:	d9bb      	bls.n	8001218 <SCH_Update+0xc>
			}
		}
	}
}
 80012a0:	bf00      	nop
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr
 80012ac:	20000104 	.word	0x20000104

080012b0 <SCH_Add_Task>:

unsigned char SCH_Add_Task(void (*pFunction)(),  unsigned int DELAY,  unsigned int PERIOD) {
 80012b0:	b480      	push	{r7}
 80012b2:	b087      	sub	sp, #28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
	// find gap
	unsigned char i = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	75fb      	strb	r3, [r7, #23]
	while ((SCH_tasks_G[i].pTask != 0) && (i < SCH_MAX_TASKS)) {
 80012c0:	e002      	b.n	80012c8 <SCH_Add_Task+0x18>
		i++;
 80012c2:	7dfb      	ldrb	r3, [r7, #23]
 80012c4:	3301      	adds	r3, #1
 80012c6:	75fb      	strb	r3, [r7, #23]
	while ((SCH_tasks_G[i].pTask != 0) && (i < SCH_MAX_TASKS)) {
 80012c8:	7dfb      	ldrb	r3, [r7, #23]
 80012ca:	4a1b      	ldr	r2, [pc, #108]	; (8001338 <SCH_Add_Task+0x88>)
 80012cc:	011b      	lsls	r3, r3, #4
 80012ce:	4413      	add	r3, r2
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d002      	beq.n	80012dc <SCH_Add_Task+0x2c>
 80012d6:	7dfb      	ldrb	r3, [r7, #23]
 80012d8:	2b27      	cmp	r3, #39	; 0x27
 80012da:	d9f2      	bls.n	80012c2 <SCH_Add_Task+0x12>
	}
	// Not find gap
	if (i == SCH_MAX_TASKS) {
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	2b28      	cmp	r3, #40	; 0x28
 80012e0:	d101      	bne.n	80012e6 <SCH_Add_Task+0x36>
		return SCH_MAX_TASKS;
 80012e2:	2328      	movs	r3, #40	; 0x28
 80012e4:	e023      	b.n	800132e <SCH_Add_Task+0x7e>
	}
	SCH_tasks_G[i].pTask = pFunction;
 80012e6:	7dfb      	ldrb	r3, [r7, #23]
 80012e8:	4a13      	ldr	r2, [pc, #76]	; (8001338 <SCH_Add_Task+0x88>)
 80012ea:	011b      	lsls	r3, r3, #4
 80012ec:	4413      	add	r3, r2
 80012ee:	68fa      	ldr	r2, [r7, #12]
 80012f0:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[i].Delay = DELAY / TICK ;
 80012f2:	7dfb      	ldrb	r3, [r7, #23]
 80012f4:	68ba      	ldr	r2, [r7, #8]
 80012f6:	4911      	ldr	r1, [pc, #68]	; (800133c <SCH_Add_Task+0x8c>)
 80012f8:	fba1 1202 	umull	r1, r2, r1, r2
 80012fc:	08d2      	lsrs	r2, r2, #3
 80012fe:	490e      	ldr	r1, [pc, #56]	; (8001338 <SCH_Add_Task+0x88>)
 8001300:	011b      	lsls	r3, r3, #4
 8001302:	440b      	add	r3, r1
 8001304:	3304      	adds	r3, #4
 8001306:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[i].Period = PERIOD / TICK ;
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	490b      	ldr	r1, [pc, #44]	; (800133c <SCH_Add_Task+0x8c>)
 800130e:	fba1 1202 	umull	r1, r2, r1, r2
 8001312:	08d2      	lsrs	r2, r2, #3
 8001314:	4908      	ldr	r1, [pc, #32]	; (8001338 <SCH_Add_Task+0x88>)
 8001316:	011b      	lsls	r3, r3, #4
 8001318:	440b      	add	r3, r1
 800131a:	3308      	adds	r3, #8
 800131c:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[i].RunMe = 0;
 800131e:	7dfb      	ldrb	r3, [r7, #23]
 8001320:	4a05      	ldr	r2, [pc, #20]	; (8001338 <SCH_Add_Task+0x88>)
 8001322:	011b      	lsls	r3, r3, #4
 8001324:	4413      	add	r3, r2
 8001326:	330c      	adds	r3, #12
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]

	//SCH_tasks_G[i].TaskID = i; // Luu giu vi tri he thong
	return i;
 800132c:	7dfb      	ldrb	r3, [r7, #23]
}
 800132e:	4618      	mov	r0, r3
 8001330:	371c      	adds	r7, #28
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr
 8001338:	20000104 	.word	0x20000104
 800133c:	cccccccd 	.word	0xcccccccd

08001340 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
	unsigned char i;
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001346:	2300      	movs	r3, #0
 8001348:	71fb      	strb	r3, [r7, #7]
 800134a:	e02a      	b.n	80013a2 <SCH_Dispatch_Tasks+0x62>
		if (SCH_tasks_G[i].RunMe > 0) {
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	4a19      	ldr	r2, [pc, #100]	; (80013b4 <SCH_Dispatch_Tasks+0x74>)
 8001350:	011b      	lsls	r3, r3, #4
 8001352:	4413      	add	r3, r2
 8001354:	330c      	adds	r3, #12
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d01f      	beq.n	800139c <SCH_Dispatch_Tasks+0x5c>
			(*SCH_tasks_G[i].pTask)();
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	4a15      	ldr	r2, [pc, #84]	; (80013b4 <SCH_Dispatch_Tasks+0x74>)
 8001360:	011b      	lsls	r3, r3, #4
 8001362:	4413      	add	r3, r2
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4798      	blx	r3
			SCH_tasks_G[i].RunMe--;
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	4912      	ldr	r1, [pc, #72]	; (80013b4 <SCH_Dispatch_Tasks+0x74>)
 800136c:	011a      	lsls	r2, r3, #4
 800136e:	440a      	add	r2, r1
 8001370:	320c      	adds	r2, #12
 8001372:	7812      	ldrb	r2, [r2, #0]
 8001374:	3a01      	subs	r2, #1
 8001376:	b2d1      	uxtb	r1, r2
 8001378:	4a0e      	ldr	r2, [pc, #56]	; (80013b4 <SCH_Dispatch_Tasks+0x74>)
 800137a:	011b      	lsls	r3, r3, #4
 800137c:	4413      	add	r3, r2
 800137e:	330c      	adds	r3, #12
 8001380:	460a      	mov	r2, r1
 8001382:	701a      	strb	r2, [r3, #0]

			// ONE-SHOT
			if(SCH_tasks_G[i].Period == 0){
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	4a0b      	ldr	r2, [pc, #44]	; (80013b4 <SCH_Dispatch_Tasks+0x74>)
 8001388:	011b      	lsls	r3, r3, #4
 800138a:	4413      	add	r3, r2
 800138c:	3308      	adds	r3, #8
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d103      	bne.n	800139c <SCH_Dispatch_Tasks+0x5c>
				SCH_Delete_Task(i);
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	4618      	mov	r0, r3
 8001398:	f000 f80e 	bl	80013b8 <SCH_Delete_Task>
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	3301      	adds	r3, #1
 80013a0:	71fb      	strb	r3, [r7, #7]
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	2b27      	cmp	r3, #39	; 0x27
 80013a6:	d9d1      	bls.n	800134c <SCH_Dispatch_Tasks+0xc>
			}
		}
	}

}
 80013a8:	bf00      	nop
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000104 	.word	0x20000104

080013b8 <SCH_Delete_Task>:

unsigned char SCH_Delete_Task(uint32_t ID) {
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	if(SCH_tasks_G[ID].pTask == 0 || ID >= SCH_MAX_TASKS){
 80013c0:	4a16      	ldr	r2, [pc, #88]	; (800141c <SCH_Delete_Task+0x64>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	011b      	lsls	r3, r3, #4
 80013c6:	4413      	add	r3, r2
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d002      	beq.n	80013d4 <SCH_Delete_Task+0x1c>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2b27      	cmp	r3, #39	; 0x27
 80013d2:	d901      	bls.n	80013d8 <SCH_Delete_Task+0x20>
		 //Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK
		return RETURN_ERROR;
 80013d4:	2300      	movs	r3, #0
 80013d6:	e01b      	b.n	8001410 <SCH_Delete_Task+0x58>
	}
	SCH_tasks_G[ID].pTask = 0x0000;
 80013d8:	4a10      	ldr	r2, [pc, #64]	; (800141c <SCH_Delete_Task+0x64>)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	011b      	lsls	r3, r3, #4
 80013de:	4413      	add	r3, r2
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[ID].Delay = 0;
 80013e4:	4a0d      	ldr	r2, [pc, #52]	; (800141c <SCH_Delete_Task+0x64>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	011b      	lsls	r3, r3, #4
 80013ea:	4413      	add	r3, r2
 80013ec:	3304      	adds	r3, #4
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[ID].Period = 0;
 80013f2:	4a0a      	ldr	r2, [pc, #40]	; (800141c <SCH_Delete_Task+0x64>)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	011b      	lsls	r3, r3, #4
 80013f8:	4413      	add	r3, r2
 80013fa:	3308      	adds	r3, #8
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[ID].RunMe = 0;
 8001400:	4a06      	ldr	r2, [pc, #24]	; (800141c <SCH_Delete_Task+0x64>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	4413      	add	r3, r2
 8001408:	330c      	adds	r3, #12
 800140a:	2200      	movs	r2, #0
 800140c:	701a      	strb	r2, [r3, #0]
	return RETURN_NORMAL;
 800140e:	2301      	movs	r3, #1
}
 8001410:	4618      	mov	r0, r3
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000104 	.word	0x20000104

08001420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <HAL_MspInit+0x5c>)
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	4a14      	ldr	r2, [pc, #80]	; (800147c <HAL_MspInit+0x5c>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	6193      	str	r3, [r2, #24]
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <HAL_MspInit+0x5c>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	60bb      	str	r3, [r7, #8]
 800143c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800143e:	4b0f      	ldr	r3, [pc, #60]	; (800147c <HAL_MspInit+0x5c>)
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	4a0e      	ldr	r2, [pc, #56]	; (800147c <HAL_MspInit+0x5c>)
 8001444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001448:	61d3      	str	r3, [r2, #28]
 800144a:	4b0c      	ldr	r3, [pc, #48]	; (800147c <HAL_MspInit+0x5c>)
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001452:	607b      	str	r3, [r7, #4]
 8001454:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001456:	4b0a      	ldr	r3, [pc, #40]	; (8001480 <HAL_MspInit+0x60>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	4a04      	ldr	r2, [pc, #16]	; (8001480 <HAL_MspInit+0x60>)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001472:	bf00      	nop
 8001474:	3714      	adds	r7, #20
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr
 800147c:	40021000 	.word	0x40021000
 8001480:	40010000 	.word	0x40010000

08001484 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001494:	d113      	bne.n	80014be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001496:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <HAL_TIM_Base_MspInit+0x44>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a0b      	ldr	r2, [pc, #44]	; (80014c8 <HAL_TIM_Base_MspInit+0x44>)
 800149c:	f043 0301 	orr.w	r3, r3, #1
 80014a0:	61d3      	str	r3, [r2, #28]
 80014a2:	4b09      	ldr	r3, [pc, #36]	; (80014c8 <HAL_TIM_Base_MspInit+0x44>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2100      	movs	r1, #0
 80014b2:	201c      	movs	r0, #28
 80014b4:	f000 fb05 	bl	8001ac2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014b8:	201c      	movs	r0, #28
 80014ba:	f000 fb1e 	bl	8001afa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40021000 	.word	0x40021000

080014cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014d0:	e7fe      	b.n	80014d0 <NMI_Handler+0x4>

080014d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d6:	e7fe      	b.n	80014d6 <HardFault_Handler+0x4>

080014d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014dc:	e7fe      	b.n	80014dc <MemManage_Handler+0x4>

080014de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e2:	e7fe      	b.n	80014e2 <BusFault_Handler+0x4>

080014e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <UsageFault_Handler+0x4>

080014ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr

080014f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr

08001502 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr

0800150e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001512:	f000 f9e3 	bl	80018dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <TIM2_IRQHandler+0x10>)
 8001522:	f001 f93f 	bl	80027a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	200000bc 	.word	0x200000bc

08001530 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <OffAll1>:
 *      Author: Admin
 */

#include "traffic_light.h"

void OffAll1(){
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	2180      	movs	r1, #128	; 0x80
 8001544:	4808      	ldr	r0, [pc, #32]	; (8001568 <OffAll1+0x2c>)
 8001546:	f000 fc84 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_RESET);
 800154a:	2200      	movs	r2, #0
 800154c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001550:	4805      	ldr	r0, [pc, #20]	; (8001568 <OffAll1+0x2c>)
 8001552:	f000 fc7e 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_RESET);
 8001556:	2200      	movs	r2, #0
 8001558:	f44f 7100 	mov.w	r1, #512	; 0x200
 800155c:	4802      	ldr	r0, [pc, #8]	; (8001568 <OffAll1+0x2c>)
 800155e:	f000 fc78 	bl	8001e52 <HAL_GPIO_WritePin>
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40010800 	.word	0x40010800

0800156c <OffAll2>:
void OffAll2(){
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001576:	4808      	ldr	r0, [pc, #32]	; (8001598 <OffAll2+0x2c>)
 8001578:	f000 fc6b 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_RESET);
 800157c:	2200      	movs	r2, #0
 800157e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001582:	4805      	ldr	r0, [pc, #20]	; (8001598 <OffAll2+0x2c>)
 8001584:	f000 fc65 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_RESET);
 8001588:	2200      	movs	r2, #0
 800158a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800158e:	4802      	ldr	r0, [pc, #8]	; (8001598 <OffAll2+0x2c>)
 8001590:	f000 fc5f 	bl	8001e52 <HAL_GPIO_WritePin>
}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40010800 	.word	0x40010800

0800159c <OnLedRed1>:
void OnLedRed1(){
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_SET);
 80015a0:	2201      	movs	r2, #1
 80015a2:	2180      	movs	r1, #128	; 0x80
 80015a4:	4808      	ldr	r0, [pc, #32]	; (80015c8 <OnLedRed1+0x2c>)
 80015a6:	f000 fc54 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015b0:	4805      	ldr	r0, [pc, #20]	; (80015c8 <OnLedRed1+0x2c>)
 80015b2:	f000 fc4e 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015bc:	4802      	ldr	r0, [pc, #8]	; (80015c8 <OnLedRed1+0x2c>)
 80015be:	f000 fc48 	bl	8001e52 <HAL_GPIO_WritePin>
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40010800 	.word	0x40010800

080015cc <OnLedRed2>:
void OnLedRed2(){
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_SET);
 80015d0:	2201      	movs	r2, #1
 80015d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015d6:	4808      	ldr	r0, [pc, #32]	; (80015f8 <OnLedRed2+0x2c>)
 80015d8:	f000 fc3b 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_RESET);
 80015dc:	2200      	movs	r2, #0
 80015de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015e2:	4805      	ldr	r0, [pc, #20]	; (80015f8 <OnLedRed2+0x2c>)
 80015e4:	f000 fc35 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_RESET);
 80015e8:	2200      	movs	r2, #0
 80015ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ee:	4802      	ldr	r0, [pc, #8]	; (80015f8 <OnLedRed2+0x2c>)
 80015f0:	f000 fc2f 	bl	8001e52 <HAL_GPIO_WritePin>
}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40010800 	.word	0x40010800

080015fc <OnLedYellow1>:
void OnLedYellow1(){
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 8001600:	2200      	movs	r2, #0
 8001602:	2180      	movs	r1, #128	; 0x80
 8001604:	4808      	ldr	r0, [pc, #32]	; (8001628 <OnLedYellow1+0x2c>)
 8001606:	f000 fc24 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_SET);
 800160a:	2201      	movs	r2, #1
 800160c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001610:	4805      	ldr	r0, [pc, #20]	; (8001628 <OnLedYellow1+0x2c>)
 8001612:	f000 fc1e 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_RESET);
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 7100 	mov.w	r1, #512	; 0x200
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <OnLedYellow1+0x2c>)
 800161e:	f000 fc18 	bl	8001e52 <HAL_GPIO_WritePin>
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40010800 	.word	0x40010800

0800162c <OnLedYellow2>:
void OnLedYellow2(){
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 8001630:	2200      	movs	r2, #0
 8001632:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001636:	4808      	ldr	r0, [pc, #32]	; (8001658 <OnLedYellow2+0x2c>)
 8001638:	f000 fc0b 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_SET);
 800163c:	2201      	movs	r2, #1
 800163e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001642:	4805      	ldr	r0, [pc, #20]	; (8001658 <OnLedYellow2+0x2c>)
 8001644:	f000 fc05 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_RESET);
 8001648:	2200      	movs	r2, #0
 800164a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800164e:	4802      	ldr	r0, [pc, #8]	; (8001658 <OnLedYellow2+0x2c>)
 8001650:	f000 fbff 	bl	8001e52 <HAL_GPIO_WritePin>
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40010800 	.word	0x40010800

0800165c <OnLedGreen1>:
void OnLedGreen1(){
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 8001660:	2200      	movs	r2, #0
 8001662:	2180      	movs	r1, #128	; 0x80
 8001664:	4808      	ldr	r0, [pc, #32]	; (8001688 <OnLedGreen1+0x2c>)
 8001666:	f000 fbf4 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_RESET);
 800166a:	2200      	movs	r2, #0
 800166c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001670:	4805      	ldr	r0, [pc, #20]	; (8001688 <OnLedGreen1+0x2c>)
 8001672:	f000 fbee 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_SET);
 8001676:	2201      	movs	r2, #1
 8001678:	f44f 7100 	mov.w	r1, #512	; 0x200
 800167c:	4802      	ldr	r0, [pc, #8]	; (8001688 <OnLedGreen1+0x2c>)
 800167e:	f000 fbe8 	bl	8001e52 <HAL_GPIO_WritePin>
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40010800 	.word	0x40010800

0800168c <OnLedGreen2>:
void OnLedGreen2(){
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 8001690:	2200      	movs	r2, #0
 8001692:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001696:	4808      	ldr	r0, [pc, #32]	; (80016b8 <OnLedGreen2+0x2c>)
 8001698:	f000 fbdb 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_RESET);
 800169c:	2200      	movs	r2, #0
 800169e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <OnLedGreen2+0x2c>)
 80016a4:	f000 fbd5 	bl	8001e52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_SET);
 80016a8:	2201      	movs	r2, #1
 80016aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016ae:	4802      	ldr	r0, [pc, #8]	; (80016b8 <OnLedGreen2+0x2c>)
 80016b0:	f000 fbcf 	bl	8001e52 <HAL_GPIO_WritePin>
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40010800 	.word	0x40010800

080016bc <BlinkyLedRed>:


void BlinkyLedRed(){
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 80016c0:	2180      	movs	r1, #128	; 0x80
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <BlinkyLedRed+0x1c>)
 80016c4:	f000 fbdd 	bl	8001e82 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 80016c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016cc:	4802      	ldr	r0, [pc, #8]	; (80016d8 <BlinkyLedRed+0x1c>)
 80016ce:	f000 fbd8 	bl	8001e82 <HAL_GPIO_TogglePin>
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40010800 	.word	0x40010800

080016dc <BlinkyLedYellow>:
void BlinkyLedYellow(){
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 80016e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016e4:	4804      	ldr	r0, [pc, #16]	; (80016f8 <BlinkyLedYellow+0x1c>)
 80016e6:	f000 fbcc 	bl	8001e82 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(YELLOW2_GPIO_Port, YELLOW2_Pin);
 80016ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016ee:	4802      	ldr	r0, [pc, #8]	; (80016f8 <BlinkyLedYellow+0x1c>)
 80016f0:	f000 fbc7 	bl	8001e82 <HAL_GPIO_TogglePin>
}
 80016f4:	bf00      	nop
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40010800 	.word	0x40010800

080016fc <BlinkyLedGreen>:
void BlinkyLedGreen(){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8001700:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001704:	4804      	ldr	r0, [pc, #16]	; (8001718 <BlinkyLedGreen+0x1c>)
 8001706:	f000 fbbc 	bl	8001e82 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 800170a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800170e:	4802      	ldr	r0, [pc, #8]	; (8001718 <BlinkyLedGreen+0x1c>)
 8001710:	f000 fbb7 	bl	8001e82 <HAL_GPIO_TogglePin>
}
 8001714:	bf00      	nop
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40010800 	.word	0x40010800

0800171c <BlinkyLed>:
void BlinkyLed(int led){
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	switch(STATUS_BLINKY){
 8001724:	4b2f      	ldr	r3, [pc, #188]	; (80017e4 <BlinkyLed+0xc8>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b2a      	cmp	r3, #42	; 0x2a
 800172a:	d044      	beq.n	80017b6 <BlinkyLed+0x9a>
 800172c:	2b2a      	cmp	r3, #42	; 0x2a
 800172e:	dc52      	bgt.n	80017d6 <BlinkyLed+0xba>
 8001730:	2b29      	cmp	r3, #41	; 0x29
 8001732:	d030      	beq.n	8001796 <BlinkyLed+0x7a>
 8001734:	2b29      	cmp	r3, #41	; 0x29
 8001736:	dc4e      	bgt.n	80017d6 <BlinkyLed+0xba>
 8001738:	2b01      	cmp	r3, #1
 800173a:	d002      	beq.n	8001742 <BlinkyLed+0x26>
 800173c:	2b28      	cmp	r3, #40	; 0x28
 800173e:	d01a      	beq.n	8001776 <BlinkyLed+0x5a>
		}
		else counter_4 --;
		//}
		break;
	default:
		break;
 8001740:	e049      	b.n	80017d6 <BlinkyLed+0xba>
		OffAll1();
 8001742:	f7ff fefb 	bl	800153c <OffAll1>
		OffAll2();
 8001746:	f7ff ff11 	bl	800156c <OffAll2>
		counter_4 = 25;
 800174a:	4b27      	ldr	r3, [pc, #156]	; (80017e8 <BlinkyLed+0xcc>)
 800174c:	2219      	movs	r2, #25
 800174e:	601a      	str	r2, [r3, #0]
		if(led == RED) STATUS_BLINKY = RED;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b28      	cmp	r3, #40	; 0x28
 8001754:	d102      	bne.n	800175c <BlinkyLed+0x40>
 8001756:	4b23      	ldr	r3, [pc, #140]	; (80017e4 <BlinkyLed+0xc8>)
 8001758:	2228      	movs	r2, #40	; 0x28
 800175a:	601a      	str	r2, [r3, #0]
		if(led == YELLOW) STATUS_BLINKY = YELLOW;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b29      	cmp	r3, #41	; 0x29
 8001760:	d102      	bne.n	8001768 <BlinkyLed+0x4c>
 8001762:	4b20      	ldr	r3, [pc, #128]	; (80017e4 <BlinkyLed+0xc8>)
 8001764:	2229      	movs	r2, #41	; 0x29
 8001766:	601a      	str	r2, [r3, #0]
		if(led == GREEN) STATUS_BLINKY = GREEN;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b2a      	cmp	r3, #42	; 0x2a
 800176c:	d135      	bne.n	80017da <BlinkyLed+0xbe>
 800176e:	4b1d      	ldr	r3, [pc, #116]	; (80017e4 <BlinkyLed+0xc8>)
 8001770:	222a      	movs	r2, #42	; 0x2a
 8001772:	601a      	str	r2, [r3, #0]
		break;
 8001774:	e031      	b.n	80017da <BlinkyLed+0xbe>
		if(counter_4 <= 0){
 8001776:	4b1c      	ldr	r3, [pc, #112]	; (80017e8 <BlinkyLed+0xcc>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	dc05      	bgt.n	800178a <BlinkyLed+0x6e>
			BlinkyLedRed();
 800177e:	f7ff ff9d 	bl	80016bc <BlinkyLedRed>
			counter_4 = 25;
 8001782:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <BlinkyLed+0xcc>)
 8001784:	2219      	movs	r2, #25
 8001786:	601a      	str	r2, [r3, #0]
		break;
 8001788:	e028      	b.n	80017dc <BlinkyLed+0xc0>
		else counter_4 --;
 800178a:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <BlinkyLed+0xcc>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	3b01      	subs	r3, #1
 8001790:	4a15      	ldr	r2, [pc, #84]	; (80017e8 <BlinkyLed+0xcc>)
 8001792:	6013      	str	r3, [r2, #0]
		break;
 8001794:	e022      	b.n	80017dc <BlinkyLed+0xc0>
		if(counter_4 <= 0){
 8001796:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <BlinkyLed+0xcc>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	dc05      	bgt.n	80017aa <BlinkyLed+0x8e>
			BlinkyLedYellow();
 800179e:	f7ff ff9d 	bl	80016dc <BlinkyLedYellow>
			counter_4 = 25;
 80017a2:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <BlinkyLed+0xcc>)
 80017a4:	2219      	movs	r2, #25
 80017a6:	601a      	str	r2, [r3, #0]
		break;
 80017a8:	e018      	b.n	80017dc <BlinkyLed+0xc0>
		else counter_4 --;
 80017aa:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <BlinkyLed+0xcc>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	4a0d      	ldr	r2, [pc, #52]	; (80017e8 <BlinkyLed+0xcc>)
 80017b2:	6013      	str	r3, [r2, #0]
		break;
 80017b4:	e012      	b.n	80017dc <BlinkyLed+0xc0>
		if(counter_4 <= 0){
 80017b6:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <BlinkyLed+0xcc>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	dc05      	bgt.n	80017ca <BlinkyLed+0xae>
			BlinkyLedGreen();
 80017be:	f7ff ff9d 	bl	80016fc <BlinkyLedGreen>
			counter_4 = 25;
 80017c2:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <BlinkyLed+0xcc>)
 80017c4:	2219      	movs	r2, #25
 80017c6:	601a      	str	r2, [r3, #0]
		break;
 80017c8:	e008      	b.n	80017dc <BlinkyLed+0xc0>
		else counter_4 --;
 80017ca:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <BlinkyLed+0xcc>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	4a05      	ldr	r2, [pc, #20]	; (80017e8 <BlinkyLed+0xcc>)
 80017d2:	6013      	str	r3, [r2, #0]
		break;
 80017d4:	e002      	b.n	80017dc <BlinkyLed+0xc0>
		break;
 80017d6:	bf00      	nop
 80017d8:	e000      	b.n	80017dc <BlinkyLed+0xc0>
		break;
 80017da:	bf00      	nop
	}
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	2000004c 	.word	0x2000004c
 80017e8:	2000006c 	.word	0x2000006c

080017ec <System_Initilization>:

void System_Initilization(){
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80017f0:	2201      	movs	r2, #1
 80017f2:	2102      	movs	r1, #2
 80017f4:	4802      	ldr	r0, [pc, #8]	; (8001800 <System_Initilization+0x14>)
 80017f6:	f000 fb2c 	bl	8001e52 <HAL_GPIO_WritePin>
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40010800 	.word	0x40010800

08001804 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001804:	f7ff fe94 	bl	8001530 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001808:	480b      	ldr	r0, [pc, #44]	; (8001838 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800180a:	490c      	ldr	r1, [pc, #48]	; (800183c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800180c:	4a0c      	ldr	r2, [pc, #48]	; (8001840 <LoopFillZerobss+0x16>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001810:	e002      	b.n	8001818 <LoopCopyDataInit>

08001812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001816:	3304      	adds	r3, #4

08001818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800181c:	d3f9      	bcc.n	8001812 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181e:	4a09      	ldr	r2, [pc, #36]	; (8001844 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001820:	4c09      	ldr	r4, [pc, #36]	; (8001848 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001824:	e001      	b.n	800182a <LoopFillZerobss>

08001826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001828:	3204      	adds	r2, #4

0800182a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800182c:	d3fb      	bcc.n	8001826 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800182e:	f001 faf9 	bl	8002e24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001832:	f7ff fba3 	bl	8000f7c <main>
  bx lr
 8001836:	4770      	bx	lr
  ldr r0, =_sdata
 8001838:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800183c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001840:	08002ec0 	.word	0x08002ec0
  ldr r2, =_sbss
 8001844:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001848:	20000388 	.word	0x20000388

0800184c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800184c:	e7fe      	b.n	800184c <ADC1_2_IRQHandler>
	...

08001850 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001854:	4b08      	ldr	r3, [pc, #32]	; (8001878 <HAL_Init+0x28>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a07      	ldr	r2, [pc, #28]	; (8001878 <HAL_Init+0x28>)
 800185a:	f043 0310 	orr.w	r3, r3, #16
 800185e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001860:	2003      	movs	r0, #3
 8001862:	f000 f923 	bl	8001aac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001866:	200f      	movs	r0, #15
 8001868:	f000 f808 	bl	800187c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800186c:	f7ff fdd8 	bl	8001420 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40022000 	.word	0x40022000

0800187c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001884:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <HAL_InitTick+0x54>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	4b12      	ldr	r3, [pc, #72]	; (80018d4 <HAL_InitTick+0x58>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	4619      	mov	r1, r3
 800188e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001892:	fbb3 f3f1 	udiv	r3, r3, r1
 8001896:	fbb2 f3f3 	udiv	r3, r2, r3
 800189a:	4618      	mov	r0, r3
 800189c:	f000 f93b 	bl	8001b16 <HAL_SYSTICK_Config>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e00e      	b.n	80018c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2b0f      	cmp	r3, #15
 80018ae:	d80a      	bhi.n	80018c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018b0:	2200      	movs	r2, #0
 80018b2:	6879      	ldr	r1, [r7, #4]
 80018b4:	f04f 30ff 	mov.w	r0, #4294967295
 80018b8:	f000 f903 	bl	8001ac2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018bc:	4a06      	ldr	r2, [pc, #24]	; (80018d8 <HAL_InitTick+0x5c>)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018c2:	2300      	movs	r3, #0
 80018c4:	e000      	b.n	80018c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000074 	.word	0x20000074
 80018d4:	2000007c 	.word	0x2000007c
 80018d8:	20000078 	.word	0x20000078

080018dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018e0:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <HAL_IncTick+0x1c>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	461a      	mov	r2, r3
 80018e6:	4b05      	ldr	r3, [pc, #20]	; (80018fc <HAL_IncTick+0x20>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4413      	add	r3, r2
 80018ec:	4a03      	ldr	r2, [pc, #12]	; (80018fc <HAL_IncTick+0x20>)
 80018ee:	6013      	str	r3, [r2, #0]
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr
 80018f8:	2000007c 	.word	0x2000007c
 80018fc:	20000384 	.word	0x20000384

08001900 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return uwTick;
 8001904:	4b02      	ldr	r3, [pc, #8]	; (8001910 <HAL_GetTick+0x10>)
 8001906:	681b      	ldr	r3, [r3, #0]
}
 8001908:	4618      	mov	r0, r3
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr
 8001910:	20000384 	.word	0x20000384

08001914 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001924:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <__NVIC_SetPriorityGrouping+0x44>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001930:	4013      	ands	r3, r2
 8001932:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800193c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001944:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001946:	4a04      	ldr	r2, [pc, #16]	; (8001958 <__NVIC_SetPriorityGrouping+0x44>)
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	60d3      	str	r3, [r2, #12]
}
 800194c:	bf00      	nop
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001960:	4b04      	ldr	r3, [pc, #16]	; (8001974 <__NVIC_GetPriorityGrouping+0x18>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	0a1b      	lsrs	r3, r3, #8
 8001966:	f003 0307 	and.w	r3, r3, #7
}
 800196a:	4618      	mov	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	2b00      	cmp	r3, #0
 8001988:	db0b      	blt.n	80019a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	f003 021f 	and.w	r2, r3, #31
 8001990:	4906      	ldr	r1, [pc, #24]	; (80019ac <__NVIC_EnableIRQ+0x34>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	095b      	lsrs	r3, r3, #5
 8001998:	2001      	movs	r0, #1
 800199a:	fa00 f202 	lsl.w	r2, r0, r2
 800199e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr
 80019ac:	e000e100 	.word	0xe000e100

080019b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	6039      	str	r1, [r7, #0]
 80019ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	db0a      	blt.n	80019da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	490c      	ldr	r1, [pc, #48]	; (80019fc <__NVIC_SetPriority+0x4c>)
 80019ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ce:	0112      	lsls	r2, r2, #4
 80019d0:	b2d2      	uxtb	r2, r2
 80019d2:	440b      	add	r3, r1
 80019d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019d8:	e00a      	b.n	80019f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	4908      	ldr	r1, [pc, #32]	; (8001a00 <__NVIC_SetPriority+0x50>)
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	f003 030f 	and.w	r3, r3, #15
 80019e6:	3b04      	subs	r3, #4
 80019e8:	0112      	lsls	r2, r2, #4
 80019ea:	b2d2      	uxtb	r2, r2
 80019ec:	440b      	add	r3, r1
 80019ee:	761a      	strb	r2, [r3, #24]
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000e100 	.word	0xe000e100
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b089      	sub	sp, #36	; 0x24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	f1c3 0307 	rsb	r3, r3, #7
 8001a1e:	2b04      	cmp	r3, #4
 8001a20:	bf28      	it	cs
 8001a22:	2304      	movcs	r3, #4
 8001a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	3304      	adds	r3, #4
 8001a2a:	2b06      	cmp	r3, #6
 8001a2c:	d902      	bls.n	8001a34 <NVIC_EncodePriority+0x30>
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	3b03      	subs	r3, #3
 8001a32:	e000      	b.n	8001a36 <NVIC_EncodePriority+0x32>
 8001a34:	2300      	movs	r3, #0
 8001a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a38:	f04f 32ff 	mov.w	r2, #4294967295
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43da      	mvns	r2, r3
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	401a      	ands	r2, r3
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	fa01 f303 	lsl.w	r3, r1, r3
 8001a56:	43d9      	mvns	r1, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a5c:	4313      	orrs	r3, r2
         );
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3724      	adds	r7, #36	; 0x24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr

08001a68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a78:	d301      	bcc.n	8001a7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e00f      	b.n	8001a9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a7e:	4a0a      	ldr	r2, [pc, #40]	; (8001aa8 <SysTick_Config+0x40>)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	3b01      	subs	r3, #1
 8001a84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a86:	210f      	movs	r1, #15
 8001a88:	f04f 30ff 	mov.w	r0, #4294967295
 8001a8c:	f7ff ff90 	bl	80019b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a90:	4b05      	ldr	r3, [pc, #20]	; (8001aa8 <SysTick_Config+0x40>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a96:	4b04      	ldr	r3, [pc, #16]	; (8001aa8 <SysTick_Config+0x40>)
 8001a98:	2207      	movs	r2, #7
 8001a9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	e000e010 	.word	0xe000e010

08001aac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f7ff ff2d 	bl	8001914 <__NVIC_SetPriorityGrouping>
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b086      	sub	sp, #24
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	4603      	mov	r3, r0
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
 8001ace:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ad4:	f7ff ff42 	bl	800195c <__NVIC_GetPriorityGrouping>
 8001ad8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	68b9      	ldr	r1, [r7, #8]
 8001ade:	6978      	ldr	r0, [r7, #20]
 8001ae0:	f7ff ff90 	bl	8001a04 <NVIC_EncodePriority>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aea:	4611      	mov	r1, r2
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff ff5f 	bl	80019b0 <__NVIC_SetPriority>
}
 8001af2:	bf00      	nop
 8001af4:	3718      	adds	r7, #24
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	4603      	mov	r3, r0
 8001b02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff ff35 	bl	8001978 <__NVIC_EnableIRQ>
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b082      	sub	sp, #8
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7ff ffa2 	bl	8001a68 <SysTick_Config>
 8001b24:	4603      	mov	r3, r0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b08b      	sub	sp, #44	; 0x2c
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b42:	e148      	b.n	8001dd6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b44:	2201      	movs	r2, #1
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	69fa      	ldr	r2, [r7, #28]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	f040 8137 	bne.w	8001dd0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	4aa3      	ldr	r2, [pc, #652]	; (8001df4 <HAL_GPIO_Init+0x2c4>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d05e      	beq.n	8001c2a <HAL_GPIO_Init+0xfa>
 8001b6c:	4aa1      	ldr	r2, [pc, #644]	; (8001df4 <HAL_GPIO_Init+0x2c4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d875      	bhi.n	8001c5e <HAL_GPIO_Init+0x12e>
 8001b72:	4aa1      	ldr	r2, [pc, #644]	; (8001df8 <HAL_GPIO_Init+0x2c8>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d058      	beq.n	8001c2a <HAL_GPIO_Init+0xfa>
 8001b78:	4a9f      	ldr	r2, [pc, #636]	; (8001df8 <HAL_GPIO_Init+0x2c8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d86f      	bhi.n	8001c5e <HAL_GPIO_Init+0x12e>
 8001b7e:	4a9f      	ldr	r2, [pc, #636]	; (8001dfc <HAL_GPIO_Init+0x2cc>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d052      	beq.n	8001c2a <HAL_GPIO_Init+0xfa>
 8001b84:	4a9d      	ldr	r2, [pc, #628]	; (8001dfc <HAL_GPIO_Init+0x2cc>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d869      	bhi.n	8001c5e <HAL_GPIO_Init+0x12e>
 8001b8a:	4a9d      	ldr	r2, [pc, #628]	; (8001e00 <HAL_GPIO_Init+0x2d0>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d04c      	beq.n	8001c2a <HAL_GPIO_Init+0xfa>
 8001b90:	4a9b      	ldr	r2, [pc, #620]	; (8001e00 <HAL_GPIO_Init+0x2d0>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d863      	bhi.n	8001c5e <HAL_GPIO_Init+0x12e>
 8001b96:	4a9b      	ldr	r2, [pc, #620]	; (8001e04 <HAL_GPIO_Init+0x2d4>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d046      	beq.n	8001c2a <HAL_GPIO_Init+0xfa>
 8001b9c:	4a99      	ldr	r2, [pc, #612]	; (8001e04 <HAL_GPIO_Init+0x2d4>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d85d      	bhi.n	8001c5e <HAL_GPIO_Init+0x12e>
 8001ba2:	2b12      	cmp	r3, #18
 8001ba4:	d82a      	bhi.n	8001bfc <HAL_GPIO_Init+0xcc>
 8001ba6:	2b12      	cmp	r3, #18
 8001ba8:	d859      	bhi.n	8001c5e <HAL_GPIO_Init+0x12e>
 8001baa:	a201      	add	r2, pc, #4	; (adr r2, 8001bb0 <HAL_GPIO_Init+0x80>)
 8001bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb0:	08001c2b 	.word	0x08001c2b
 8001bb4:	08001c05 	.word	0x08001c05
 8001bb8:	08001c17 	.word	0x08001c17
 8001bbc:	08001c59 	.word	0x08001c59
 8001bc0:	08001c5f 	.word	0x08001c5f
 8001bc4:	08001c5f 	.word	0x08001c5f
 8001bc8:	08001c5f 	.word	0x08001c5f
 8001bcc:	08001c5f 	.word	0x08001c5f
 8001bd0:	08001c5f 	.word	0x08001c5f
 8001bd4:	08001c5f 	.word	0x08001c5f
 8001bd8:	08001c5f 	.word	0x08001c5f
 8001bdc:	08001c5f 	.word	0x08001c5f
 8001be0:	08001c5f 	.word	0x08001c5f
 8001be4:	08001c5f 	.word	0x08001c5f
 8001be8:	08001c5f 	.word	0x08001c5f
 8001bec:	08001c5f 	.word	0x08001c5f
 8001bf0:	08001c5f 	.word	0x08001c5f
 8001bf4:	08001c0d 	.word	0x08001c0d
 8001bf8:	08001c21 	.word	0x08001c21
 8001bfc:	4a82      	ldr	r2, [pc, #520]	; (8001e08 <HAL_GPIO_Init+0x2d8>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d013      	beq.n	8001c2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c02:	e02c      	b.n	8001c5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	623b      	str	r3, [r7, #32]
          break;
 8001c0a:	e029      	b.n	8001c60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	3304      	adds	r3, #4
 8001c12:	623b      	str	r3, [r7, #32]
          break;
 8001c14:	e024      	b.n	8001c60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	3308      	adds	r3, #8
 8001c1c:	623b      	str	r3, [r7, #32]
          break;
 8001c1e:	e01f      	b.n	8001c60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	330c      	adds	r3, #12
 8001c26:	623b      	str	r3, [r7, #32]
          break;
 8001c28:	e01a      	b.n	8001c60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d102      	bne.n	8001c38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c32:	2304      	movs	r3, #4
 8001c34:	623b      	str	r3, [r7, #32]
          break;
 8001c36:	e013      	b.n	8001c60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d105      	bne.n	8001c4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c40:	2308      	movs	r3, #8
 8001c42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	69fa      	ldr	r2, [r7, #28]
 8001c48:	611a      	str	r2, [r3, #16]
          break;
 8001c4a:	e009      	b.n	8001c60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c4c:	2308      	movs	r3, #8
 8001c4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69fa      	ldr	r2, [r7, #28]
 8001c54:	615a      	str	r2, [r3, #20]
          break;
 8001c56:	e003      	b.n	8001c60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	623b      	str	r3, [r7, #32]
          break;
 8001c5c:	e000      	b.n	8001c60 <HAL_GPIO_Init+0x130>
          break;
 8001c5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	2bff      	cmp	r3, #255	; 0xff
 8001c64:	d801      	bhi.n	8001c6a <HAL_GPIO_Init+0x13a>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	e001      	b.n	8001c6e <HAL_GPIO_Init+0x13e>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	3304      	adds	r3, #4
 8001c6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	2bff      	cmp	r3, #255	; 0xff
 8001c74:	d802      	bhi.n	8001c7c <HAL_GPIO_Init+0x14c>
 8001c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	e002      	b.n	8001c82 <HAL_GPIO_Init+0x152>
 8001c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7e:	3b08      	subs	r3, #8
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	210f      	movs	r1, #15
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	401a      	ands	r2, r3
 8001c94:	6a39      	ldr	r1, [r7, #32]
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f000 8090 	beq.w	8001dd0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb0:	4b56      	ldr	r3, [pc, #344]	; (8001e0c <HAL_GPIO_Init+0x2dc>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	4a55      	ldr	r2, [pc, #340]	; (8001e0c <HAL_GPIO_Init+0x2dc>)
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	6193      	str	r3, [r2, #24]
 8001cbc:	4b53      	ldr	r3, [pc, #332]	; (8001e0c <HAL_GPIO_Init+0x2dc>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	60bb      	str	r3, [r7, #8]
 8001cc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cc8:	4a51      	ldr	r2, [pc, #324]	; (8001e10 <HAL_GPIO_Init+0x2e0>)
 8001cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ccc:	089b      	lsrs	r3, r3, #2
 8001cce:	3302      	adds	r3, #2
 8001cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd8:	f003 0303 	and.w	r3, r3, #3
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	220f      	movs	r2, #15
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a49      	ldr	r2, [pc, #292]	; (8001e14 <HAL_GPIO_Init+0x2e4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d00d      	beq.n	8001d10 <HAL_GPIO_Init+0x1e0>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4a48      	ldr	r2, [pc, #288]	; (8001e18 <HAL_GPIO_Init+0x2e8>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d007      	beq.n	8001d0c <HAL_GPIO_Init+0x1dc>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a47      	ldr	r2, [pc, #284]	; (8001e1c <HAL_GPIO_Init+0x2ec>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d101      	bne.n	8001d08 <HAL_GPIO_Init+0x1d8>
 8001d04:	2302      	movs	r3, #2
 8001d06:	e004      	b.n	8001d12 <HAL_GPIO_Init+0x1e2>
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e002      	b.n	8001d12 <HAL_GPIO_Init+0x1e2>
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e000      	b.n	8001d12 <HAL_GPIO_Init+0x1e2>
 8001d10:	2300      	movs	r3, #0
 8001d12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d14:	f002 0203 	and.w	r2, r2, #3
 8001d18:	0092      	lsls	r2, r2, #2
 8001d1a:	4093      	lsls	r3, r2
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d22:	493b      	ldr	r1, [pc, #236]	; (8001e10 <HAL_GPIO_Init+0x2e0>)
 8001d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d26:	089b      	lsrs	r3, r3, #2
 8001d28:	3302      	adds	r3, #2
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d006      	beq.n	8001d4a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d3c:	4b38      	ldr	r3, [pc, #224]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d3e:	689a      	ldr	r2, [r3, #8]
 8001d40:	4937      	ldr	r1, [pc, #220]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	608b      	str	r3, [r1, #8]
 8001d48:	e006      	b.n	8001d58 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d4a:	4b35      	ldr	r3, [pc, #212]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	43db      	mvns	r3, r3
 8001d52:	4933      	ldr	r1, [pc, #204]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d54:	4013      	ands	r3, r2
 8001d56:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d006      	beq.n	8001d72 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d64:	4b2e      	ldr	r3, [pc, #184]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	492d      	ldr	r1, [pc, #180]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	60cb      	str	r3, [r1, #12]
 8001d70:	e006      	b.n	8001d80 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d72:	4b2b      	ldr	r3, [pc, #172]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d74:	68da      	ldr	r2, [r3, #12]
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	4929      	ldr	r1, [pc, #164]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d006      	beq.n	8001d9a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d8c:	4b24      	ldr	r3, [pc, #144]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d8e:	685a      	ldr	r2, [r3, #4]
 8001d90:	4923      	ldr	r1, [pc, #140]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	604b      	str	r3, [r1, #4]
 8001d98:	e006      	b.n	8001da8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d9a:	4b21      	ldr	r3, [pc, #132]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001d9c:	685a      	ldr	r2, [r3, #4]
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	43db      	mvns	r3, r3
 8001da2:	491f      	ldr	r1, [pc, #124]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d006      	beq.n	8001dc2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001db4:	4b1a      	ldr	r3, [pc, #104]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	4919      	ldr	r1, [pc, #100]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	600b      	str	r3, [r1, #0]
 8001dc0:	e006      	b.n	8001dd0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dc2:	4b17      	ldr	r3, [pc, #92]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	4915      	ldr	r1, [pc, #84]	; (8001e20 <HAL_GPIO_Init+0x2f0>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f47f aeaf 	bne.w	8001b44 <HAL_GPIO_Init+0x14>
  }
}
 8001de6:	bf00      	nop
 8001de8:	bf00      	nop
 8001dea:	372c      	adds	r7, #44	; 0x2c
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bc80      	pop	{r7}
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	10320000 	.word	0x10320000
 8001df8:	10310000 	.word	0x10310000
 8001dfc:	10220000 	.word	0x10220000
 8001e00:	10210000 	.word	0x10210000
 8001e04:	10120000 	.word	0x10120000
 8001e08:	10110000 	.word	0x10110000
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	40010000 	.word	0x40010000
 8001e14:	40010800 	.word	0x40010800
 8001e18:	40010c00 	.word	0x40010c00
 8001e1c:	40011000 	.word	0x40011000
 8001e20:	40010400 	.word	0x40010400

08001e24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	887b      	ldrh	r3, [r7, #2]
 8001e36:	4013      	ands	r3, r2
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d002      	beq.n	8001e42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	73fb      	strb	r3, [r7, #15]
 8001e40:	e001      	b.n	8001e46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e42:	2300      	movs	r3, #0
 8001e44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3714      	adds	r7, #20
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bc80      	pop	{r7}
 8001e50:	4770      	bx	lr

08001e52 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b083      	sub	sp, #12
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	807b      	strh	r3, [r7, #2]
 8001e5e:	4613      	mov	r3, r2
 8001e60:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e62:	787b      	ldrb	r3, [r7, #1]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e68:	887a      	ldrh	r2, [r7, #2]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e6e:	e003      	b.n	8001e78 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e70:	887b      	ldrh	r3, [r7, #2]
 8001e72:	041a      	lsls	r2, r3, #16
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	611a      	str	r2, [r3, #16]
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc80      	pop	{r7}
 8001e80:	4770      	bx	lr

08001e82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b085      	sub	sp, #20
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e94:	887a      	ldrh	r2, [r7, #2]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	041a      	lsls	r2, r3, #16
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	43d9      	mvns	r1, r3
 8001ea0:	887b      	ldrh	r3, [r7, #2]
 8001ea2:	400b      	ands	r3, r1
 8001ea4:	431a      	orrs	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	611a      	str	r2, [r3, #16]
}
 8001eaa:	bf00      	nop
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc80      	pop	{r7}
 8001eb2:	4770      	bx	lr

08001eb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e26c      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f000 8087 	beq.w	8001fe2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ed4:	4b92      	ldr	r3, [pc, #584]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f003 030c 	and.w	r3, r3, #12
 8001edc:	2b04      	cmp	r3, #4
 8001ede:	d00c      	beq.n	8001efa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ee0:	4b8f      	ldr	r3, [pc, #572]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 030c 	and.w	r3, r3, #12
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	d112      	bne.n	8001f12 <HAL_RCC_OscConfig+0x5e>
 8001eec:	4b8c      	ldr	r3, [pc, #560]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ef8:	d10b      	bne.n	8001f12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001efa:	4b89      	ldr	r3, [pc, #548]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d06c      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x12c>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d168      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e246      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f1a:	d106      	bne.n	8001f2a <HAL_RCC_OscConfig+0x76>
 8001f1c:	4b80      	ldr	r3, [pc, #512]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a7f      	ldr	r2, [pc, #508]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f26:	6013      	str	r3, [r2, #0]
 8001f28:	e02e      	b.n	8001f88 <HAL_RCC_OscConfig+0xd4>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d10c      	bne.n	8001f4c <HAL_RCC_OscConfig+0x98>
 8001f32:	4b7b      	ldr	r3, [pc, #492]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a7a      	ldr	r2, [pc, #488]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	4b78      	ldr	r3, [pc, #480]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a77      	ldr	r2, [pc, #476]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	e01d      	b.n	8001f88 <HAL_RCC_OscConfig+0xd4>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f54:	d10c      	bne.n	8001f70 <HAL_RCC_OscConfig+0xbc>
 8001f56:	4b72      	ldr	r3, [pc, #456]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a71      	ldr	r2, [pc, #452]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f60:	6013      	str	r3, [r2, #0]
 8001f62:	4b6f      	ldr	r3, [pc, #444]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a6e      	ldr	r2, [pc, #440]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	e00b      	b.n	8001f88 <HAL_RCC_OscConfig+0xd4>
 8001f70:	4b6b      	ldr	r3, [pc, #428]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a6a      	ldr	r2, [pc, #424]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	4b68      	ldr	r3, [pc, #416]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a67      	ldr	r2, [pc, #412]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001f82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d013      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7ff fcb6 	bl	8001900 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f98:	f7ff fcb2 	bl	8001900 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b64      	cmp	r3, #100	; 0x64
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e1fa      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001faa:	4b5d      	ldr	r3, [pc, #372]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0f0      	beq.n	8001f98 <HAL_RCC_OscConfig+0xe4>
 8001fb6:	e014      	b.n	8001fe2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb8:	f7ff fca2 	bl	8001900 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc0:	f7ff fc9e 	bl	8001900 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b64      	cmp	r3, #100	; 0x64
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e1e6      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fd2:	4b53      	ldr	r3, [pc, #332]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f0      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x10c>
 8001fde:	e000      	b.n	8001fe2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d063      	beq.n	80020b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fee:	4b4c      	ldr	r3, [pc, #304]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f003 030c 	and.w	r3, r3, #12
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00b      	beq.n	8002012 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ffa:	4b49      	ldr	r3, [pc, #292]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f003 030c 	and.w	r3, r3, #12
 8002002:	2b08      	cmp	r3, #8
 8002004:	d11c      	bne.n	8002040 <HAL_RCC_OscConfig+0x18c>
 8002006:	4b46      	ldr	r3, [pc, #280]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d116      	bne.n	8002040 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002012:	4b43      	ldr	r3, [pc, #268]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d005      	beq.n	800202a <HAL_RCC_OscConfig+0x176>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d001      	beq.n	800202a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e1ba      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202a:	4b3d      	ldr	r3, [pc, #244]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	4939      	ldr	r1, [pc, #228]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 800203a:	4313      	orrs	r3, r2
 800203c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800203e:	e03a      	b.n	80020b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	691b      	ldr	r3, [r3, #16]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d020      	beq.n	800208a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002048:	4b36      	ldr	r3, [pc, #216]	; (8002124 <HAL_RCC_OscConfig+0x270>)
 800204a:	2201      	movs	r2, #1
 800204c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204e:	f7ff fc57 	bl	8001900 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002054:	e008      	b.n	8002068 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002056:	f7ff fc53 	bl	8001900 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e19b      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002068:	4b2d      	ldr	r3, [pc, #180]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0302 	and.w	r3, r3, #2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0f0      	beq.n	8002056 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002074:	4b2a      	ldr	r3, [pc, #168]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	4927      	ldr	r1, [pc, #156]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 8002084:	4313      	orrs	r3, r2
 8002086:	600b      	str	r3, [r1, #0]
 8002088:	e015      	b.n	80020b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800208a:	4b26      	ldr	r3, [pc, #152]	; (8002124 <HAL_RCC_OscConfig+0x270>)
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002090:	f7ff fc36 	bl	8001900 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002098:	f7ff fc32 	bl	8001900 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e17a      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020aa:	4b1d      	ldr	r3, [pc, #116]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1f0      	bne.n	8002098 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0308 	and.w	r3, r3, #8
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d03a      	beq.n	8002138 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d019      	beq.n	80020fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ca:	4b17      	ldr	r3, [pc, #92]	; (8002128 <HAL_RCC_OscConfig+0x274>)
 80020cc:	2201      	movs	r2, #1
 80020ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d0:	f7ff fc16 	bl	8001900 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d6:	e008      	b.n	80020ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020d8:	f7ff fc12 	bl	8001900 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e15a      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ea:	4b0d      	ldr	r3, [pc, #52]	; (8002120 <HAL_RCC_OscConfig+0x26c>)
 80020ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d0f0      	beq.n	80020d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020f6:	2001      	movs	r0, #1
 80020f8:	f000 fa9a 	bl	8002630 <RCC_Delay>
 80020fc:	e01c      	b.n	8002138 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020fe:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <HAL_RCC_OscConfig+0x274>)
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002104:	f7ff fbfc 	bl	8001900 <HAL_GetTick>
 8002108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800210a:	e00f      	b.n	800212c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800210c:	f7ff fbf8 	bl	8001900 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d908      	bls.n	800212c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e140      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
 800211e:	bf00      	nop
 8002120:	40021000 	.word	0x40021000
 8002124:	42420000 	.word	0x42420000
 8002128:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800212c:	4b9e      	ldr	r3, [pc, #632]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800212e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1e9      	bne.n	800210c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	2b00      	cmp	r3, #0
 8002142:	f000 80a6 	beq.w	8002292 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002146:	2300      	movs	r3, #0
 8002148:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800214a:	4b97      	ldr	r3, [pc, #604]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800214c:	69db      	ldr	r3, [r3, #28]
 800214e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d10d      	bne.n	8002172 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002156:	4b94      	ldr	r3, [pc, #592]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	4a93      	ldr	r2, [pc, #588]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800215c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002160:	61d3      	str	r3, [r2, #28]
 8002162:	4b91      	ldr	r3, [pc, #580]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 8002164:	69db      	ldr	r3, [r3, #28]
 8002166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216a:	60bb      	str	r3, [r7, #8]
 800216c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800216e:	2301      	movs	r3, #1
 8002170:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002172:	4b8e      	ldr	r3, [pc, #568]	; (80023ac <HAL_RCC_OscConfig+0x4f8>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800217a:	2b00      	cmp	r3, #0
 800217c:	d118      	bne.n	80021b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800217e:	4b8b      	ldr	r3, [pc, #556]	; (80023ac <HAL_RCC_OscConfig+0x4f8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a8a      	ldr	r2, [pc, #552]	; (80023ac <HAL_RCC_OscConfig+0x4f8>)
 8002184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002188:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800218a:	f7ff fbb9 	bl	8001900 <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002190:	e008      	b.n	80021a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002192:	f7ff fbb5 	bl	8001900 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b64      	cmp	r3, #100	; 0x64
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e0fd      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a4:	4b81      	ldr	r3, [pc, #516]	; (80023ac <HAL_RCC_OscConfig+0x4f8>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0f0      	beq.n	8002192 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d106      	bne.n	80021c6 <HAL_RCC_OscConfig+0x312>
 80021b8:	4b7b      	ldr	r3, [pc, #492]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	4a7a      	ldr	r2, [pc, #488]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	6213      	str	r3, [r2, #32]
 80021c4:	e02d      	b.n	8002222 <HAL_RCC_OscConfig+0x36e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10c      	bne.n	80021e8 <HAL_RCC_OscConfig+0x334>
 80021ce:	4b76      	ldr	r3, [pc, #472]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	4a75      	ldr	r2, [pc, #468]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80021d4:	f023 0301 	bic.w	r3, r3, #1
 80021d8:	6213      	str	r3, [r2, #32]
 80021da:	4b73      	ldr	r3, [pc, #460]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	4a72      	ldr	r2, [pc, #456]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80021e0:	f023 0304 	bic.w	r3, r3, #4
 80021e4:	6213      	str	r3, [r2, #32]
 80021e6:	e01c      	b.n	8002222 <HAL_RCC_OscConfig+0x36e>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	2b05      	cmp	r3, #5
 80021ee:	d10c      	bne.n	800220a <HAL_RCC_OscConfig+0x356>
 80021f0:	4b6d      	ldr	r3, [pc, #436]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	4a6c      	ldr	r2, [pc, #432]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80021f6:	f043 0304 	orr.w	r3, r3, #4
 80021fa:	6213      	str	r3, [r2, #32]
 80021fc:	4b6a      	ldr	r3, [pc, #424]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80021fe:	6a1b      	ldr	r3, [r3, #32]
 8002200:	4a69      	ldr	r2, [pc, #420]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 8002202:	f043 0301 	orr.w	r3, r3, #1
 8002206:	6213      	str	r3, [r2, #32]
 8002208:	e00b      	b.n	8002222 <HAL_RCC_OscConfig+0x36e>
 800220a:	4b67      	ldr	r3, [pc, #412]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	4a66      	ldr	r2, [pc, #408]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 8002210:	f023 0301 	bic.w	r3, r3, #1
 8002214:	6213      	str	r3, [r2, #32]
 8002216:	4b64      	ldr	r3, [pc, #400]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	4a63      	ldr	r2, [pc, #396]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800221c:	f023 0304 	bic.w	r3, r3, #4
 8002220:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d015      	beq.n	8002256 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800222a:	f7ff fb69 	bl	8001900 <HAL_GetTick>
 800222e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002230:	e00a      	b.n	8002248 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002232:	f7ff fb65 	bl	8001900 <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002240:	4293      	cmp	r3, r2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e0ab      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002248:	4b57      	ldr	r3, [pc, #348]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0ee      	beq.n	8002232 <HAL_RCC_OscConfig+0x37e>
 8002254:	e014      	b.n	8002280 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002256:	f7ff fb53 	bl	8001900 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800225c:	e00a      	b.n	8002274 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800225e:	f7ff fb4f 	bl	8001900 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	f241 3288 	movw	r2, #5000	; 0x1388
 800226c:	4293      	cmp	r3, r2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e095      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002274:	4b4c      	ldr	r3, [pc, #304]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1ee      	bne.n	800225e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002280:	7dfb      	ldrb	r3, [r7, #23]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d105      	bne.n	8002292 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002286:	4b48      	ldr	r3, [pc, #288]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	4a47      	ldr	r2, [pc, #284]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800228c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002290:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	2b00      	cmp	r3, #0
 8002298:	f000 8081 	beq.w	800239e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800229c:	4b42      	ldr	r3, [pc, #264]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d061      	beq.n	800236c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69db      	ldr	r3, [r3, #28]
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d146      	bne.n	800233e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022b0:	4b3f      	ldr	r3, [pc, #252]	; (80023b0 <HAL_RCC_OscConfig+0x4fc>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b6:	f7ff fb23 	bl	8001900 <HAL_GetTick>
 80022ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022bc:	e008      	b.n	80022d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022be:	f7ff fb1f 	bl	8001900 <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e067      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022d0:	4b35      	ldr	r3, [pc, #212]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1f0      	bne.n	80022be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022e4:	d108      	bne.n	80022f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022e6:	4b30      	ldr	r3, [pc, #192]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	492d      	ldr	r1, [pc, #180]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022f8:	4b2b      	ldr	r3, [pc, #172]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a19      	ldr	r1, [r3, #32]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002308:	430b      	orrs	r3, r1
 800230a:	4927      	ldr	r1, [pc, #156]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800230c:	4313      	orrs	r3, r2
 800230e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002310:	4b27      	ldr	r3, [pc, #156]	; (80023b0 <HAL_RCC_OscConfig+0x4fc>)
 8002312:	2201      	movs	r2, #1
 8002314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002316:	f7ff faf3 	bl	8001900 <HAL_GetTick>
 800231a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800231c:	e008      	b.n	8002330 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800231e:	f7ff faef 	bl	8001900 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b02      	cmp	r3, #2
 800232a:	d901      	bls.n	8002330 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e037      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002330:	4b1d      	ldr	r3, [pc, #116]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d0f0      	beq.n	800231e <HAL_RCC_OscConfig+0x46a>
 800233c:	e02f      	b.n	800239e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800233e:	4b1c      	ldr	r3, [pc, #112]	; (80023b0 <HAL_RCC_OscConfig+0x4fc>)
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002344:	f7ff fadc 	bl	8001900 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800234c:	f7ff fad8 	bl	8001900 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e020      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800235e:	4b12      	ldr	r3, [pc, #72]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f0      	bne.n	800234c <HAL_RCC_OscConfig+0x498>
 800236a:	e018      	b.n	800239e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	2b01      	cmp	r3, #1
 8002372:	d101      	bne.n	8002378 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e013      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002378:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <HAL_RCC_OscConfig+0x4f4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	429a      	cmp	r2, r3
 800238a:	d106      	bne.n	800239a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002396:	429a      	cmp	r2, r3
 8002398:	d001      	beq.n	800239e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e000      	b.n	80023a0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3718      	adds	r7, #24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40007000 	.word	0x40007000
 80023b0:	42420060 	.word	0x42420060

080023b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d101      	bne.n	80023c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e0d0      	b.n	800256a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023c8:	4b6a      	ldr	r3, [pc, #424]	; (8002574 <HAL_RCC_ClockConfig+0x1c0>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d910      	bls.n	80023f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d6:	4b67      	ldr	r3, [pc, #412]	; (8002574 <HAL_RCC_ClockConfig+0x1c0>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f023 0207 	bic.w	r2, r3, #7
 80023de:	4965      	ldr	r1, [pc, #404]	; (8002574 <HAL_RCC_ClockConfig+0x1c0>)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e6:	4b63      	ldr	r3, [pc, #396]	; (8002574 <HAL_RCC_ClockConfig+0x1c0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d001      	beq.n	80023f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e0b8      	b.n	800256a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0302 	and.w	r3, r3, #2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d020      	beq.n	8002446 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0304 	and.w	r3, r3, #4
 800240c:	2b00      	cmp	r3, #0
 800240e:	d005      	beq.n	800241c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002410:	4b59      	ldr	r3, [pc, #356]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	4a58      	ldr	r2, [pc, #352]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002416:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800241a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0308 	and.w	r3, r3, #8
 8002424:	2b00      	cmp	r3, #0
 8002426:	d005      	beq.n	8002434 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002428:	4b53      	ldr	r3, [pc, #332]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	4a52      	ldr	r2, [pc, #328]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 800242e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002432:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002434:	4b50      	ldr	r3, [pc, #320]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	494d      	ldr	r1, [pc, #308]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	4313      	orrs	r3, r2
 8002444:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d040      	beq.n	80024d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d107      	bne.n	800246a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800245a:	4b47      	ldr	r3, [pc, #284]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d115      	bne.n	8002492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e07f      	b.n	800256a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	2b02      	cmp	r3, #2
 8002470:	d107      	bne.n	8002482 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002472:	4b41      	ldr	r3, [pc, #260]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d109      	bne.n	8002492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e073      	b.n	800256a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002482:	4b3d      	ldr	r3, [pc, #244]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e06b      	b.n	800256a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002492:	4b39      	ldr	r3, [pc, #228]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f023 0203 	bic.w	r2, r3, #3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	4936      	ldr	r1, [pc, #216]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024a4:	f7ff fa2c 	bl	8001900 <HAL_GetTick>
 80024a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024aa:	e00a      	b.n	80024c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ac:	f7ff fa28 	bl	8001900 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e053      	b.n	800256a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c2:	4b2d      	ldr	r3, [pc, #180]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f003 020c 	and.w	r2, r3, #12
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d1eb      	bne.n	80024ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024d4:	4b27      	ldr	r3, [pc, #156]	; (8002574 <HAL_RCC_ClockConfig+0x1c0>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0307 	and.w	r3, r3, #7
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d210      	bcs.n	8002504 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e2:	4b24      	ldr	r3, [pc, #144]	; (8002574 <HAL_RCC_ClockConfig+0x1c0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f023 0207 	bic.w	r2, r3, #7
 80024ea:	4922      	ldr	r1, [pc, #136]	; (8002574 <HAL_RCC_ClockConfig+0x1c0>)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f2:	4b20      	ldr	r3, [pc, #128]	; (8002574 <HAL_RCC_ClockConfig+0x1c0>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0307 	and.w	r3, r3, #7
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d001      	beq.n	8002504 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e032      	b.n	800256a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	2b00      	cmp	r3, #0
 800250e:	d008      	beq.n	8002522 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002510:	4b19      	ldr	r3, [pc, #100]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	4916      	ldr	r1, [pc, #88]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 800251e:	4313      	orrs	r3, r2
 8002520:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0308 	and.w	r3, r3, #8
 800252a:	2b00      	cmp	r3, #0
 800252c:	d009      	beq.n	8002542 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800252e:	4b12      	ldr	r3, [pc, #72]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	490e      	ldr	r1, [pc, #56]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 800253e:	4313      	orrs	r3, r2
 8002540:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002542:	f000 f821 	bl	8002588 <HAL_RCC_GetSysClockFreq>
 8002546:	4602      	mov	r2, r0
 8002548:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	091b      	lsrs	r3, r3, #4
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	490a      	ldr	r1, [pc, #40]	; (800257c <HAL_RCC_ClockConfig+0x1c8>)
 8002554:	5ccb      	ldrb	r3, [r1, r3]
 8002556:	fa22 f303 	lsr.w	r3, r2, r3
 800255a:	4a09      	ldr	r2, [pc, #36]	; (8002580 <HAL_RCC_ClockConfig+0x1cc>)
 800255c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <HAL_RCC_ClockConfig+0x1d0>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff f98a 	bl	800187c <HAL_InitTick>

  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40022000 	.word	0x40022000
 8002578:	40021000 	.word	0x40021000
 800257c:	08002e94 	.word	0x08002e94
 8002580:	20000074 	.word	0x20000074
 8002584:	20000078 	.word	0x20000078

08002588 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002588:	b480      	push	{r7}
 800258a:	b087      	sub	sp, #28
 800258c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	2300      	movs	r3, #0
 8002594:	60bb      	str	r3, [r7, #8]
 8002596:	2300      	movs	r3, #0
 8002598:	617b      	str	r3, [r7, #20]
 800259a:	2300      	movs	r3, #0
 800259c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800259e:	2300      	movs	r3, #0
 80025a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025a2:	4b1e      	ldr	r3, [pc, #120]	; (800261c <HAL_RCC_GetSysClockFreq+0x94>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f003 030c 	and.w	r3, r3, #12
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	d002      	beq.n	80025b8 <HAL_RCC_GetSysClockFreq+0x30>
 80025b2:	2b08      	cmp	r3, #8
 80025b4:	d003      	beq.n	80025be <HAL_RCC_GetSysClockFreq+0x36>
 80025b6:	e027      	b.n	8002608 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025b8:	4b19      	ldr	r3, [pc, #100]	; (8002620 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ba:	613b      	str	r3, [r7, #16]
      break;
 80025bc:	e027      	b.n	800260e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	0c9b      	lsrs	r3, r3, #18
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	4a17      	ldr	r2, [pc, #92]	; (8002624 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025c8:	5cd3      	ldrb	r3, [r2, r3]
 80025ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d010      	beq.n	80025f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025d6:	4b11      	ldr	r3, [pc, #68]	; (800261c <HAL_RCC_GetSysClockFreq+0x94>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	0c5b      	lsrs	r3, r3, #17
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	4a11      	ldr	r2, [pc, #68]	; (8002628 <HAL_RCC_GetSysClockFreq+0xa0>)
 80025e2:	5cd3      	ldrb	r3, [r2, r3]
 80025e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a0d      	ldr	r2, [pc, #52]	; (8002620 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ea:	fb02 f203 	mul.w	r2, r2, r3
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	e004      	b.n	8002602 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a0c      	ldr	r2, [pc, #48]	; (800262c <HAL_RCC_GetSysClockFreq+0xa4>)
 80025fc:	fb02 f303 	mul.w	r3, r2, r3
 8002600:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	613b      	str	r3, [r7, #16]
      break;
 8002606:	e002      	b.n	800260e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002608:	4b05      	ldr	r3, [pc, #20]	; (8002620 <HAL_RCC_GetSysClockFreq+0x98>)
 800260a:	613b      	str	r3, [r7, #16]
      break;
 800260c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800260e:	693b      	ldr	r3, [r7, #16]
}
 8002610:	4618      	mov	r0, r3
 8002612:	371c      	adds	r7, #28
 8002614:	46bd      	mov	sp, r7
 8002616:	bc80      	pop	{r7}
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	40021000 	.word	0x40021000
 8002620:	007a1200 	.word	0x007a1200
 8002624:	08002ea4 	.word	0x08002ea4
 8002628:	08002eb4 	.word	0x08002eb4
 800262c:	003d0900 	.word	0x003d0900

08002630 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002638:	4b0a      	ldr	r3, [pc, #40]	; (8002664 <RCC_Delay+0x34>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <RCC_Delay+0x38>)
 800263e:	fba2 2303 	umull	r2, r3, r2, r3
 8002642:	0a5b      	lsrs	r3, r3, #9
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	fb02 f303 	mul.w	r3, r2, r3
 800264a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800264c:	bf00      	nop
  }
  while (Delay --);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	1e5a      	subs	r2, r3, #1
 8002652:	60fa      	str	r2, [r7, #12]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1f9      	bne.n	800264c <RCC_Delay+0x1c>
}
 8002658:	bf00      	nop
 800265a:	bf00      	nop
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr
 8002664:	20000074 	.word	0x20000074
 8002668:	10624dd3 	.word	0x10624dd3

0800266c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e041      	b.n	8002702 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d106      	bne.n	8002698 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7fe fef6 	bl	8001484 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2202      	movs	r2, #2
 800269c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3304      	adds	r3, #4
 80026a8:	4619      	mov	r1, r3
 80026aa:	4610      	mov	r0, r2
 80026ac:	f000 fa56 	bl	8002b5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
	...

0800270c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800271a:	b2db      	uxtb	r3, r3
 800271c:	2b01      	cmp	r3, #1
 800271e:	d001      	beq.n	8002724 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e035      	b.n	8002790 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2202      	movs	r2, #2
 8002728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 0201 	orr.w	r2, r2, #1
 800273a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a16      	ldr	r2, [pc, #88]	; (800279c <HAL_TIM_Base_Start_IT+0x90>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d009      	beq.n	800275a <HAL_TIM_Base_Start_IT+0x4e>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800274e:	d004      	beq.n	800275a <HAL_TIM_Base_Start_IT+0x4e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a12      	ldr	r2, [pc, #72]	; (80027a0 <HAL_TIM_Base_Start_IT+0x94>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d111      	bne.n	800277e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 0307 	and.w	r3, r3, #7
 8002764:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2b06      	cmp	r3, #6
 800276a:	d010      	beq.n	800278e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f042 0201 	orr.w	r2, r2, #1
 800277a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800277c:	e007      	b.n	800278e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f042 0201 	orr.w	r2, r2, #1
 800278c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3714      	adds	r7, #20
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40012c00 	.word	0x40012c00
 80027a0:	40000400 	.word	0x40000400

080027a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d020      	beq.n	8002808 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d01b      	beq.n	8002808 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f06f 0202 	mvn.w	r2, #2
 80027d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 f998 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 80027f4:	e005      	b.n	8002802 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 f98b 	bl	8002b12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f000 f99a 	bl	8002b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	f003 0304 	and.w	r3, r3, #4
 800280e:	2b00      	cmp	r3, #0
 8002810:	d020      	beq.n	8002854 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f003 0304 	and.w	r3, r3, #4
 8002818:	2b00      	cmp	r3, #0
 800281a:	d01b      	beq.n	8002854 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f06f 0204 	mvn.w	r2, #4
 8002824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2202      	movs	r2, #2
 800282a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f972 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 8002840:	e005      	b.n	800284e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f965 	bl	8002b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f000 f974 	bl	8002b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	2b00      	cmp	r3, #0
 800285c:	d020      	beq.n	80028a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f003 0308 	and.w	r3, r3, #8
 8002864:	2b00      	cmp	r3, #0
 8002866:	d01b      	beq.n	80028a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f06f 0208 	mvn.w	r2, #8
 8002870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2204      	movs	r2, #4
 8002876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	f003 0303 	and.w	r3, r3, #3
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f94c 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 800288c:	e005      	b.n	800289a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f93f 	bl	8002b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 f94e 	bl	8002b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	f003 0310 	and.w	r3, r3, #16
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d020      	beq.n	80028ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d01b      	beq.n	80028ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f06f 0210 	mvn.w	r2, #16
 80028bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2208      	movs	r2, #8
 80028c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d003      	beq.n	80028da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f926 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 80028d8:	e005      	b.n	80028e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f919 	bl	8002b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 f928 	bl	8002b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00c      	beq.n	8002910 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d007      	beq.n	8002910 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f06f 0201 	mvn.w	r2, #1
 8002908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7fe fc5a 	bl	80011c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00c      	beq.n	8002934 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002920:	2b00      	cmp	r3, #0
 8002922:	d007      	beq.n	8002934 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800292c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 fa6f 	bl	8002e12 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00c      	beq.n	8002958 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002944:	2b00      	cmp	r3, #0
 8002946:	d007      	beq.n	8002958 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f8f8 	bl	8002b48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f003 0320 	and.w	r3, r3, #32
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00c      	beq.n	800297c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f003 0320 	and.w	r3, r3, #32
 8002968:	2b00      	cmp	r3, #0
 800296a:	d007      	beq.n	800297c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0220 	mvn.w	r2, #32
 8002974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 fa42 	bl	8002e00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800297c:	bf00      	nop
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002998:	2b01      	cmp	r3, #1
 800299a:	d101      	bne.n	80029a0 <HAL_TIM_ConfigClockSource+0x1c>
 800299c:	2302      	movs	r3, #2
 800299e:	e0b4      	b.n	8002b0a <HAL_TIM_ConfigClockSource+0x186>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2202      	movs	r2, #2
 80029ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68ba      	ldr	r2, [r7, #8]
 80029ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029d8:	d03e      	beq.n	8002a58 <HAL_TIM_ConfigClockSource+0xd4>
 80029da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029de:	f200 8087 	bhi.w	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 80029e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029e6:	f000 8086 	beq.w	8002af6 <HAL_TIM_ConfigClockSource+0x172>
 80029ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ee:	d87f      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 80029f0:	2b70      	cmp	r3, #112	; 0x70
 80029f2:	d01a      	beq.n	8002a2a <HAL_TIM_ConfigClockSource+0xa6>
 80029f4:	2b70      	cmp	r3, #112	; 0x70
 80029f6:	d87b      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 80029f8:	2b60      	cmp	r3, #96	; 0x60
 80029fa:	d050      	beq.n	8002a9e <HAL_TIM_ConfigClockSource+0x11a>
 80029fc:	2b60      	cmp	r3, #96	; 0x60
 80029fe:	d877      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a00:	2b50      	cmp	r3, #80	; 0x50
 8002a02:	d03c      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0xfa>
 8002a04:	2b50      	cmp	r3, #80	; 0x50
 8002a06:	d873      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a08:	2b40      	cmp	r3, #64	; 0x40
 8002a0a:	d058      	beq.n	8002abe <HAL_TIM_ConfigClockSource+0x13a>
 8002a0c:	2b40      	cmp	r3, #64	; 0x40
 8002a0e:	d86f      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a10:	2b30      	cmp	r3, #48	; 0x30
 8002a12:	d064      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x15a>
 8002a14:	2b30      	cmp	r3, #48	; 0x30
 8002a16:	d86b      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a18:	2b20      	cmp	r3, #32
 8002a1a:	d060      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x15a>
 8002a1c:	2b20      	cmp	r3, #32
 8002a1e:	d867      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d05c      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x15a>
 8002a24:	2b10      	cmp	r3, #16
 8002a26:	d05a      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x15a>
 8002a28:	e062      	b.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6818      	ldr	r0, [r3, #0]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	6899      	ldr	r1, [r3, #8]
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	f000 f96a 	bl	8002d12 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	609a      	str	r2, [r3, #8]
      break;
 8002a56:	e04f      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	6899      	ldr	r1, [r3, #8]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	f000 f953 	bl	8002d12 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a7a:	609a      	str	r2, [r3, #8]
      break;
 8002a7c:	e03c      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6818      	ldr	r0, [r3, #0]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	6859      	ldr	r1, [r3, #4]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	f000 f8ca 	bl	8002c24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2150      	movs	r1, #80	; 0x50
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 f921 	bl	8002cde <TIM_ITRx_SetConfig>
      break;
 8002a9c:	e02c      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6818      	ldr	r0, [r3, #0]
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	6859      	ldr	r1, [r3, #4]
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	461a      	mov	r2, r3
 8002aac:	f000 f8e8 	bl	8002c80 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2160      	movs	r1, #96	; 0x60
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f000 f911 	bl	8002cde <TIM_ITRx_SetConfig>
      break;
 8002abc:	e01c      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	6859      	ldr	r1, [r3, #4]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	461a      	mov	r2, r3
 8002acc:	f000 f8aa 	bl	8002c24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2140      	movs	r1, #64	; 0x40
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 f901 	bl	8002cde <TIM_ITRx_SetConfig>
      break;
 8002adc:	e00c      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4610      	mov	r0, r2
 8002aea:	f000 f8f8 	bl	8002cde <TIM_ITRx_SetConfig>
      break;
 8002aee:	e003      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	73fb      	strb	r3, [r7, #15]
      break;
 8002af4:	e000      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002af6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr

08002b24 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr

08002b36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b083      	sub	sp, #12
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr

08002b48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bc80      	pop	{r7}
 8002b58:	4770      	bx	lr
	...

08002b5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a2b      	ldr	r2, [pc, #172]	; (8002c1c <TIM_Base_SetConfig+0xc0>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d007      	beq.n	8002b84 <TIM_Base_SetConfig+0x28>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b7a:	d003      	beq.n	8002b84 <TIM_Base_SetConfig+0x28>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a28      	ldr	r2, [pc, #160]	; (8002c20 <TIM_Base_SetConfig+0xc4>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d108      	bne.n	8002b96 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a20      	ldr	r2, [pc, #128]	; (8002c1c <TIM_Base_SetConfig+0xc0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d007      	beq.n	8002bae <TIM_Base_SetConfig+0x52>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba4:	d003      	beq.n	8002bae <TIM_Base_SetConfig+0x52>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a1d      	ldr	r2, [pc, #116]	; (8002c20 <TIM_Base_SetConfig+0xc4>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d108      	bne.n	8002bc0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a0d      	ldr	r2, [pc, #52]	; (8002c1c <TIM_Base_SetConfig+0xc0>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d103      	bne.n	8002bf4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	691a      	ldr	r2, [r3, #16]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d005      	beq.n	8002c12 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	f023 0201 	bic.w	r2, r3, #1
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	611a      	str	r2, [r3, #16]
  }
}
 8002c12:	bf00      	nop
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	40012c00 	.word	0x40012c00
 8002c20:	40000400 	.word	0x40000400

08002c24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b087      	sub	sp, #28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	f023 0201 	bic.w	r2, r3, #1
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	011b      	lsls	r3, r3, #4
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	f023 030a 	bic.w	r3, r3, #10
 8002c60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	621a      	str	r2, [r3, #32]
}
 8002c76:	bf00      	nop
 8002c78:	371c      	adds	r7, #28
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr

08002c80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b087      	sub	sp, #28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6a1b      	ldr	r3, [r3, #32]
 8002c96:	f023 0210 	bic.w	r2, r3, #16
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	031b      	lsls	r3, r3, #12
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	011b      	lsls	r3, r3, #4
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	697a      	ldr	r2, [r7, #20]
 8002cd2:	621a      	str	r2, [r3, #32]
}
 8002cd4:	bf00      	nop
 8002cd6:	371c      	adds	r7, #28
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bc80      	pop	{r7}
 8002cdc:	4770      	bx	lr

08002cde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	b085      	sub	sp, #20
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
 8002ce6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	f043 0307 	orr.w	r3, r3, #7
 8002d00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	609a      	str	r2, [r3, #8]
}
 8002d08:	bf00      	nop
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr

08002d12 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b087      	sub	sp, #28
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	60f8      	str	r0, [r7, #12]
 8002d1a:	60b9      	str	r1, [r7, #8]
 8002d1c:	607a      	str	r2, [r7, #4]
 8002d1e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d2c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	021a      	lsls	r2, r3, #8
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	431a      	orrs	r2, r3
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	697a      	ldr	r2, [r7, #20]
 8002d44:	609a      	str	r2, [r3, #8]
}
 8002d46:	bf00      	nop
 8002d48:	371c      	adds	r7, #28
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bc80      	pop	{r7}
 8002d4e:	4770      	bx	lr

08002d50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e041      	b.n	8002dec <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2202      	movs	r2, #2
 8002d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68fa      	ldr	r2, [r7, #12]
 8002da0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a14      	ldr	r2, [pc, #80]	; (8002df8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d009      	beq.n	8002dc0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002db4:	d004      	beq.n	8002dc0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a10      	ldr	r2, [pc, #64]	; (8002dfc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d10c      	bne.n	8002dda <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dc6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	68ba      	ldr	r2, [r7, #8]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3714      	adds	r7, #20
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bc80      	pop	{r7}
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	40012c00 	.word	0x40012c00
 8002dfc:	40000400 	.word	0x40000400

08002e00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr

08002e12 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b083      	sub	sp, #12
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e1a:	bf00      	nop
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr

08002e24 <__libc_init_array>:
 8002e24:	b570      	push	{r4, r5, r6, lr}
 8002e26:	2600      	movs	r6, #0
 8002e28:	4d0c      	ldr	r5, [pc, #48]	; (8002e5c <__libc_init_array+0x38>)
 8002e2a:	4c0d      	ldr	r4, [pc, #52]	; (8002e60 <__libc_init_array+0x3c>)
 8002e2c:	1b64      	subs	r4, r4, r5
 8002e2e:	10a4      	asrs	r4, r4, #2
 8002e30:	42a6      	cmp	r6, r4
 8002e32:	d109      	bne.n	8002e48 <__libc_init_array+0x24>
 8002e34:	f000 f822 	bl	8002e7c <_init>
 8002e38:	2600      	movs	r6, #0
 8002e3a:	4d0a      	ldr	r5, [pc, #40]	; (8002e64 <__libc_init_array+0x40>)
 8002e3c:	4c0a      	ldr	r4, [pc, #40]	; (8002e68 <__libc_init_array+0x44>)
 8002e3e:	1b64      	subs	r4, r4, r5
 8002e40:	10a4      	asrs	r4, r4, #2
 8002e42:	42a6      	cmp	r6, r4
 8002e44:	d105      	bne.n	8002e52 <__libc_init_array+0x2e>
 8002e46:	bd70      	pop	{r4, r5, r6, pc}
 8002e48:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e4c:	4798      	blx	r3
 8002e4e:	3601      	adds	r6, #1
 8002e50:	e7ee      	b.n	8002e30 <__libc_init_array+0xc>
 8002e52:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e56:	4798      	blx	r3
 8002e58:	3601      	adds	r6, #1
 8002e5a:	e7f2      	b.n	8002e42 <__libc_init_array+0x1e>
 8002e5c:	08002eb8 	.word	0x08002eb8
 8002e60:	08002eb8 	.word	0x08002eb8
 8002e64:	08002eb8 	.word	0x08002eb8
 8002e68:	08002ebc 	.word	0x08002ebc

08002e6c <memset>:
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	4402      	add	r2, r0
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d100      	bne.n	8002e76 <memset+0xa>
 8002e74:	4770      	bx	lr
 8002e76:	f803 1b01 	strb.w	r1, [r3], #1
 8002e7a:	e7f9      	b.n	8002e70 <memset+0x4>

08002e7c <_init>:
 8002e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e7e:	bf00      	nop
 8002e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e82:	bc08      	pop	{r3}
 8002e84:	469e      	mov	lr, r3
 8002e86:	4770      	bx	lr

08002e88 <_fini>:
 8002e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e8a:	bf00      	nop
 8002e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e8e:	bc08      	pop	{r3}
 8002e90:	469e      	mov	lr, r3
 8002e92:	4770      	bx	lr
