\chapter{Architektur}
\label{chap:architecture}

\section{Aufbau der Architektur}
\label{chap:architecture_overview}

\subsection{MIPS Prozessor}
\subsection{Register File Organisation}
In dieser Arbeit wird eine Architektur mit einem 64Byte Register verwendet. Die beiden Instruktionsdekoder f√ºr die Issue slots 0 und 1
In this thesis an architecture  with an 64 byte register file (RF) is used.
The two instruction decoders for issue 0 and issue 1 share this flexible register file (RF). In order to enlarge the bottleneck of the register file ports in an VLIW architecture, the register file is divided into two smaller files.
