C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\synlog\report\Connection_Test_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.Connection_Test  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\Connection_Test.vm   -freq 100.000   -tcl  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\designer\Connection_Test\synthesis.fdc  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\synwork\Connection_Test_prem.srd  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\Connection_Test.sap  -otap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\Connection_Test.tap  -omap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\Connection_Test.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\Connection_Test.sap  -ologparam  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\syntmp\Connection_Test.plg  -osyn  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\Connection_Test.srm  -prjdir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\  -prjname  Connection_Test_syn  -log  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\synthesis\synlog\Connection_Test_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Connection_Test_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.Connection_Test -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\Connection_Test.vm -freq 100.000 -tcl ..\..\designer\Connection_Test\synthesis.fdc ..\synwork\Connection_Test_prem.srd -sap ..\Connection_Test.sap -otap ..\Connection_Test.tap -omap ..\Connection_Test.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\Connection_Test.sap -ologparam Connection_Test.plg -osyn ..\Connection_Test.srm -prjdir ..\ -prjname Connection_Test_syn -log ..\synlog\Connection_Test_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\scratchproject.prs|io:o|time:1585123561|size:6195|exec:0|csum:
file:..\Connection_Test.vm|io:o|time:1585459954|size:415397|exec:0|csum:
file:..\..\designer\Connection_Test\synthesis.fdc|io:i|time:1585459942|size:54|exec:0|csum:6F60720E62804EDAAA3AD5B1CC2A73DB
file:..\synwork\Connection_Test_prem.srd|io:i|time:1585459948|size:147184|exec:0|csum:882E3C65602BE65C25C771C0ED25DB3F
file:..\Connection_Test.sap|io:o|time:1585459949|size:3799|exec:0|csum:
file:..\Connection_Test.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Connection_Test.map|io:o|time:1585459955|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\Connection_Test.sap|io:o|time:1585459949|size:3799|exec:0|csum:
file:Connection_Test.plg|io:o|time:1585459955|size:2353|exec:0|csum:
file:..\Connection_Test.srm|io:o|time:1585459954|size:18540|exec:0|csum:
file:..\synlog\Connection_Test_fpga_mapper.srr|io:o|time:1585459955|size:63693|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
