<def f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/nvm_cfg.h' l='1055' ll='1846'/>
<size>600</size>
<mbr r='nvm_cfg1_port::reserved__m_relocated_to_option_123' o='0' t='u32'/>
<mbr r='nvm_cfg1_port::reserved__m_relocated_to_option_124' o='32' t='u32'/>
<mbr r='nvm_cfg1_port::generic_cont0' o='64' t='u32'/>
<mbr r='nvm_cfg1_port::pcie_cfg' o='96' t='u32'/>
<mbr r='nvm_cfg1_port::features' o='128' t='u32'/>
<mbr r='nvm_cfg1_port::speed_cap_mask' o='160' t='u32'/>
<mbr r='nvm_cfg1_port::link_settings' o='192' t='u32'/>
<mbr r='nvm_cfg1_port::phy_cfg' o='224' t='u32'/>
<mbr r='nvm_cfg1_port::mgmt_traffic' o='256' t='u32'/>
<mbr r='nvm_cfg1_port::ext_phy' o='288' t='u32'/>
<mbr r='nvm_cfg1_port::mba_cfg1' o='320' t='u32'/>
<mbr r='nvm_cfg1_port::mba_cfg2' o='352' t='u32'/>
<mbr r='nvm_cfg1_port::vf_cfg' o='384' t='u32'/>
<mbr r='nvm_cfg1_port::lldp_mac_address' o='416' t='struct nvm_cfg_mac_address'/>
<mbr r='nvm_cfg1_port::led_port_settings' o='480' t='u32'/>
<mbr r='nvm_cfg1_port::transceiver_00' o='512' t='u32'/>
<mbr r='nvm_cfg1_port::device_ids' o='544' t='u32'/>
<mbr r='nvm_cfg1_port::board_cfg' o='576' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_10g_cap' o='608' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_10g_ctrl' o='640' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_10g_misc' o='672' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_25g_cap' o='704' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_25g_ctrl' o='736' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_25g_misc' o='768' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_40g_cap' o='800' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_40g_ctrl' o='832' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_40g_misc' o='864' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_50g_cap' o='896' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_50g_ctrl' o='928' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_50g_misc' o='960' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_100g_cap' o='992' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_100g_ctrl' o='1024' t='u32'/>
<mbr r='nvm_cfg1_port::mnm_100g_misc' o='1056' t='u32'/>
<mbr r='nvm_cfg1_port::temperature' o='1088' t='u32'/>
<mbr r='nvm_cfg1_port::reserved' o='1120' t='u32 [115]'/>
