==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_ufixed<20, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<10, 1, false>::mult ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<20, 2, false>::plus ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<23, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<20, 2, false>::plus ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<20, 2, false>::plus ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<20, 2, false>::plus ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<10, 1, false>::mult ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void conv_paper<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CONV_LAYER/conv.cpp:105:72)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void conv_paper<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CONV_LAYER/conv.cpp:105:50)
INFO: [HLS 214-178] Inlining function 'void conv_paper<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'packed_conv_paper(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CONV_LAYER/conv.cpp:118:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_2' (CONV_LAYER/conv.cpp:98) in function 'packed_conv_paper' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/conv.cpp:96:30) in function 'packed_conv_paper'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_4' (CONV_LAYER/conv.cpp:93:26) in function 'packed_conv_paper'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_1' (CONV_LAYER/conv.cpp:90:39) in function 'packed_conv_paper'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (CONV_LAYER/conv.cpp:88:18) in function 'packed_conv_paper'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_2' (CONV_LAYER/conv.cpp:85:14) in function 'packed_conv_paper'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.043 ; gain = 893.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'packed_conv_paper' ...
WARNING: [SYN 201-107] Renaming port name 'packed_conv_paper/input' to 'packed_conv_paper/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'packed_conv_paper/output' to 'packed_conv_paper/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'packed_conv_paper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.023 seconds; current allocated memory: 199.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 199.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'packed_conv_paper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'packed_conv_paper/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'packed_conv_paper/kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'packed_conv_paper/output_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'packed_conv_paper' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_10ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'packed_conv_paper'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 199.500 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.043 ; gain = 893.113
INFO: [VHDL 208-304] Generating VHDL RTL for packed_conv_paper.
INFO: [VLOG 209-307] Generating Verilog RTL for packed_conv_paper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 885.84 MHz
INFO: [HLS 200-112] Total elapsed time: 20.271 seconds; peak allocated memory: 199.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:50:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:55:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:56:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:59:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:341:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<20, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<10, 1, false>::mult ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<20, 2, false>::plus ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<23, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<20, 2, false>::plus ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<20, 2, false>::plus ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<20, 2, false>::plus ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:12:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:66:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<10, 1, false>::mult ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:66:91)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:63:59)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:58:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:58:91)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:54:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:52:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:47:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:45:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:43:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:34:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:34:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'pe(ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][6], hls::stream<ap_ufixed<10, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_ufixed<20, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3])' (CONV_LAYER/buf2pe.cpp:14:26)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.922 ; gain = 915.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.922 ; gain = 915.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.922 ; gain = 915.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.922 ; gain = 915.051
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (CONV_LAYER/buf2pe.cpp:26) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_2' (CONV_LAYER/buf2pe.cpp:26) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_28_3' (CONV_LAYER/buf2pe.cpp:28) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:36) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_4' (CONV_LAYER/buf2pe.cpp:38) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:14) .
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:14) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:14) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:14) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:14) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:14) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:14) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:14) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (CONV_LAYER/buf2pe.cpp:62:50) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (CONV_LAYER/buf2pe.cpp:62:50) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (CONV_LAYER/buf2pe.cpp:62:50) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (CONV_LAYER/buf2pe.cpp:62:50) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pe' (CONV_LAYER/buf2pe.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.922 ; gain = 915.051
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (CONV_LAYER/buf2pe.cpp:23:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:21:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_registers.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'input_registers.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.922 ; gain = 915.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_23_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_23_1_VITIS_LOOP_26_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buffers_addr_write_ln698') of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'output_buffers' and 'load' operation ('output_buffers_load') on array 'output_buffers'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_23_1_VITIS_LOOP_26_2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buffers_addr_write_ln708') of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'output_buffers' and 'load' operation ('output_buffers_load') on array 'output_buffers'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_23_1_VITIS_LOOP_26_2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buffers_addr_write_ln698') of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'output_buffers' and 'load' operation ('output_buffers_load') on array 'output_buffers'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_23_1_VITIS_LOOP_26_2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buffers_addr_write_ln698') of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'output_buffers' and 'load' operation ('output_buffers_load') on array 'output_buffers'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_buffers_addr_6_write_ln708') of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'output_buffers' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_buffers'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 54, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.812 seconds; current allocated memory: 232.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 235.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/output_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_10ns_20_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_4_8_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 240.384 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_7ns_4ns_3_11_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_10ns_8ns_17_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_4ns_3ns_4_8_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_input_registers_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1012.922 ; gain = 915.051
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.79 MHz
INFO: [HLS 200-112] Total elapsed time: 31.292 seconds; peak allocated memory: 240.384 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:37:9
WARNING: [HLS 207-4978] '&&' within '||': CONV_LAYER/buf2pe.cpp:59:77
INFO: [HLS 207-4445] place parentheses around the '&&' expression to silence this warning: CONV_LAYER/buf2pe.cpp:59:77
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:67:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:70:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:71:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:74:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:117:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<10>, 0>::read(ap_int<10>&)' into 'hls::stream<ap_int<10>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<10, true>::mult operator*<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:339)
INFO: [HLS 214-131] Inlining function 'ap_int<20>::ap_int<20, true>(ap_int_base<20, true> const&)' into 'ap_int_base<10, true>::RType<10, true>::mult operator*<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<10, true>::mult operator*<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:427)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:12:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator+=<20, true>(ap_int_base<20, true> const&)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:95:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<10, true>::mult operator*<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:95:91)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<10>, 0>::write(ap_int<10> const&)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:93:63)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::operator=(ap_int<10> const&)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:73:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<10>, 0>::read()' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:73:91)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::operator=(ap_int<10> const&)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:69:63)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::operator=(ap_int<10> const&)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:66:63)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::operator=(ap_int<10> const&)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:64:63)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:64:65)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::operator=(ap_int<10> const&)' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<10>, 0>::read()' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:36:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<10>, 0>::stream()' into 'pe(ap_int<10> (*) [3][6], hls::stream<ap_int<10>, 0>&, ap_int<10> (*) [3])' (CONV_LAYER/buf2pe.cpp:17:26)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.258 ; gain = 914.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.258 ; gain = 914.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.258 ; gain = 914.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.258 ; gain = 914.508
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' (CONV_LAYER/buf2pe.cpp:31) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_3' (CONV_LAYER/buf2pe.cpp:31) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:39) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_4' (CONV_LAYER/buf2pe.cpp:45) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:17) .
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:17) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1033.258 ; gain = 914.508
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_2' (CONV_LAYER/buf2pe.cpp:29:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (CONV_LAYER/buf2pe.cpp:26:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:24:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_registers.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1033.258 ; gain = 914.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln695) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln695_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln695_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln695_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln695_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln695_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln695_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln695_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln695_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_29_2_VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_29_2_VITIS_LOOP_31_3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buffers_addr_write_ln695') of variable 'zext_ln695' on array 'output_buffers' and 'load' operation ('output_buffers_load') on array 'output_buffers'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_29_2_VITIS_LOOP_31_3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buffers_addr_write_ln695') of variable 'zext_ln695' on array 'output_buffers' and 'load' operation ('output_buffers_load') on array 'output_buffers'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_registers_V_load_11') on array 'input_registers.V', CONV_LAYER/buf2pe.cpp:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_registers_V'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_buffers_load_1') on array 'input_buffers' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buffers'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 21, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.638 seconds; current allocated memory: 185.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 189.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/output_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_66ns_64ns_129_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_61ns_3ns_61_65_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_63s_4ns_3_67_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 197.115 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_7ns_4ns_3_11_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_66ns_64ns_129_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_61ns_3ns_61_65_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_63s_4ns_3_67_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_10ns_8ns_17_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_4ns_3ns_4_8_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_input_registers_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1033.258 ; gain = 914.508
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.57 MHz
INFO: [HLS 200-112] Total elapsed time: 36.536 seconds; peak allocated memory: 197.115 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:37:9
WARNING: [HLS 207-4978] '&&' within '||': CONV_LAYER/buf2pe.cpp:59:77
INFO: [HLS 207-4445] place parentheses around the '&&' expression to silence this warning: CONV_LAYER/buf2pe.cpp:59:77
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:67:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:70:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:71:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:74:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:117:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::mult operator*<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:339)
INFO: [HLS 214-131] Inlining function 'ap_int<16>::ap_int<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::mult operator*<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::mult operator*<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:427)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:12:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>& ap_int_base<16, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:95:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::mult operator*<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:95:91)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:93:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:73:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:73:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:69:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:66:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:64:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:64:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:36:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:17:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:10:43)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:11:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.664 ; gain = 912.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.664 ; gain = 912.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.664 ; gain = 912.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.664 ; gain = 912.801
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' (CONV_LAYER/buf2pe.cpp:31) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_3' (CONV_LAYER/buf2pe.cpp:31) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:39) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_4' (CONV_LAYER/buf2pe.cpp:45) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:17) .
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:17) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.664 ; gain = 912.801
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_2' (CONV_LAYER/buf2pe.cpp:29:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (CONV_LAYER/buf2pe.cpp:26:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:24:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_registers.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.664 ; gain = 912.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_29_2_VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_29_2_VITIS_LOOP_31_3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buffers_addr_write_ln695') of variable 'add_ln695' on array 'output_buffers' and 'load' operation ('output_buffers_load') on array 'output_buffers'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_29_2_VITIS_LOOP_31_3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buffers_addr_write_ln695') of variable 'add_ln695' on array 'output_buffers' and 'load' operation ('output_buffers_load') on array 'output_buffers'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_registers_V_load_11') on array 'input_registers.V', CONV_LAYER/buf2pe.cpp:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_registers_V'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_buffers_load') on array 'input_buffers' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buffers'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 75.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.019 seconds; current allocated memory: 193.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 196.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/output_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_66ns_64ns_129_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62ns_3ns_62_66_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_4ns_3_68_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 1.187 seconds; current allocated memory: 204.161 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_7ns_4ns_3_11_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_66ns_64ns_129_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_62ns_3ns_62_66_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_64s_4ns_3_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_9ns_7ns_15_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_4ns_3ns_4_8_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_input_registers_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1031.664 ; gain = 912.801
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.47 MHz
INFO: [HLS 200-112] Total elapsed time: 34.385 seconds; peak allocated memory: 204.161 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:37:9
WARNING: [HLS 207-4978] '&&' within '||': CONV_LAYER/buf2pe.cpp:59:77
INFO: [HLS 207-4445] place parentheses around the '&&' expression to silence this warning: CONV_LAYER/buf2pe.cpp:59:77
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:67:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:70:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:71:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:74:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:117:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::mult operator*<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:339)
INFO: [HLS 214-131] Inlining function 'ap_int<16>::ap_int<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::mult operator*<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::mult operator*<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:427)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:12:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>& ap_int_base<16, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:95:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::mult operator*<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:95:91)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:93:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:73:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:73:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:69:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:66:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:64:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:64:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:36:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, ap_int<16> (*) [3])' (CONV_LAYER/buf2pe.cpp:17:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:10:43)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:11:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.477 ; gain = 913.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.477 ; gain = 913.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.477 ; gain = 913.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.477 ; gain = 913.402
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' (CONV_LAYER/buf2pe.cpp:31) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_3' (CONV_LAYER/buf2pe.cpp:31) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:39) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_4' (CONV_LAYER/buf2pe.cpp:45) in function 'pe' completely with a factor of 4.
ERROR: [HLS 200-911] Cannot partition array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:12): array access out of bound.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:38:9
WARNING: [HLS 207-4978] '&&' within '||': CONV_LAYER/buf2pe.cpp:65:77
INFO: [HLS 207-4445] place parentheses around the '&&' expression to silence this warning: CONV_LAYER/buf2pe.cpp:65:77
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:73:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:76:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:77:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:80:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:127:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:13:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:104:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:103:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:99:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:75:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:72:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:18:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:43)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.125 ; gain = 934.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.125 ; gain = 934.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.125 ; gain = 934.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.125 ; gain = 934.207
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_3' (CONV_LAYER/buf2pe.cpp:32) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_3' (CONV_LAYER/buf2pe.cpp:32) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:40) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_4' (CONV_LAYER/buf2pe.cpp:46) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_registers.V.0' (CONV_LAYER/buf2pe.cpp:13) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_registers.V.1' (CONV_LAYER/buf2pe.cpp:13) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_registers.V.2' (CONV_LAYER/buf2pe.cpp:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V.0' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V.1' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V.2' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.125 ; gain = 934.207
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (CONV_LAYER/buf2pe.cpp:30:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (CONV_LAYER/buf2pe.cpp:27:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:25:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.125 ; gain = 934.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 76.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.38 seconds; current allocated memory: 188.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 191.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_66ns_64ns_129_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62ns_3ns_62_66_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_4ns_3_68_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 1.193 seconds; current allocated memory: 199.787 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_7ns_4ns_3_11_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_66ns_64ns_129_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_64s_4ns_3_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_9ns_7ns_15_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_62ns_3ns_62_66_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_4ns_3ns_4_8_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1032.125 ; gain = 934.207
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.99 MHz
INFO: [HLS 200-112] Total elapsed time: 25.272 seconds; peak allocated memory: 199.787 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:38:9
WARNING: [HLS 207-4978] '&&' within '||': CONV_LAYER/buf2pe.cpp:65:77
INFO: [HLS 207-4445] place parentheses around the '&&' expression to silence this warning: CONV_LAYER/buf2pe.cpp:65:77
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:73:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:76:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:77:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:80:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:127:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:13:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:104:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:103:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:99:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:75:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:72:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:18:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:43)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.793 ; gain = 913.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.793 ; gain = 913.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.793 ; gain = 913.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.793 ; gain = 913.523
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_3' (CONV_LAYER/buf2pe.cpp:32) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_3' (CONV_LAYER/buf2pe.cpp:32) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:40) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_4' (CONV_LAYER/buf2pe.cpp:46) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.793 ; gain = 913.523
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (CONV_LAYER/buf2pe.cpp:30:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (CONV_LAYER/buf2pe.cpp:27:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:25:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1031.793 ; gain = 913.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 84.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.571 seconds; current allocated memory: 189.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 192.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_66ns_64ns_129_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_2_7_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_3_7_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62ns_3ns_62_66_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_4ns_3_68_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 1.303 seconds; current allocated memory: 201.604 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_2_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_3ns_5ns_7_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_3_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_66ns_64ns_129_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_64s_4ns_3_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_62ns_3ns_62_66_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1031.793 ; gain = 913.523
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.86 MHz
INFO: [HLS 200-112] Total elapsed time: 25.843 seconds; peak allocated memory: 201.604 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:38:9
WARNING: [HLS 207-4978] '&&' within '||': CONV_LAYER/buf2pe.cpp:65:77
INFO: [HLS 207-4445] place parentheses around the '&&' expression to silence this warning: CONV_LAYER/buf2pe.cpp:65:77
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:73:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:76:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:77:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:80:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:127:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:13:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:104:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:103:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:99:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:75:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:72:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:18:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:43)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.684 ; gain = 913.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.684 ; gain = 913.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.684 ; gain = 913.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.684 ; gain = 913.371
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_3' (CONV_LAYER/buf2pe.cpp:32) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_3' (CONV_LAYER/buf2pe.cpp:32) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:40) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_4' (CONV_LAYER/buf2pe.cpp:46) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.684 ; gain = 913.371
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (CONV_LAYER/buf2pe.cpp:30:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (CONV_LAYER/buf2pe.cpp:27:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:25:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.684 ; gain = 913.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_VITIS_LOOP_32_3): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 84.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.37 seconds; current allocated memory: 189.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 192.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_66ns_64ns_129_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_2_7_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_3_7_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62ns_3ns_62_66_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_4ns_3_68_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 1.289 seconds; current allocated memory: 201.636 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_2_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_3ns_5ns_7_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_3_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_66ns_64ns_129_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_64s_4ns_3_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_62ns_3ns_62_66_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1031.684 ; gain = 913.371
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.86 MHz
INFO: [HLS 200-112] Total elapsed time: 25.42 seconds; peak allocated memory: 201.636 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:38:9
WARNING: [HLS 207-4978] '&&' within '||': CONV_LAYER/buf2pe.cpp:65:77
INFO: [HLS 207-4445] place parentheses around the '&&' expression to silence this warning: CONV_LAYER/buf2pe.cpp:65:77
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:73:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:76:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:77:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:80:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:127:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:13:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:104:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:103:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:99:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:75:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:72:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:18:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:43)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.977 ; gain = 933.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.977 ; gain = 933.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.977 ; gain = 933.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.977 ; gain = 933.918
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe.cpp:32) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:40) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (CONV_LAYER/buf2pe.cpp:46) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.977 ; gain = 933.918
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (CONV_LAYER/buf2pe.cpp:30:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (CONV_LAYER/buf2pe.cpp:27:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:25:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.977 ; gain = 933.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_30_2_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 84.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.26 seconds; current allocated memory: 189.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 192.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_66ns_64ns_129_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_2_7_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_3_7_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62ns_3ns_62_66_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_4ns_3_68_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 1.325 seconds; current allocated memory: 201.618 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_2_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_3ns_5ns_7_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_3_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_66ns_64ns_129_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_64s_4ns_3_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_62ns_3ns_62_66_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1031.977 ; gain = 933.918
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.86 MHz
INFO: [HLS 200-112] Total elapsed time: 25.429 seconds; peak allocated memory: 201.618 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:38:9
WARNING: [HLS 207-4978] '&&' within '||': CONV_LAYER/buf2pe.cpp:65:77
INFO: [HLS 207-4445] place parentheses around the '&&' expression to silence this warning: CONV_LAYER/buf2pe.cpp:65:77
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:73:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:76:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:77:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:80:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:127:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:13:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:104:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:103:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:99:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:75:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:72:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:70:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:37:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:18:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:43)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.027 ; gain = 920.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.027 ; gain = 920.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.027 ; gain = 920.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.027 ; gain = 920.586
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe.cpp:32) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:40) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (CONV_LAYER/buf2pe.cpp:46) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.027 ; gain = 920.586
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (CONV_LAYER/buf2pe.cpp:30:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (CONV_LAYER/buf2pe.cpp:27:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:25:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.027 ; gain = 920.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_30_2_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 84.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.322 seconds; current allocated memory: 189.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 192.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_66ns_64ns_129_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_2_7_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_3_7_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62ns_3ns_62_66_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_4ns_3_68_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 1.353 seconds; current allocated memory: 201.618 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_2_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_3ns_5ns_7_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_3_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_66ns_64ns_129_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_64s_4ns_3_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_62ns_3ns_62_66_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1032.027 ; gain = 920.586
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.86 MHz
INFO: [HLS 200-112] Total elapsed time: 25.605 seconds; peak allocated memory: 201.618 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:39:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:74:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:77:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:78:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:81:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:128:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:13:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:105:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:104:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:100:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:80:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:80:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:76:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:73:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:71:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:71:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:38:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:38:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:18:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:43)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.578 ; gain = 914.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.578 ; gain = 914.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.578 ; gain = 914.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.578 ; gain = 914.289
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe.cpp:33) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:41) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (CONV_LAYER/buf2pe.cpp:47) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.578 ; gain = 914.289
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (CONV_LAYER/buf2pe.cpp:30:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (CONV_LAYER/buf2pe.cpp:27:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:25:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.578 ; gain = 914.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_30_2_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 84.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.251 seconds; current allocated memory: 189.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 192.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_66ns_64ns_129_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_2_7_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_3_7_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62ns_3ns_62_66_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_4ns_3_68_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 1.321 seconds; current allocated memory: 201.538 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_2_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_3ns_5ns_7_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_3_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_66ns_64ns_129_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_64s_4ns_3_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_62ns_3ns_62_66_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1032.578 ; gain = 914.289
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.86 MHz
INFO: [HLS 200-112] Total elapsed time: 25.294 seconds; peak allocated memory: 201.538 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:39:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:74:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:77:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:78:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:81:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:128:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:13:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:105:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:104:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:100:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:80:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:80:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:76:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:73:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:71:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:71:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:38:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:38:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8> (*) [3][6], hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:18:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:43)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.699 ; gain = 914.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.699 ; gain = 914.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.699 ; gain = 914.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.699 ; gain = 914.414
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe.cpp:33) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:41) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (CONV_LAYER/buf2pe.cpp:47) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe.cpp:18) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.699 ; gain = 914.414
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (CONV_LAYER/buf2pe.cpp:30:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (CONV_LAYER/buf2pe.cpp:27:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:25:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.699 ; gain = 914.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_30_2_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 84.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.059 seconds; current allocated memory: 189.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 192.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_66ns_64ns_129_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_2_7_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_3_7_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62ns_3ns_62_66_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_4ns_3_68_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 201.538 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_2_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_3ns_5ns_7_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_3_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_66ns_64ns_129_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_64s_4ns_3_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_62ns_3ns_62_66_1_div'
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1032.699 ; gain = 914.414
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.86 MHz
INFO: [HLS 200-112] Total elapsed time: 25.284 seconds; peak allocated memory: 201.538 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-3891] the 'dim' option to 'Stream' pragma is not supported and will be ignored: CONV_LAYER/buf2pe.cpp:19:54
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:39:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:77:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:80:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:81:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:84:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:131:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:13:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:108:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:107:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:103:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:83:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:83:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:76:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:74:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:74:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:38:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:38:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:18:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:44)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.727 ; gain = 914.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.727 ; gain = 914.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.727 ; gain = 914.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.727 ; gain = 914.285
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe.cpp:33) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:41) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (CONV_LAYER/buf2pe.cpp:47) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe.cpp:73:33) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe.cpp:102:44) in function 'pe'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe.cpp:102:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe.cpp:102:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) in function 'pe'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.727 ; gain = 914.285
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (CONV_LAYER/buf2pe.cpp:30:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (CONV_LAYER/buf2pe.cpp:27:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:25:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.727 ; gain = 914.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_30_2_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
WARNING: [HLS 200-880] The II Violation in module 'pe' (Loop: LOOP_3_VITIS_LOOP_30_2_PIPELINE): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) and fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.02 seconds; current allocated memory: 185.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 187.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_2_7_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_3_7_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 189.613 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_2_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_3ns_5ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_3_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1032.727 ; gain = 914.285
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 255.02 MHz
INFO: [HLS 200-112] Total elapsed time: 22.818 seconds; peak allocated memory: 189.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
WARNING: [HLS 207-3891] the 'dim' option to 'Stream' pragma is not supported and will be ignored: CONV_LAYER/buf2pe.cpp:19:54
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:39:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:77:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:80:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:81:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:84:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe.cpp:129:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:13:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:109:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:106:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:103:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:83:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:83:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:76:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:74:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:74:65)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:38:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:38:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0> (*) [3], hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe.cpp:18:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:11:44)
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe.cpp:12:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.969 ; gain = 934.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.969 ; gain = 934.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.969 ; gain = 934.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.969 ; gain = 934.234
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe.cpp:33) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe.cpp:41) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (CONV_LAYER/buf2pe.cpp:47) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe.cpp:13) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe.cpp:10) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe.cpp:73:33) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe.cpp:102:44) in function 'pe'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe.cpp:102:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe.cpp:102:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) in function 'pe'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.969 ; gain = 934.234
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (CONV_LAYER/buf2pe.cpp:30:39) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (CONV_LAYER/buf2pe.cpp:27:35) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe.cpp:25:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.969 ; gain = 934.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_30_2_PIPELINE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_registers[1][3].V') on array 'input_buffers' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buffers'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.768 seconds; current allocated memory: 185.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 186.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_2_7_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_3ns_3_7_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 189.248 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_2_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_3ns_3ns_3_7_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_5ns_3ns_7_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_3ns_5ns_7_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1031.969 ; gain = 934.234
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 351.37 MHz
INFO: [HLS 200-112] Total elapsed time: 22.59 seconds; peak allocated memory: 189.248 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
