
adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035b0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080036bc  080036bc  000136bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003740  08003740  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08003740  08003740  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003740  08003740  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003740  08003740  00013740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003744  08003744  00013744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000068  080037b0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  080037b0  00020294  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000940c  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000200f  00000000  00000000  000294e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008f0  00000000  00000000  0002b4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006b3  00000000  00000000  0002bde0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018a62  00000000  00000000  0002c493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c8d2  00000000  00000000  00044ef5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088ca5  00000000  00000000  000517c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000029c8  00000000  00000000  000da46c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  000dce34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080036a4 	.word	0x080036a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080036a4 	.word	0x080036a4

0800014c <__aeabi_fmul>:
 800014c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000154:	bf1e      	ittt	ne
 8000156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015a:	ea92 0f0c 	teqne	r2, ip
 800015e:	ea93 0f0c 	teqne	r3, ip
 8000162:	d06f      	beq.n	8000244 <__aeabi_fmul+0xf8>
 8000164:	441a      	add	r2, r3
 8000166:	ea80 0c01 	eor.w	ip, r0, r1
 800016a:	0240      	lsls	r0, r0, #9
 800016c:	bf18      	it	ne
 800016e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000172:	d01e      	beq.n	80001b2 <__aeabi_fmul+0x66>
 8000174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800017c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000180:	fba0 3101 	umull	r3, r1, r0, r1
 8000184:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000188:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800018c:	bf3e      	ittt	cc
 800018e:	0049      	lslcc	r1, r1, #1
 8000190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000194:	005b      	lslcc	r3, r3, #1
 8000196:	ea40 0001 	orr.w	r0, r0, r1
 800019a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800019e:	2afd      	cmp	r2, #253	; 0xfd
 80001a0:	d81d      	bhi.n	80001de <__aeabi_fmul+0x92>
 80001a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001aa:	bf08      	it	eq
 80001ac:	f020 0001 	biceq.w	r0, r0, #1
 80001b0:	4770      	bx	lr
 80001b2:	f090 0f00 	teq	r0, #0
 80001b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ba:	bf08      	it	eq
 80001bc:	0249      	lsleq	r1, r1, #9
 80001be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001c6:	3a7f      	subs	r2, #127	; 0x7f
 80001c8:	bfc2      	ittt	gt
 80001ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d2:	4770      	bxgt	lr
 80001d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001d8:	f04f 0300 	mov.w	r3, #0
 80001dc:	3a01      	subs	r2, #1
 80001de:	dc5d      	bgt.n	800029c <__aeabi_fmul+0x150>
 80001e0:	f112 0f19 	cmn.w	r2, #25
 80001e4:	bfdc      	itt	le
 80001e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ea:	4770      	bxle	lr
 80001ec:	f1c2 0200 	rsb	r2, r2, #0
 80001f0:	0041      	lsls	r1, r0, #1
 80001f2:	fa21 f102 	lsr.w	r1, r1, r2
 80001f6:	f1c2 0220 	rsb	r2, r2, #32
 80001fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80001fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000202:	f140 0000 	adc.w	r0, r0, #0
 8000206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020a:	bf08      	it	eq
 800020c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000210:	4770      	bx	lr
 8000212:	f092 0f00 	teq	r2, #0
 8000216:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021a:	bf02      	ittt	eq
 800021c:	0040      	lsleq	r0, r0, #1
 800021e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000222:	3a01      	subeq	r2, #1
 8000224:	d0f9      	beq.n	800021a <__aeabi_fmul+0xce>
 8000226:	ea40 000c 	orr.w	r0, r0, ip
 800022a:	f093 0f00 	teq	r3, #0
 800022e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000232:	bf02      	ittt	eq
 8000234:	0049      	lsleq	r1, r1, #1
 8000236:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023a:	3b01      	subeq	r3, #1
 800023c:	d0f9      	beq.n	8000232 <__aeabi_fmul+0xe6>
 800023e:	ea41 010c 	orr.w	r1, r1, ip
 8000242:	e78f      	b.n	8000164 <__aeabi_fmul+0x18>
 8000244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000248:	ea92 0f0c 	teq	r2, ip
 800024c:	bf18      	it	ne
 800024e:	ea93 0f0c 	teqne	r3, ip
 8000252:	d00a      	beq.n	800026a <__aeabi_fmul+0x11e>
 8000254:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000258:	bf18      	it	ne
 800025a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800025e:	d1d8      	bne.n	8000212 <__aeabi_fmul+0xc6>
 8000260:	ea80 0001 	eor.w	r0, r0, r1
 8000264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000268:	4770      	bx	lr
 800026a:	f090 0f00 	teq	r0, #0
 800026e:	bf17      	itett	ne
 8000270:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000274:	4608      	moveq	r0, r1
 8000276:	f091 0f00 	teqne	r1, #0
 800027a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800027e:	d014      	beq.n	80002aa <__aeabi_fmul+0x15e>
 8000280:	ea92 0f0c 	teq	r2, ip
 8000284:	d101      	bne.n	800028a <__aeabi_fmul+0x13e>
 8000286:	0242      	lsls	r2, r0, #9
 8000288:	d10f      	bne.n	80002aa <__aeabi_fmul+0x15e>
 800028a:	ea93 0f0c 	teq	r3, ip
 800028e:	d103      	bne.n	8000298 <__aeabi_fmul+0x14c>
 8000290:	024b      	lsls	r3, r1, #9
 8000292:	bf18      	it	ne
 8000294:	4608      	movne	r0, r1
 8000296:	d108      	bne.n	80002aa <__aeabi_fmul+0x15e>
 8000298:	ea80 0001 	eor.w	r0, r0, r1
 800029c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a8:	4770      	bx	lr
 80002aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_frsub>:
 80002b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002b8:	e002      	b.n	80002c0 <__addsf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_fsub>:
 80002bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002c0 <__addsf3>:
 80002c0:	0042      	lsls	r2, r0, #1
 80002c2:	bf1f      	itttt	ne
 80002c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002c8:	ea92 0f03 	teqne	r2, r3
 80002cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d4:	d06a      	beq.n	80003ac <__addsf3+0xec>
 80002d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002de:	bfc1      	itttt	gt
 80002e0:	18d2      	addgt	r2, r2, r3
 80002e2:	4041      	eorgt	r1, r0
 80002e4:	4048      	eorgt	r0, r1
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	bfb8      	it	lt
 80002ea:	425b      	neglt	r3, r3
 80002ec:	2b19      	cmp	r3, #25
 80002ee:	bf88      	it	hi
 80002f0:	4770      	bxhi	lr
 80002f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002fe:	bf18      	it	ne
 8000300:	4240      	negne	r0, r0
 8000302:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000306:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800030a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800030e:	bf18      	it	ne
 8000310:	4249      	negne	r1, r1
 8000312:	ea92 0f03 	teq	r2, r3
 8000316:	d03f      	beq.n	8000398 <__addsf3+0xd8>
 8000318:	f1a2 0201 	sub.w	r2, r2, #1
 800031c:	fa41 fc03 	asr.w	ip, r1, r3
 8000320:	eb10 000c 	adds.w	r0, r0, ip
 8000324:	f1c3 0320 	rsb	r3, r3, #32
 8000328:	fa01 f103 	lsl.w	r1, r1, r3
 800032c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000330:	d502      	bpl.n	8000338 <__addsf3+0x78>
 8000332:	4249      	negs	r1, r1
 8000334:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000338:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800033c:	d313      	bcc.n	8000366 <__addsf3+0xa6>
 800033e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000342:	d306      	bcc.n	8000352 <__addsf3+0x92>
 8000344:	0840      	lsrs	r0, r0, #1
 8000346:	ea4f 0131 	mov.w	r1, r1, rrx
 800034a:	f102 0201 	add.w	r2, r2, #1
 800034e:	2afe      	cmp	r2, #254	; 0xfe
 8000350:	d251      	bcs.n	80003f6 <__addsf3+0x136>
 8000352:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000356:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035a:	bf08      	it	eq
 800035c:	f020 0001 	biceq.w	r0, r0, #1
 8000360:	ea40 0003 	orr.w	r0, r0, r3
 8000364:	4770      	bx	lr
 8000366:	0049      	lsls	r1, r1, #1
 8000368:	eb40 0000 	adc.w	r0, r0, r0
 800036c:	3a01      	subs	r2, #1
 800036e:	bf28      	it	cs
 8000370:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000374:	d2ed      	bcs.n	8000352 <__addsf3+0x92>
 8000376:	fab0 fc80 	clz	ip, r0
 800037a:	f1ac 0c08 	sub.w	ip, ip, #8
 800037e:	ebb2 020c 	subs.w	r2, r2, ip
 8000382:	fa00 f00c 	lsl.w	r0, r0, ip
 8000386:	bfaa      	itet	ge
 8000388:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800038c:	4252      	neglt	r2, r2
 800038e:	4318      	orrge	r0, r3
 8000390:	bfbc      	itt	lt
 8000392:	40d0      	lsrlt	r0, r2
 8000394:	4318      	orrlt	r0, r3
 8000396:	4770      	bx	lr
 8000398:	f092 0f00 	teq	r2, #0
 800039c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003a0:	bf06      	itte	eq
 80003a2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003a6:	3201      	addeq	r2, #1
 80003a8:	3b01      	subne	r3, #1
 80003aa:	e7b5      	b.n	8000318 <__addsf3+0x58>
 80003ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b4:	bf18      	it	ne
 80003b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ba:	d021      	beq.n	8000400 <__addsf3+0x140>
 80003bc:	ea92 0f03 	teq	r2, r3
 80003c0:	d004      	beq.n	80003cc <__addsf3+0x10c>
 80003c2:	f092 0f00 	teq	r2, #0
 80003c6:	bf08      	it	eq
 80003c8:	4608      	moveq	r0, r1
 80003ca:	4770      	bx	lr
 80003cc:	ea90 0f01 	teq	r0, r1
 80003d0:	bf1c      	itt	ne
 80003d2:	2000      	movne	r0, #0
 80003d4:	4770      	bxne	lr
 80003d6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80003da:	d104      	bne.n	80003e6 <__addsf3+0x126>
 80003dc:	0040      	lsls	r0, r0, #1
 80003de:	bf28      	it	cs
 80003e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003e4:	4770      	bx	lr
 80003e6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003ea:	bf3c      	itt	cc
 80003ec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003f0:	4770      	bxcc	lr
 80003f2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003f6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003fe:	4770      	bx	lr
 8000400:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000404:	bf16      	itet	ne
 8000406:	4608      	movne	r0, r1
 8000408:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800040c:	4601      	movne	r1, r0
 800040e:	0242      	lsls	r2, r0, #9
 8000410:	bf06      	itte	eq
 8000412:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000416:	ea90 0f01 	teqeq	r0, r1
 800041a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800041e:	4770      	bx	lr

08000420 <__aeabi_ui2f>:
 8000420:	f04f 0300 	mov.w	r3, #0
 8000424:	e004      	b.n	8000430 <__aeabi_i2f+0x8>
 8000426:	bf00      	nop

08000428 <__aeabi_i2f>:
 8000428:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	ea5f 0c00 	movs.w	ip, r0
 8000434:	bf08      	it	eq
 8000436:	4770      	bxeq	lr
 8000438:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800043c:	4601      	mov	r1, r0
 800043e:	f04f 0000 	mov.w	r0, #0
 8000442:	e01c      	b.n	800047e <__aeabi_l2f+0x2a>

08000444 <__aeabi_ul2f>:
 8000444:	ea50 0201 	orrs.w	r2, r0, r1
 8000448:	bf08      	it	eq
 800044a:	4770      	bxeq	lr
 800044c:	f04f 0300 	mov.w	r3, #0
 8000450:	e00a      	b.n	8000468 <__aeabi_l2f+0x14>
 8000452:	bf00      	nop

08000454 <__aeabi_l2f>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000460:	d502      	bpl.n	8000468 <__aeabi_l2f+0x14>
 8000462:	4240      	negs	r0, r0
 8000464:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000468:	ea5f 0c01 	movs.w	ip, r1
 800046c:	bf02      	ittt	eq
 800046e:	4684      	moveq	ip, r0
 8000470:	4601      	moveq	r1, r0
 8000472:	2000      	moveq	r0, #0
 8000474:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000478:	bf08      	it	eq
 800047a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800047e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000482:	fabc f28c 	clz	r2, ip
 8000486:	3a08      	subs	r2, #8
 8000488:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800048c:	db10      	blt.n	80004b0 <__aeabi_l2f+0x5c>
 800048e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000492:	4463      	add	r3, ip
 8000494:	fa00 fc02 	lsl.w	ip, r0, r2
 8000498:	f1c2 0220 	rsb	r2, r2, #32
 800049c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	eb43 0002 	adc.w	r0, r3, r2
 80004a8:	bf08      	it	eq
 80004aa:	f020 0001 	biceq.w	r0, r0, #1
 80004ae:	4770      	bx	lr
 80004b0:	f102 0220 	add.w	r2, r2, #32
 80004b4:	fa01 fc02 	lsl.w	ip, r1, r2
 80004b8:	f1c2 0220 	rsb	r2, r2, #32
 80004bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c0:	fa21 f202 	lsr.w	r2, r1, r2
 80004c4:	eb43 0002 	adc.w	r0, r3, r2
 80004c8:	bf08      	it	eq
 80004ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_f2uiz>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	d20e      	bcs.n	80004f2 <__aeabi_f2uiz+0x22>
 80004d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80004d8:	d30b      	bcc.n	80004f2 <__aeabi_f2uiz+0x22>
 80004da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80004de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80004e2:	d409      	bmi.n	80004f8 <__aeabi_f2uiz+0x28>
 80004e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80004e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004ec:	fa23 f002 	lsr.w	r0, r3, r2
 80004f0:	4770      	bx	lr
 80004f2:	f04f 0000 	mov.w	r0, #0
 80004f6:	4770      	bx	lr
 80004f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80004fc:	d101      	bne.n	8000502 <__aeabi_f2uiz+0x32>
 80004fe:	0242      	lsls	r2, r0, #9
 8000500:	d102      	bne.n	8000508 <__aeabi_f2uiz+0x38>
 8000502:	f04f 30ff 	mov.w	r0, #4294967295
 8000506:	4770      	bx	lr
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b084      	sub	sp, #16
 8000514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	605a      	str	r2, [r3, #4]
 800051e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000520:	4b18      	ldr	r3, [pc, #96]	; (8000584 <MX_ADC1_Init+0x74>)
 8000522:	4a19      	ldr	r2, [pc, #100]	; (8000588 <MX_ADC1_Init+0x78>)
 8000524:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000526:	4b17      	ldr	r3, [pc, #92]	; (8000584 <MX_ADC1_Init+0x74>)
 8000528:	2200      	movs	r2, #0
 800052a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800052c:	4b15      	ldr	r3, [pc, #84]	; (8000584 <MX_ADC1_Init+0x74>)
 800052e:	2201      	movs	r2, #1
 8000530:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000532:	4b14      	ldr	r3, [pc, #80]	; (8000584 <MX_ADC1_Init+0x74>)
 8000534:	2200      	movs	r2, #0
 8000536:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000538:	4b12      	ldr	r3, [pc, #72]	; (8000584 <MX_ADC1_Init+0x74>)
 800053a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800053e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000540:	4b10      	ldr	r3, [pc, #64]	; (8000584 <MX_ADC1_Init+0x74>)
 8000542:	2200      	movs	r2, #0
 8000544:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000546:	4b0f      	ldr	r3, [pc, #60]	; (8000584 <MX_ADC1_Init+0x74>)
 8000548:	2201      	movs	r2, #1
 800054a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800054c:	480d      	ldr	r0, [pc, #52]	; (8000584 <MX_ADC1_Init+0x74>)
 800054e:	f000 fbbb 	bl	8000cc8 <HAL_ADC_Init>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000558:	f000 f97f 	bl	800085a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800055c:	2300      	movs	r3, #0
 800055e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000560:	2301      	movs	r3, #1
 8000562:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000564:	2306      	movs	r3, #6
 8000566:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	4619      	mov	r1, r3
 800056c:	4805      	ldr	r0, [pc, #20]	; (8000584 <MX_ADC1_Init+0x74>)
 800056e:	f000 fd3d 	bl	8000fec <HAL_ADC_ConfigChannel>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000578:	f000 f96f 	bl	800085a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800057c:	bf00      	nop
 800057e:	3710      	adds	r7, #16
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	20000084 	.word	0x20000084
 8000588:	40012400 	.word	0x40012400

0800058c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b088      	sub	sp, #32
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000594:	f107 0310 	add.w	r3, r7, #16
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]
 800059c:	605a      	str	r2, [r3, #4]
 800059e:	609a      	str	r2, [r3, #8]
 80005a0:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4a14      	ldr	r2, [pc, #80]	; (80005f8 <HAL_ADC_MspInit+0x6c>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d121      	bne.n	80005f0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005ac:	4b13      	ldr	r3, [pc, #76]	; (80005fc <HAL_ADC_MspInit+0x70>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a12      	ldr	r2, [pc, #72]	; (80005fc <HAL_ADC_MspInit+0x70>)
 80005b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b10      	ldr	r3, [pc, #64]	; (80005fc <HAL_ADC_MspInit+0x70>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80005c0:	60fb      	str	r3, [r7, #12]
 80005c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c4:	4b0d      	ldr	r3, [pc, #52]	; (80005fc <HAL_ADC_MspInit+0x70>)
 80005c6:	699b      	ldr	r3, [r3, #24]
 80005c8:	4a0c      	ldr	r2, [pc, #48]	; (80005fc <HAL_ADC_MspInit+0x70>)
 80005ca:	f043 0304 	orr.w	r3, r3, #4
 80005ce:	6193      	str	r3, [r2, #24]
 80005d0:	4b0a      	ldr	r3, [pc, #40]	; (80005fc <HAL_ADC_MspInit+0x70>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	f003 0304 	and.w	r3, r3, #4
 80005d8:	60bb      	str	r3, [r7, #8]
 80005da:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005dc:	2301      	movs	r3, #1
 80005de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005e0:	2303      	movs	r3, #3
 80005e2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e4:	f107 0310 	add.w	r3, r7, #16
 80005e8:	4619      	mov	r1, r3
 80005ea:	4805      	ldr	r0, [pc, #20]	; (8000600 <HAL_ADC_MspInit+0x74>)
 80005ec:	f001 f900 	bl	80017f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80005f0:	bf00      	nop
 80005f2:	3720      	adds	r7, #32
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40012400 	.word	0x40012400
 80005fc:	40021000 	.word	0x40021000
 8000600:	40010800 	.word	0x40010800

08000604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800060a:	4b0c      	ldr	r3, [pc, #48]	; (800063c <MX_DMA_Init+0x38>)
 800060c:	695b      	ldr	r3, [r3, #20]
 800060e:	4a0b      	ldr	r2, [pc, #44]	; (800063c <MX_DMA_Init+0x38>)
 8000610:	f043 0301 	orr.w	r3, r3, #1
 8000614:	6153      	str	r3, [r2, #20]
 8000616:	4b09      	ldr	r3, [pc, #36]	; (800063c <MX_DMA_Init+0x38>)
 8000618:	695b      	ldr	r3, [r3, #20]
 800061a:	f003 0301 	and.w	r3, r3, #1
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000622:	2200      	movs	r2, #0
 8000624:	2100      	movs	r1, #0
 8000626:	200f      	movs	r0, #15
 8000628:	f000 ff4b 	bl	80014c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800062c:	200f      	movs	r0, #15
 800062e:	f000 ff64 	bl	80014fa <HAL_NVIC_EnableIRQ>

}
 8000632:	bf00      	nop
 8000634:	3708      	adds	r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40021000 	.word	0x40021000

08000640 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000646:	4b0e      	ldr	r3, [pc, #56]	; (8000680 <MX_GPIO_Init+0x40>)
 8000648:	699b      	ldr	r3, [r3, #24]
 800064a:	4a0d      	ldr	r2, [pc, #52]	; (8000680 <MX_GPIO_Init+0x40>)
 800064c:	f043 0320 	orr.w	r3, r3, #32
 8000650:	6193      	str	r3, [r2, #24]
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <MX_GPIO_Init+0x40>)
 8000654:	699b      	ldr	r3, [r3, #24]
 8000656:	f003 0320 	and.w	r3, r3, #32
 800065a:	607b      	str	r3, [r7, #4]
 800065c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b08      	ldr	r3, [pc, #32]	; (8000680 <MX_GPIO_Init+0x40>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	4a07      	ldr	r2, [pc, #28]	; (8000680 <MX_GPIO_Init+0x40>)
 8000664:	f043 0304 	orr.w	r3, r3, #4
 8000668:	6193      	str	r3, [r2, #24]
 800066a:	4b05      	ldr	r3, [pc, #20]	; (8000680 <MX_GPIO_Init+0x40>)
 800066c:	699b      	ldr	r3, [r3, #24]
 800066e:	f003 0304 	and.w	r3, r3, #4
 8000672:	603b      	str	r3, [r7, #0]
 8000674:	683b      	ldr	r3, [r7, #0]

}
 8000676:	bf00      	nop
 8000678:	370c      	adds	r7, #12
 800067a:	46bd      	mov	sp, r7
 800067c:	bc80      	pop	{r7}
 800067e:	4770      	bx	lr
 8000680:	40021000 	.word	0x40021000

08000684 <__io_putchar>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch){
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t *)&ch,1,100);
 800068c:	1d39      	adds	r1, r7, #4
 800068e:	2364      	movs	r3, #100	; 0x64
 8000690:	2201      	movs	r2, #1
 8000692:	4804      	ldr	r0, [pc, #16]	; (80006a4 <__io_putchar+0x20>)
 8000694:	f001 ff46 	bl	8002524 <HAL_UART_Transmit>
	return 0;
 8000698:	2300      	movs	r3, #0
}
 800069a:	4618      	mov	r0, r3
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	200000b8 	.word	0x200000b8

080006a8 <print_voltage_val>:

uint8_t print_voltage_val(uint32_t _12_bit_resolution,uint32_t resolution,float ref_voltage){
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
	uint32_t a = _12_bit_resolution;
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	617b      	str	r3, [r7, #20]
	printf("voltage val : ");
 80006b8:	481e      	ldr	r0, [pc, #120]	; (8000734 <print_voltage_val+0x8c>)
 80006ba:	f002 f975 	bl	80029a8 <iprintf>
	a = (uint32_t)(a+1)*1000/resolution;
 80006be:	697b      	ldr	r3, [r7, #20]
 80006c0:	3301      	adds	r3, #1
 80006c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006c6:	fb03 f202 	mul.w	r2, r3, r2
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80006d0:	617b      	str	r3, [r7, #20]
	a = a * ref_voltage;
 80006d2:	6978      	ldr	r0, [r7, #20]
 80006d4:	f7ff fea4 	bl	8000420 <__aeabi_ui2f>
 80006d8:	4603      	mov	r3, r0
 80006da:	6879      	ldr	r1, [r7, #4]
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff fd35 	bl	800014c <__aeabi_fmul>
 80006e2:	4603      	mov	r3, r0
 80006e4:	4618      	mov	r0, r3
 80006e6:	f7ff fef3 	bl	80004d0 <__aeabi_f2uiz>
 80006ea:	4603      	mov	r3, r0
 80006ec:	617b      	str	r3, [r7, #20]
	uint32_t b = a/1000;
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	4a11      	ldr	r2, [pc, #68]	; (8000738 <print_voltage_val+0x90>)
 80006f2:	fba2 2303 	umull	r2, r3, r2, r3
 80006f6:	099b      	lsrs	r3, r3, #6
 80006f8:	613b      	str	r3, [r7, #16]
	printf("%lu.%03lu\n",a/1000,a-b*1000);
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	4a0e      	ldr	r2, [pc, #56]	; (8000738 <print_voltage_val+0x90>)
 80006fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000702:	0999      	lsrs	r1, r3, #6
 8000704:	693b      	ldr	r3, [r7, #16]
 8000706:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800070a:	fb02 f303 	mul.w	r3, r2, r3
 800070e:	697a      	ldr	r2, [r7, #20]
 8000710:	1ad3      	subs	r3, r2, r3
 8000712:	461a      	mov	r2, r3
 8000714:	4809      	ldr	r0, [pc, #36]	; (800073c <print_voltage_val+0x94>)
 8000716:	f002 f947 	bl	80029a8 <iprintf>
	return (uint8_t)a/1000;
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	b2db      	uxtb	r3, r3
 800071e:	4a06      	ldr	r2, [pc, #24]	; (8000738 <print_voltage_val+0x90>)
 8000720:	fb82 1203 	smull	r1, r2, r2, r3
 8000724:	1192      	asrs	r2, r2, #6
 8000726:	17db      	asrs	r3, r3, #31
 8000728:	1ad3      	subs	r3, r2, r3
 800072a:	b2db      	uxtb	r3, r3
}
 800072c:	4618      	mov	r0, r3
 800072e:	3718      	adds	r7, #24
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	080036bc 	.word	0x080036bc
 8000738:	10624dd3 	.word	0x10624dd3
 800073c:	080036cc 	.word	0x080036cc

08000740 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000746:	f000 fa5d 	bl	8000c04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800074a:	f000 f82b 	bl	80007a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800074e:	f7ff ff77 	bl	8000640 <MX_GPIO_Init>
  MX_DMA_Init();
 8000752:	f7ff ff57 	bl	8000604 <MX_DMA_Init>
  MX_ADC1_Init();
 8000756:	f7ff fedb 	bl	8000510 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800075a:	f000 f98d 	bl	8000a78 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 800075e:	480e      	ldr	r0, [pc, #56]	; (8000798 <main+0x58>)
 8000760:	f000 fb8a 	bl	8000e78 <HAL_ADC_Start>
  uint32_t adc_val=HAL_ADC_GetValue(&hadc1);
 8000764:	480c      	ldr	r0, [pc, #48]	; (8000798 <main+0x58>)
 8000766:	f000 fc35 	bl	8000fd4 <HAL_ADC_GetValue>
 800076a:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(adc_val!=HAL_ADC_GetValue(&hadc1)){
 800076c:	480a      	ldr	r0, [pc, #40]	; (8000798 <main+0x58>)
 800076e:	f000 fc31 	bl	8000fd4 <HAL_ADC_GetValue>
 8000772:	4602      	mov	r2, r0
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	4293      	cmp	r3, r2
 8000778:	d0f8      	beq.n	800076c <main+0x2c>
		  adc_val=HAL_ADC_GetValue(&hadc1);
 800077a:	4807      	ldr	r0, [pc, #28]	; (8000798 <main+0x58>)
 800077c:	f000 fc2a 	bl	8000fd4 <HAL_ADC_GetValue>
 8000780:	6078      	str	r0, [r7, #4]
		  printf("%lu\n",adc_val);
 8000782:	6879      	ldr	r1, [r7, #4]
 8000784:	4805      	ldr	r0, [pc, #20]	; (800079c <main+0x5c>)
 8000786:	f002 f90f 	bl	80029a8 <iprintf>
		  print_voltage_val(adc_val,4096,3.3);
 800078a:	4a05      	ldr	r2, [pc, #20]	; (80007a0 <main+0x60>)
 800078c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f7ff ff89 	bl	80006a8 <print_voltage_val>
	  if(adc_val!=HAL_ADC_GetValue(&hadc1)){
 8000796:	e7e9      	b.n	800076c <main+0x2c>
 8000798:	20000084 	.word	0x20000084
 800079c:	080036d8 	.word	0x080036d8
 80007a0:	40533333 	.word	0x40533333

080007a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b094      	sub	sp, #80	; 0x50
 80007a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007ae:	2228      	movs	r2, #40	; 0x28
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f002 f94d 	bl	8002a52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
 80007c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	605a      	str	r2, [r3, #4]
 80007d0:	609a      	str	r2, [r3, #8]
 80007d2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007d4:	2301      	movs	r3, #1
 80007d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e2:	2301      	movs	r3, #1
 80007e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e6:	2302      	movs	r3, #2
 80007e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007f0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80007f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007fa:	4618      	mov	r0, r3
 80007fc:	f001 f97c 	bl	8001af8 <HAL_RCC_OscConfig>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000806:	f000 f828 	bl	800085a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080a:	230f      	movs	r3, #15
 800080c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080e:	2302      	movs	r3, #2
 8000810:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000812:	2300      	movs	r3, #0
 8000814:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000816:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800081a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	2102      	movs	r1, #2
 8000826:	4618      	mov	r0, r3
 8000828:	f001 fbe8 	bl	8001ffc <HAL_RCC_ClockConfig>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000832:	f000 f812 	bl	800085a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000836:	2302      	movs	r3, #2
 8000838:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800083a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800083e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	4618      	mov	r0, r3
 8000844:	f001 fd68 	bl	8002318 <HAL_RCCEx_PeriphCLKConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800084e:	f000 f804 	bl	800085a <Error_Handler>
  }
}
 8000852:	bf00      	nop
 8000854:	3750      	adds	r7, #80	; 0x50
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800085a:	b480      	push	{r7}
 800085c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800085e:	b672      	cpsid	i
}
 8000860:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000862:	e7fe      	b.n	8000862 <Error_Handler+0x8>

08000864 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000864:	b480      	push	{r7}
 8000866:	b085      	sub	sp, #20
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800086a:	4b15      	ldr	r3, [pc, #84]	; (80008c0 <HAL_MspInit+0x5c>)
 800086c:	699b      	ldr	r3, [r3, #24]
 800086e:	4a14      	ldr	r2, [pc, #80]	; (80008c0 <HAL_MspInit+0x5c>)
 8000870:	f043 0301 	orr.w	r3, r3, #1
 8000874:	6193      	str	r3, [r2, #24]
 8000876:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <HAL_MspInit+0x5c>)
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000882:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <HAL_MspInit+0x5c>)
 8000884:	69db      	ldr	r3, [r3, #28]
 8000886:	4a0e      	ldr	r2, [pc, #56]	; (80008c0 <HAL_MspInit+0x5c>)
 8000888:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800088c:	61d3      	str	r3, [r2, #28]
 800088e:	4b0c      	ldr	r3, [pc, #48]	; (80008c0 <HAL_MspInit+0x5c>)
 8000890:	69db      	ldr	r3, [r3, #28]
 8000892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800089a:	4b0a      	ldr	r3, [pc, #40]	; (80008c4 <HAL_MspInit+0x60>)
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	4a04      	ldr	r2, [pc, #16]	; (80008c4 <HAL_MspInit+0x60>)
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008b6:	bf00      	nop
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr
 80008c0:	40021000 	.word	0x40021000
 80008c4:	40010000 	.word	0x40010000

080008c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008cc:	e7fe      	b.n	80008cc <NMI_Handler+0x4>

080008ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ce:	b480      	push	{r7}
 80008d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d2:	e7fe      	b.n	80008d2 <HardFault_Handler+0x4>

080008d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <MemManage_Handler+0x4>

080008da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008de:	e7fe      	b.n	80008de <BusFault_Handler+0x4>

080008e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <UsageFault_Handler+0x4>

080008e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bc80      	pop	{r7}
 80008f0:	4770      	bx	lr

080008f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bc80      	pop	{r7}
 80008fc:	4770      	bx	lr

080008fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008fe:	b480      	push	{r7}
 8000900:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	46bd      	mov	sp, r7
 8000906:	bc80      	pop	{r7}
 8000908:	4770      	bx	lr

0800090a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800090e:	f000 f9bf 	bl	8000c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
	...

08000918 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800091c:	4802      	ldr	r0, [pc, #8]	; (8000928 <DMA1_Channel5_IRQHandler+0x10>)
 800091e:	f000 fe61 	bl	80015e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000922:	bf00      	nop
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000100 	.word	0x20000100

0800092c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000938:	2300      	movs	r3, #0
 800093a:	617b      	str	r3, [r7, #20]
 800093c:	e00a      	b.n	8000954 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800093e:	f3af 8000 	nop.w
 8000942:	4601      	mov	r1, r0
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	1c5a      	adds	r2, r3, #1
 8000948:	60ba      	str	r2, [r7, #8]
 800094a:	b2ca      	uxtb	r2, r1
 800094c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	3301      	adds	r3, #1
 8000952:	617b      	str	r3, [r7, #20]
 8000954:	697a      	ldr	r2, [r7, #20]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	429a      	cmp	r2, r3
 800095a:	dbf0      	blt.n	800093e <_read+0x12>
  }

  return len;
 800095c:	687b      	ldr	r3, [r7, #4]
}
 800095e:	4618      	mov	r0, r3
 8000960:	3718      	adds	r7, #24
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b086      	sub	sp, #24
 800096a:	af00      	add	r7, sp, #0
 800096c:	60f8      	str	r0, [r7, #12]
 800096e:	60b9      	str	r1, [r7, #8]
 8000970:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]
 8000976:	e009      	b.n	800098c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	1c5a      	adds	r2, r3, #1
 800097c:	60ba      	str	r2, [r7, #8]
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	4618      	mov	r0, r3
 8000982:	f7ff fe7f 	bl	8000684 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	3301      	adds	r3, #1
 800098a:	617b      	str	r3, [r7, #20]
 800098c:	697a      	ldr	r2, [r7, #20]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	429a      	cmp	r2, r3
 8000992:	dbf1      	blt.n	8000978 <_write+0x12>
  }
  return len;
 8000994:	687b      	ldr	r3, [r7, #4]
}
 8000996:	4618      	mov	r0, r3
 8000998:	3718      	adds	r7, #24
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <_close>:

int _close(int file)
{
 800099e:	b480      	push	{r7}
 80009a0:	b083      	sub	sp, #12
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	370c      	adds	r7, #12
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bc80      	pop	{r7}
 80009b2:	4770      	bx	lr

080009b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009c4:	605a      	str	r2, [r3, #4]
  return 0;
 80009c6:	2300      	movs	r3, #0
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	370c      	adds	r7, #12
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr

080009d2 <_isatty>:

int _isatty(int file)
{
 80009d2:	b480      	push	{r7}
 80009d4:	b083      	sub	sp, #12
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	4618      	mov	r0, r3
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bc80      	pop	{r7}
 80009e4:	4770      	bx	lr

080009e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009e6:	b480      	push	{r7}
 80009e8:	b085      	sub	sp, #20
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	60f8      	str	r0, [r7, #12]
 80009ee:	60b9      	str	r1, [r7, #8]
 80009f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009f2:	2300      	movs	r3, #0
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3714      	adds	r7, #20
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bc80      	pop	{r7}
 80009fc:	4770      	bx	lr
	...

08000a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a08:	4a14      	ldr	r2, [pc, #80]	; (8000a5c <_sbrk+0x5c>)
 8000a0a:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <_sbrk+0x60>)
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a14:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <_sbrk+0x64>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d102      	bne.n	8000a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a1c:	4b11      	ldr	r3, [pc, #68]	; (8000a64 <_sbrk+0x64>)
 8000a1e:	4a12      	ldr	r2, [pc, #72]	; (8000a68 <_sbrk+0x68>)
 8000a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a22:	4b10      	ldr	r3, [pc, #64]	; (8000a64 <_sbrk+0x64>)
 8000a24:	681a      	ldr	r2, [r3, #0]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4413      	add	r3, r2
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d207      	bcs.n	8000a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a30:	f002 f85e 	bl	8002af0 <__errno>
 8000a34:	4603      	mov	r3, r0
 8000a36:	220c      	movs	r2, #12
 8000a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3e:	e009      	b.n	8000a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a40:	4b08      	ldr	r3, [pc, #32]	; (8000a64 <_sbrk+0x64>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a46:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <_sbrk+0x64>)
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	4a05      	ldr	r2, [pc, #20]	; (8000a64 <_sbrk+0x64>)
 8000a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a52:	68fb      	ldr	r3, [r7, #12]
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	3718      	adds	r7, #24
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	20005000 	.word	0x20005000
 8000a60:	00000400 	.word	0x00000400
 8000a64:	200000b4 	.word	0x200000b4
 8000a68:	20000298 	.word	0x20000298

08000a6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bc80      	pop	{r7}
 8000a76:	4770      	bx	lr

08000a78 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a7c:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <MX_USART1_UART_Init+0x4c>)
 8000a7e:	4a12      	ldr	r2, [pc, #72]	; (8000ac8 <MX_USART1_UART_Init+0x50>)
 8000a80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <MX_USART1_UART_Init+0x4c>)
 8000a84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	; (8000ac4 <MX_USART1_UART_Init+0x4c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a90:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <MX_USART1_UART_Init+0x4c>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a96:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <MX_USART1_UART_Init+0x4c>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <MX_USART1_UART_Init+0x4c>)
 8000a9e:	220c      	movs	r2, #12
 8000aa0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa2:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <MX_USART1_UART_Init+0x4c>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa8:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <MX_USART1_UART_Init+0x4c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aae:	4805      	ldr	r0, [pc, #20]	; (8000ac4 <MX_USART1_UART_Init+0x4c>)
 8000ab0:	f001 fce8 	bl	8002484 <HAL_UART_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000aba:	f7ff fece 	bl	800085a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	200000b8 	.word	0x200000b8
 8000ac8:	40013800 	.word	0x40013800

08000acc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b088      	sub	sp, #32
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad4:	f107 0310 	add.w	r3, r7, #16
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4a2f      	ldr	r2, [pc, #188]	; (8000ba4 <HAL_UART_MspInit+0xd8>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d157      	bne.n	8000b9c <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aec:	4b2e      	ldr	r3, [pc, #184]	; (8000ba8 <HAL_UART_MspInit+0xdc>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	4a2d      	ldr	r2, [pc, #180]	; (8000ba8 <HAL_UART_MspInit+0xdc>)
 8000af2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af6:	6193      	str	r3, [r2, #24]
 8000af8:	4b2b      	ldr	r3, [pc, #172]	; (8000ba8 <HAL_UART_MspInit+0xdc>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b00:	60fb      	str	r3, [r7, #12]
 8000b02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b04:	4b28      	ldr	r3, [pc, #160]	; (8000ba8 <HAL_UART_MspInit+0xdc>)
 8000b06:	699b      	ldr	r3, [r3, #24]
 8000b08:	4a27      	ldr	r2, [pc, #156]	; (8000ba8 <HAL_UART_MspInit+0xdc>)
 8000b0a:	f043 0304 	orr.w	r3, r3, #4
 8000b0e:	6193      	str	r3, [r2, #24]
 8000b10:	4b25      	ldr	r3, [pc, #148]	; (8000ba8 <HAL_UART_MspInit+0xdc>)
 8000b12:	699b      	ldr	r3, [r3, #24]
 8000b14:	f003 0304 	and.w	r3, r3, #4
 8000b18:	60bb      	str	r3, [r7, #8]
 8000b1a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b22:	2302      	movs	r3, #2
 8000b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b26:	2303      	movs	r3, #3
 8000b28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2a:	f107 0310 	add.w	r3, r7, #16
 8000b2e:	4619      	mov	r1, r3
 8000b30:	481e      	ldr	r0, [pc, #120]	; (8000bac <HAL_UART_MspInit+0xe0>)
 8000b32:	f000 fe5d 	bl	80017f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b44:	f107 0310 	add.w	r3, r7, #16
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4818      	ldr	r0, [pc, #96]	; (8000bac <HAL_UART_MspInit+0xe0>)
 8000b4c:	f000 fe50 	bl	80017f0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000b50:	4b17      	ldr	r3, [pc, #92]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b52:	4a18      	ldr	r2, [pc, #96]	; (8000bb4 <HAL_UART_MspInit+0xe8>)
 8000b54:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b56:	4b16      	ldr	r3, [pc, #88]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b5c:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b62:	4b13      	ldr	r3, [pc, #76]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b64:	2280      	movs	r2, #128	; 0x80
 8000b66:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b68:	4b11      	ldr	r3, [pc, #68]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b6e:	4b10      	ldr	r3, [pc, #64]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000b74:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b7a:	4b0d      	ldr	r3, [pc, #52]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000b80:	480b      	ldr	r0, [pc, #44]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b82:	f000 fcd5 	bl	8001530 <HAL_DMA_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000b8c:	f7ff fe65 	bl	800085a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a07      	ldr	r2, [pc, #28]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b94:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b96:	4a06      	ldr	r2, [pc, #24]	; (8000bb0 <HAL_UART_MspInit+0xe4>)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000b9c:	bf00      	nop
 8000b9e:	3720      	adds	r7, #32
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40013800 	.word	0x40013800
 8000ba8:	40021000 	.word	0x40021000
 8000bac:	40010800 	.word	0x40010800
 8000bb0:	20000100 	.word	0x20000100
 8000bb4:	40020058 	.word	0x40020058

08000bb8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bb8:	f7ff ff58 	bl	8000a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bbc:	480b      	ldr	r0, [pc, #44]	; (8000bec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000bbe:	490c      	ldr	r1, [pc, #48]	; (8000bf0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000bc0:	4a0c      	ldr	r2, [pc, #48]	; (8000bf4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000bc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bc4:	e002      	b.n	8000bcc <LoopCopyDataInit>

08000bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bca:	3304      	adds	r3, #4

08000bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd0:	d3f9      	bcc.n	8000bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bd2:	4a09      	ldr	r2, [pc, #36]	; (8000bf8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000bd4:	4c09      	ldr	r4, [pc, #36]	; (8000bfc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bd8:	e001      	b.n	8000bde <LoopFillZerobss>

08000bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bdc:	3204      	adds	r2, #4

08000bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be0:	d3fb      	bcc.n	8000bda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000be2:	f001 ff8b 	bl	8002afc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000be6:	f7ff fdab 	bl	8000740 <main>
  bx lr
 8000bea:	4770      	bx	lr
  ldr r0, =_sdata
 8000bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000bf4:	08003748 	.word	0x08003748
  ldr r2, =_sbss
 8000bf8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bfc:	20000294 	.word	0x20000294

08000c00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c00:	e7fe      	b.n	8000c00 <ADC1_2_IRQHandler>
	...

08000c04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <HAL_Init+0x28>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <HAL_Init+0x28>)
 8000c0e:	f043 0310 	orr.w	r3, r3, #16
 8000c12:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c14:	2003      	movs	r0, #3
 8000c16:	f000 fc49 	bl	80014ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c1a:	200f      	movs	r0, #15
 8000c1c:	f000 f808 	bl	8000c30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c20:	f7ff fe20 	bl	8000864 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40022000 	.word	0x40022000

08000c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c38:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <HAL_InitTick+0x54>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <HAL_InitTick+0x58>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 fc61 	bl	8001516 <HAL_SYSTICK_Config>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e00e      	b.n	8000c7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2b0f      	cmp	r3, #15
 8000c62:	d80a      	bhi.n	8000c7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c64:	2200      	movs	r2, #0
 8000c66:	6879      	ldr	r1, [r7, #4]
 8000c68:	f04f 30ff 	mov.w	r0, #4294967295
 8000c6c:	f000 fc29 	bl	80014c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c70:	4a06      	ldr	r2, [pc, #24]	; (8000c8c <HAL_InitTick+0x5c>)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c76:	2300      	movs	r3, #0
 8000c78:	e000      	b.n	8000c7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000008 	.word	0x20000008
 8000c8c:	20000004 	.word	0x20000004

08000c90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c94:	4b05      	ldr	r3, [pc, #20]	; (8000cac <HAL_IncTick+0x1c>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <HAL_IncTick+0x20>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	4a03      	ldr	r2, [pc, #12]	; (8000cb0 <HAL_IncTick+0x20>)
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	20000008 	.word	0x20000008
 8000cb0:	20000144 	.word	0x20000144

08000cb4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb8:	4b02      	ldr	r3, [pc, #8]	; (8000cc4 <HAL_GetTick+0x10>)
 8000cba:	681b      	ldr	r3, [r3, #0]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bc80      	pop	{r7}
 8000cc2:	4770      	bx	lr
 8000cc4:	20000144 	.word	0x20000144

08000cc8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d101      	bne.n	8000cea <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e0be      	b.n	8000e68 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d109      	bne.n	8000d0c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2200      	movs	r2, #0
 8000d02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f7ff fc40 	bl	800058c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f000 fabf 	bl	8001290 <ADC_ConversionStop_Disable>
 8000d12:	4603      	mov	r3, r0
 8000d14:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d1a:	f003 0310 	and.w	r3, r3, #16
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	f040 8099 	bne.w	8000e56 <HAL_ADC_Init+0x18e>
 8000d24:	7dfb      	ldrb	r3, [r7, #23]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	f040 8095 	bne.w	8000e56 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d30:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000d34:	f023 0302 	bic.w	r3, r3, #2
 8000d38:	f043 0202 	orr.w	r2, r3, #2
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d48:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	7b1b      	ldrb	r3, [r3, #12]
 8000d4e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d50:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	689b      	ldr	r3, [r3, #8]
 8000d5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d60:	d003      	beq.n	8000d6a <HAL_ADC_Init+0xa2>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d102      	bne.n	8000d70 <HAL_ADC_Init+0xa8>
 8000d6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d6e:	e000      	b.n	8000d72 <HAL_ADC_Init+0xaa>
 8000d70:	2300      	movs	r3, #0
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	7d1b      	ldrb	r3, [r3, #20]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d119      	bne.n	8000db4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	7b1b      	ldrb	r3, [r3, #12]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d109      	bne.n	8000d9c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	3b01      	subs	r3, #1
 8000d8e:	035a      	lsls	r2, r3, #13
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	e00b      	b.n	8000db4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000da0:	f043 0220 	orr.w	r2, r3, #32
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dac:	f043 0201 	orr.w	r2, r3, #1
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	689a      	ldr	r2, [r3, #8]
 8000dce:	4b28      	ldr	r3, [pc, #160]	; (8000e70 <HAL_ADC_Init+0x1a8>)
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	6812      	ldr	r2, [r2, #0]
 8000dd6:	68b9      	ldr	r1, [r7, #8]
 8000dd8:	430b      	orrs	r3, r1
 8000dda:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000de4:	d003      	beq.n	8000dee <HAL_ADC_Init+0x126>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d104      	bne.n	8000df8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	691b      	ldr	r3, [r3, #16]
 8000df2:	3b01      	subs	r3, #1
 8000df4:	051b      	lsls	r3, r3, #20
 8000df6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dfe:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	68fa      	ldr	r2, [r7, #12]
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	689a      	ldr	r2, [r3, #8]
 8000e12:	4b18      	ldr	r3, [pc, #96]	; (8000e74 <HAL_ADC_Init+0x1ac>)
 8000e14:	4013      	ands	r3, r2
 8000e16:	68ba      	ldr	r2, [r7, #8]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d10b      	bne.n	8000e34 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2200      	movs	r2, #0
 8000e20:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e26:	f023 0303 	bic.w	r3, r3, #3
 8000e2a:	f043 0201 	orr.w	r2, r3, #1
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e32:	e018      	b.n	8000e66 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e38:	f023 0312 	bic.w	r3, r3, #18
 8000e3c:	f043 0210 	orr.w	r2, r3, #16
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e48:	f043 0201 	orr.w	r2, r3, #1
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000e50:	2301      	movs	r3, #1
 8000e52:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e54:	e007      	b.n	8000e66 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e5a:	f043 0210 	orr.w	r2, r3, #16
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	ffe1f7fd 	.word	0xffe1f7fd
 8000e74:	ff1f0efe 	.word	0xff1f0efe

08000e78 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e80:	2300      	movs	r3, #0
 8000e82:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d101      	bne.n	8000e92 <HAL_ADC_Start+0x1a>
 8000e8e:	2302      	movs	r3, #2
 8000e90:	e098      	b.n	8000fc4 <HAL_ADC_Start+0x14c>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2201      	movs	r2, #1
 8000e96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f000 f99e 	bl	80011dc <ADC_Enable>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000ea4:	7bfb      	ldrb	r3, [r7, #15]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	f040 8087 	bne.w	8000fba <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000eb4:	f023 0301 	bic.w	r3, r3, #1
 8000eb8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a41      	ldr	r2, [pc, #260]	; (8000fcc <HAL_ADC_Start+0x154>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d105      	bne.n	8000ed6 <HAL_ADC_Start+0x5e>
 8000eca:	4b41      	ldr	r3, [pc, #260]	; (8000fd0 <HAL_ADC_Start+0x158>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d115      	bne.n	8000f02 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eda:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d026      	beq.n	8000f3e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ef8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f00:	e01d      	b.n	8000f3e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f06:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a2f      	ldr	r2, [pc, #188]	; (8000fd0 <HAL_ADC_Start+0x158>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d004      	beq.n	8000f22 <HAL_ADC_Start+0xaa>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a2b      	ldr	r2, [pc, #172]	; (8000fcc <HAL_ADC_Start+0x154>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d10d      	bne.n	8000f3e <HAL_ADC_Start+0xc6>
 8000f22:	4b2b      	ldr	r3, [pc, #172]	; (8000fd0 <HAL_ADC_Start+0x158>)
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d007      	beq.n	8000f3e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f32:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f36:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d006      	beq.n	8000f58 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f4e:	f023 0206 	bic.w	r2, r3, #6
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f56:	e002      	b.n	8000f5e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2200      	movs	r2, #0
 8000f62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f06f 0202 	mvn.w	r2, #2
 8000f6e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000f7a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000f7e:	d113      	bne.n	8000fa8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000f84:	4a11      	ldr	r2, [pc, #68]	; (8000fcc <HAL_ADC_Start+0x154>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d105      	bne.n	8000f96 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000f8a:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <HAL_ADC_Start+0x158>)
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d108      	bne.n	8000fa8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	689a      	ldr	r2, [r3, #8]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	e00c      	b.n	8000fc2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	689a      	ldr	r2, [r3, #8]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	e003      	b.n	8000fc2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40012800 	.word	0x40012800
 8000fd0:	40012400 	.word	0x40012400

08000fd4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr

08000fec <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001004:	2b01      	cmp	r3, #1
 8001006:	d101      	bne.n	800100c <HAL_ADC_ConfigChannel+0x20>
 8001008:	2302      	movs	r3, #2
 800100a:	e0dc      	b.n	80011c6 <HAL_ADC_ConfigChannel+0x1da>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2201      	movs	r2, #1
 8001010:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	2b06      	cmp	r3, #6
 800101a:	d81c      	bhi.n	8001056 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685a      	ldr	r2, [r3, #4]
 8001026:	4613      	mov	r3, r2
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	4413      	add	r3, r2
 800102c:	3b05      	subs	r3, #5
 800102e:	221f      	movs	r2, #31
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	4019      	ands	r1, r3
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	6818      	ldr	r0, [r3, #0]
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685a      	ldr	r2, [r3, #4]
 8001040:	4613      	mov	r3, r2
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	4413      	add	r3, r2
 8001046:	3b05      	subs	r3, #5
 8001048:	fa00 f203 	lsl.w	r2, r0, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	430a      	orrs	r2, r1
 8001052:	635a      	str	r2, [r3, #52]	; 0x34
 8001054:	e03c      	b.n	80010d0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	2b0c      	cmp	r3, #12
 800105c:	d81c      	bhi.n	8001098 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685a      	ldr	r2, [r3, #4]
 8001068:	4613      	mov	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	3b23      	subs	r3, #35	; 0x23
 8001070:	221f      	movs	r2, #31
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	43db      	mvns	r3, r3
 8001078:	4019      	ands	r1, r3
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	6818      	ldr	r0, [r3, #0]
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685a      	ldr	r2, [r3, #4]
 8001082:	4613      	mov	r3, r2
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	4413      	add	r3, r2
 8001088:	3b23      	subs	r3, #35	; 0x23
 800108a:	fa00 f203 	lsl.w	r2, r0, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	430a      	orrs	r2, r1
 8001094:	631a      	str	r2, [r3, #48]	; 0x30
 8001096:	e01b      	b.n	80010d0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685a      	ldr	r2, [r3, #4]
 80010a2:	4613      	mov	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	4413      	add	r3, r2
 80010a8:	3b41      	subs	r3, #65	; 0x41
 80010aa:	221f      	movs	r2, #31
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	43db      	mvns	r3, r3
 80010b2:	4019      	ands	r1, r3
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	6818      	ldr	r0, [r3, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685a      	ldr	r2, [r3, #4]
 80010bc:	4613      	mov	r3, r2
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	4413      	add	r3, r2
 80010c2:	3b41      	subs	r3, #65	; 0x41
 80010c4:	fa00 f203 	lsl.w	r2, r0, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	430a      	orrs	r2, r1
 80010ce:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b09      	cmp	r3, #9
 80010d6:	d91c      	bls.n	8001112 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	68d9      	ldr	r1, [r3, #12]
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	4613      	mov	r3, r2
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	4413      	add	r3, r2
 80010e8:	3b1e      	subs	r3, #30
 80010ea:	2207      	movs	r2, #7
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	4019      	ands	r1, r3
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	6898      	ldr	r0, [r3, #8]
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4613      	mov	r3, r2
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	4413      	add	r3, r2
 8001102:	3b1e      	subs	r3, #30
 8001104:	fa00 f203 	lsl.w	r2, r0, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	430a      	orrs	r2, r1
 800110e:	60da      	str	r2, [r3, #12]
 8001110:	e019      	b.n	8001146 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	6919      	ldr	r1, [r3, #16]
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4613      	mov	r3, r2
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	4413      	add	r3, r2
 8001122:	2207      	movs	r2, #7
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	4019      	ands	r1, r3
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	6898      	ldr	r0, [r3, #8]
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	4613      	mov	r3, r2
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	4413      	add	r3, r2
 800113a:	fa00 f203 	lsl.w	r2, r0, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	430a      	orrs	r2, r1
 8001144:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b10      	cmp	r3, #16
 800114c:	d003      	beq.n	8001156 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001152:	2b11      	cmp	r3, #17
 8001154:	d132      	bne.n	80011bc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a1d      	ldr	r2, [pc, #116]	; (80011d0 <HAL_ADC_ConfigChannel+0x1e4>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d125      	bne.n	80011ac <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d126      	bne.n	80011bc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	689a      	ldr	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800117c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2b10      	cmp	r3, #16
 8001184:	d11a      	bne.n	80011bc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001186:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a13      	ldr	r2, [pc, #76]	; (80011d8 <HAL_ADC_ConfigChannel+0x1ec>)
 800118c:	fba2 2303 	umull	r2, r3, r2, r3
 8001190:	0c9a      	lsrs	r2, r3, #18
 8001192:	4613      	mov	r3, r2
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	4413      	add	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800119c:	e002      	b.n	80011a4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	3b01      	subs	r3, #1
 80011a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d1f9      	bne.n	800119e <HAL_ADC_ConfigChannel+0x1b2>
 80011aa:	e007      	b.n	80011bc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011b0:	f043 0220 	orr.w	r2, r3, #32
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3714      	adds	r7, #20
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr
 80011d0:	40012400 	.word	0x40012400
 80011d4:	20000000 	.word	0x20000000
 80011d8:	431bde83 	.word	0x431bde83

080011dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d040      	beq.n	800127c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	689a      	ldr	r2, [r3, #8]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f042 0201 	orr.w	r2, r2, #1
 8001208:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800120a:	4b1f      	ldr	r3, [pc, #124]	; (8001288 <ADC_Enable+0xac>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a1f      	ldr	r2, [pc, #124]	; (800128c <ADC_Enable+0xb0>)
 8001210:	fba2 2303 	umull	r2, r3, r2, r3
 8001214:	0c9b      	lsrs	r3, r3, #18
 8001216:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001218:	e002      	b.n	8001220 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	3b01      	subs	r3, #1
 800121e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d1f9      	bne.n	800121a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001226:	f7ff fd45 	bl	8000cb4 <HAL_GetTick>
 800122a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800122c:	e01f      	b.n	800126e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800122e:	f7ff fd41 	bl	8000cb4 <HAL_GetTick>
 8001232:	4602      	mov	r2, r0
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	2b02      	cmp	r3, #2
 800123a:	d918      	bls.n	800126e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	2b01      	cmp	r3, #1
 8001248:	d011      	beq.n	800126e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800124e:	f043 0210 	orr.w	r2, r3, #16
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800125a:	f043 0201 	orr.w	r2, r3, #1
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2200      	movs	r2, #0
 8001266:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e007      	b.n	800127e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	2b01      	cmp	r3, #1
 800127a:	d1d8      	bne.n	800122e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000000 	.word	0x20000000
 800128c:	431bde83 	.word	0x431bde83

08001290 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001298:	2300      	movs	r3, #0
 800129a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d12e      	bne.n	8001308 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f022 0201 	bic.w	r2, r2, #1
 80012b8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80012ba:	f7ff fcfb 	bl	8000cb4 <HAL_GetTick>
 80012be:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80012c0:	e01b      	b.n	80012fa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80012c2:	f7ff fcf7 	bl	8000cb4 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d914      	bls.n	80012fa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d10d      	bne.n	80012fa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012e2:	f043 0210 	orr.w	r2, r3, #16
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ee:	f043 0201 	orr.w	r2, r3, #1
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e007      	b.n	800130a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f003 0301 	and.w	r3, r3, #1
 8001304:	2b01      	cmp	r3, #1
 8001306:	d0dc      	beq.n	80012c2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001324:	4b0c      	ldr	r3, [pc, #48]	; (8001358 <__NVIC_SetPriorityGrouping+0x44>)
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800132a:	68ba      	ldr	r2, [r7, #8]
 800132c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001330:	4013      	ands	r3, r2
 8001332:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800133c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001340:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001344:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001346:	4a04      	ldr	r2, [pc, #16]	; (8001358 <__NVIC_SetPriorityGrouping+0x44>)
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	60d3      	str	r3, [r2, #12]
}
 800134c:	bf00      	nop
 800134e:	3714      	adds	r7, #20
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	e000ed00 	.word	0xe000ed00

0800135c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001360:	4b04      	ldr	r3, [pc, #16]	; (8001374 <__NVIC_GetPriorityGrouping+0x18>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	0a1b      	lsrs	r3, r3, #8
 8001366:	f003 0307 	and.w	r3, r3, #7
}
 800136a:	4618      	mov	r0, r3
 800136c:	46bd      	mov	sp, r7
 800136e:	bc80      	pop	{r7}
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001386:	2b00      	cmp	r3, #0
 8001388:	db0b      	blt.n	80013a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	f003 021f 	and.w	r2, r3, #31
 8001390:	4906      	ldr	r1, [pc, #24]	; (80013ac <__NVIC_EnableIRQ+0x34>)
 8001392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001396:	095b      	lsrs	r3, r3, #5
 8001398:	2001      	movs	r0, #1
 800139a:	fa00 f202 	lsl.w	r2, r0, r2
 800139e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr
 80013ac:	e000e100 	.word	0xe000e100

080013b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	6039      	str	r1, [r7, #0]
 80013ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	db0a      	blt.n	80013da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	490c      	ldr	r1, [pc, #48]	; (80013fc <__NVIC_SetPriority+0x4c>)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	0112      	lsls	r2, r2, #4
 80013d0:	b2d2      	uxtb	r2, r2
 80013d2:	440b      	add	r3, r1
 80013d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013d8:	e00a      	b.n	80013f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	4908      	ldr	r1, [pc, #32]	; (8001400 <__NVIC_SetPriority+0x50>)
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	f003 030f 	and.w	r3, r3, #15
 80013e6:	3b04      	subs	r3, #4
 80013e8:	0112      	lsls	r2, r2, #4
 80013ea:	b2d2      	uxtb	r2, r2
 80013ec:	440b      	add	r3, r1
 80013ee:	761a      	strb	r2, [r3, #24]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000e100 	.word	0xe000e100
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001404:	b480      	push	{r7}
 8001406:	b089      	sub	sp, #36	; 0x24
 8001408:	af00      	add	r7, sp, #0
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	60b9      	str	r1, [r7, #8]
 800140e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	f1c3 0307 	rsb	r3, r3, #7
 800141e:	2b04      	cmp	r3, #4
 8001420:	bf28      	it	cs
 8001422:	2304      	movcs	r3, #4
 8001424:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	3304      	adds	r3, #4
 800142a:	2b06      	cmp	r3, #6
 800142c:	d902      	bls.n	8001434 <NVIC_EncodePriority+0x30>
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3b03      	subs	r3, #3
 8001432:	e000      	b.n	8001436 <NVIC_EncodePriority+0x32>
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001438:	f04f 32ff 	mov.w	r2, #4294967295
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43da      	mvns	r2, r3
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	401a      	ands	r2, r3
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800144c:	f04f 31ff 	mov.w	r1, #4294967295
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	fa01 f303 	lsl.w	r3, r1, r3
 8001456:	43d9      	mvns	r1, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800145c:	4313      	orrs	r3, r2
         );
}
 800145e:	4618      	mov	r0, r3
 8001460:	3724      	adds	r7, #36	; 0x24
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr

08001468 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001478:	d301      	bcc.n	800147e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800147a:	2301      	movs	r3, #1
 800147c:	e00f      	b.n	800149e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800147e:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <SysTick_Config+0x40>)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3b01      	subs	r3, #1
 8001484:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001486:	210f      	movs	r1, #15
 8001488:	f04f 30ff 	mov.w	r0, #4294967295
 800148c:	f7ff ff90 	bl	80013b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001490:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <SysTick_Config+0x40>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001496:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <SysTick_Config+0x40>)
 8001498:	2207      	movs	r2, #7
 800149a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800149c:	2300      	movs	r3, #0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	e000e010 	.word	0xe000e010

080014ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff ff2d 	bl	8001314 <__NVIC_SetPriorityGrouping>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b086      	sub	sp, #24
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4603      	mov	r3, r0
 80014ca:	60b9      	str	r1, [r7, #8]
 80014cc:	607a      	str	r2, [r7, #4]
 80014ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014d4:	f7ff ff42 	bl	800135c <__NVIC_GetPriorityGrouping>
 80014d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	68b9      	ldr	r1, [r7, #8]
 80014de:	6978      	ldr	r0, [r7, #20]
 80014e0:	f7ff ff90 	bl	8001404 <NVIC_EncodePriority>
 80014e4:	4602      	mov	r2, r0
 80014e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ea:	4611      	mov	r1, r2
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff ff5f 	bl	80013b0 <__NVIC_SetPriority>
}
 80014f2:	bf00      	nop
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	4603      	mov	r3, r0
 8001502:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff ff35 	bl	8001378 <__NVIC_EnableIRQ>
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b082      	sub	sp, #8
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff ffa2 	bl	8001468 <SysTick_Config>
 8001524:	4603      	mov	r3, r0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d101      	bne.n	8001546 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e043      	b.n	80015ce <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	461a      	mov	r2, r3
 800154c:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <HAL_DMA_Init+0xa8>)
 800154e:	4413      	add	r3, r2
 8001550:	4a22      	ldr	r2, [pc, #136]	; (80015dc <HAL_DMA_Init+0xac>)
 8001552:	fba2 2303 	umull	r2, r3, r2, r3
 8001556:	091b      	lsrs	r3, r3, #4
 8001558:	009a      	lsls	r2, r3, #2
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a1f      	ldr	r2, [pc, #124]	; (80015e0 <HAL_DMA_Init+0xb0>)
 8001562:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2202      	movs	r2, #2
 8001568:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800157a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800157e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001588:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001594:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	695b      	ldr	r3, [r3, #20]
 800159a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2201      	movs	r2, #1
 80015c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr
 80015d8:	bffdfff8 	.word	0xbffdfff8
 80015dc:	cccccccd 	.word	0xcccccccd
 80015e0:	40020000 	.word	0x40020000

080015e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001600:	2204      	movs	r2, #4
 8001602:	409a      	lsls	r2, r3
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	4013      	ands	r3, r2
 8001608:	2b00      	cmp	r3, #0
 800160a:	d04f      	beq.n	80016ac <HAL_DMA_IRQHandler+0xc8>
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	f003 0304 	and.w	r3, r3, #4
 8001612:	2b00      	cmp	r3, #0
 8001614:	d04a      	beq.n	80016ac <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0320 	and.w	r3, r3, #32
 8001620:	2b00      	cmp	r3, #0
 8001622:	d107      	bne.n	8001634 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 0204 	bic.w	r2, r2, #4
 8001632:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a66      	ldr	r2, [pc, #408]	; (80017d4 <HAL_DMA_IRQHandler+0x1f0>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d029      	beq.n	8001692 <HAL_DMA_IRQHandler+0xae>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a65      	ldr	r2, [pc, #404]	; (80017d8 <HAL_DMA_IRQHandler+0x1f4>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d022      	beq.n	800168e <HAL_DMA_IRQHandler+0xaa>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a63      	ldr	r2, [pc, #396]	; (80017dc <HAL_DMA_IRQHandler+0x1f8>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d01a      	beq.n	8001688 <HAL_DMA_IRQHandler+0xa4>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a62      	ldr	r2, [pc, #392]	; (80017e0 <HAL_DMA_IRQHandler+0x1fc>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d012      	beq.n	8001682 <HAL_DMA_IRQHandler+0x9e>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a60      	ldr	r2, [pc, #384]	; (80017e4 <HAL_DMA_IRQHandler+0x200>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d00a      	beq.n	800167c <HAL_DMA_IRQHandler+0x98>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a5f      	ldr	r2, [pc, #380]	; (80017e8 <HAL_DMA_IRQHandler+0x204>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d102      	bne.n	8001676 <HAL_DMA_IRQHandler+0x92>
 8001670:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001674:	e00e      	b.n	8001694 <HAL_DMA_IRQHandler+0xb0>
 8001676:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800167a:	e00b      	b.n	8001694 <HAL_DMA_IRQHandler+0xb0>
 800167c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001680:	e008      	b.n	8001694 <HAL_DMA_IRQHandler+0xb0>
 8001682:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001686:	e005      	b.n	8001694 <HAL_DMA_IRQHandler+0xb0>
 8001688:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800168c:	e002      	b.n	8001694 <HAL_DMA_IRQHandler+0xb0>
 800168e:	2340      	movs	r3, #64	; 0x40
 8001690:	e000      	b.n	8001694 <HAL_DMA_IRQHandler+0xb0>
 8001692:	2304      	movs	r3, #4
 8001694:	4a55      	ldr	r2, [pc, #340]	; (80017ec <HAL_DMA_IRQHandler+0x208>)
 8001696:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800169c:	2b00      	cmp	r3, #0
 800169e:	f000 8094 	beq.w	80017ca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80016aa:	e08e      	b.n	80017ca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b0:	2202      	movs	r2, #2
 80016b2:	409a      	lsls	r2, r3
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	4013      	ands	r3, r2
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d056      	beq.n	800176a <HAL_DMA_IRQHandler+0x186>
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d051      	beq.n	800176a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0320 	and.w	r3, r3, #32
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d10b      	bne.n	80016ec <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f022 020a 	bic.w	r2, r2, #10
 80016e2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2201      	movs	r2, #1
 80016e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a38      	ldr	r2, [pc, #224]	; (80017d4 <HAL_DMA_IRQHandler+0x1f0>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d029      	beq.n	800174a <HAL_DMA_IRQHandler+0x166>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a37      	ldr	r2, [pc, #220]	; (80017d8 <HAL_DMA_IRQHandler+0x1f4>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d022      	beq.n	8001746 <HAL_DMA_IRQHandler+0x162>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a35      	ldr	r2, [pc, #212]	; (80017dc <HAL_DMA_IRQHandler+0x1f8>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d01a      	beq.n	8001740 <HAL_DMA_IRQHandler+0x15c>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a34      	ldr	r2, [pc, #208]	; (80017e0 <HAL_DMA_IRQHandler+0x1fc>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d012      	beq.n	800173a <HAL_DMA_IRQHandler+0x156>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a32      	ldr	r2, [pc, #200]	; (80017e4 <HAL_DMA_IRQHandler+0x200>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d00a      	beq.n	8001734 <HAL_DMA_IRQHandler+0x150>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a31      	ldr	r2, [pc, #196]	; (80017e8 <HAL_DMA_IRQHandler+0x204>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d102      	bne.n	800172e <HAL_DMA_IRQHandler+0x14a>
 8001728:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800172c:	e00e      	b.n	800174c <HAL_DMA_IRQHandler+0x168>
 800172e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001732:	e00b      	b.n	800174c <HAL_DMA_IRQHandler+0x168>
 8001734:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001738:	e008      	b.n	800174c <HAL_DMA_IRQHandler+0x168>
 800173a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800173e:	e005      	b.n	800174c <HAL_DMA_IRQHandler+0x168>
 8001740:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001744:	e002      	b.n	800174c <HAL_DMA_IRQHandler+0x168>
 8001746:	2320      	movs	r3, #32
 8001748:	e000      	b.n	800174c <HAL_DMA_IRQHandler+0x168>
 800174a:	2302      	movs	r3, #2
 800174c:	4a27      	ldr	r2, [pc, #156]	; (80017ec <HAL_DMA_IRQHandler+0x208>)
 800174e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175c:	2b00      	cmp	r3, #0
 800175e:	d034      	beq.n	80017ca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001768:	e02f      	b.n	80017ca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	2208      	movs	r2, #8
 8001770:	409a      	lsls	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4013      	ands	r3, r2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d028      	beq.n	80017cc <HAL_DMA_IRQHandler+0x1e8>
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	f003 0308 	and.w	r3, r3, #8
 8001780:	2b00      	cmp	r3, #0
 8001782:	d023      	beq.n	80017cc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f022 020e 	bic.w	r2, r2, #14
 8001792:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800179c:	2101      	movs	r1, #1
 800179e:	fa01 f202 	lsl.w	r2, r1, r2
 80017a2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2201      	movs	r2, #1
 80017a8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2201      	movs	r2, #1
 80017ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d004      	beq.n	80017cc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	4798      	blx	r3
    }
  }
  return;
 80017ca:	bf00      	nop
 80017cc:	bf00      	nop
}
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40020008 	.word	0x40020008
 80017d8:	4002001c 	.word	0x4002001c
 80017dc:	40020030 	.word	0x40020030
 80017e0:	40020044 	.word	0x40020044
 80017e4:	40020058 	.word	0x40020058
 80017e8:	4002006c 	.word	0x4002006c
 80017ec:	40020000 	.word	0x40020000

080017f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b08b      	sub	sp, #44	; 0x2c
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017fa:	2300      	movs	r3, #0
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017fe:	2300      	movs	r3, #0
 8001800:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001802:	e169      	b.n	8001ad8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001804:	2201      	movs	r2, #1
 8001806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	69fa      	ldr	r2, [r7, #28]
 8001814:	4013      	ands	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	429a      	cmp	r2, r3
 800181e:	f040 8158 	bne.w	8001ad2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	4a9a      	ldr	r2, [pc, #616]	; (8001a90 <HAL_GPIO_Init+0x2a0>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d05e      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 800182c:	4a98      	ldr	r2, [pc, #608]	; (8001a90 <HAL_GPIO_Init+0x2a0>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d875      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 8001832:	4a98      	ldr	r2, [pc, #608]	; (8001a94 <HAL_GPIO_Init+0x2a4>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d058      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 8001838:	4a96      	ldr	r2, [pc, #600]	; (8001a94 <HAL_GPIO_Init+0x2a4>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d86f      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 800183e:	4a96      	ldr	r2, [pc, #600]	; (8001a98 <HAL_GPIO_Init+0x2a8>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d052      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 8001844:	4a94      	ldr	r2, [pc, #592]	; (8001a98 <HAL_GPIO_Init+0x2a8>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d869      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 800184a:	4a94      	ldr	r2, [pc, #592]	; (8001a9c <HAL_GPIO_Init+0x2ac>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d04c      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 8001850:	4a92      	ldr	r2, [pc, #584]	; (8001a9c <HAL_GPIO_Init+0x2ac>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d863      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 8001856:	4a92      	ldr	r2, [pc, #584]	; (8001aa0 <HAL_GPIO_Init+0x2b0>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d046      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 800185c:	4a90      	ldr	r2, [pc, #576]	; (8001aa0 <HAL_GPIO_Init+0x2b0>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d85d      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 8001862:	2b12      	cmp	r3, #18
 8001864:	d82a      	bhi.n	80018bc <HAL_GPIO_Init+0xcc>
 8001866:	2b12      	cmp	r3, #18
 8001868:	d859      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 800186a:	a201      	add	r2, pc, #4	; (adr r2, 8001870 <HAL_GPIO_Init+0x80>)
 800186c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001870:	080018eb 	.word	0x080018eb
 8001874:	080018c5 	.word	0x080018c5
 8001878:	080018d7 	.word	0x080018d7
 800187c:	08001919 	.word	0x08001919
 8001880:	0800191f 	.word	0x0800191f
 8001884:	0800191f 	.word	0x0800191f
 8001888:	0800191f 	.word	0x0800191f
 800188c:	0800191f 	.word	0x0800191f
 8001890:	0800191f 	.word	0x0800191f
 8001894:	0800191f 	.word	0x0800191f
 8001898:	0800191f 	.word	0x0800191f
 800189c:	0800191f 	.word	0x0800191f
 80018a0:	0800191f 	.word	0x0800191f
 80018a4:	0800191f 	.word	0x0800191f
 80018a8:	0800191f 	.word	0x0800191f
 80018ac:	0800191f 	.word	0x0800191f
 80018b0:	0800191f 	.word	0x0800191f
 80018b4:	080018cd 	.word	0x080018cd
 80018b8:	080018e1 	.word	0x080018e1
 80018bc:	4a79      	ldr	r2, [pc, #484]	; (8001aa4 <HAL_GPIO_Init+0x2b4>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d013      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018c2:	e02c      	b.n	800191e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	623b      	str	r3, [r7, #32]
          break;
 80018ca:	e029      	b.n	8001920 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	3304      	adds	r3, #4
 80018d2:	623b      	str	r3, [r7, #32]
          break;
 80018d4:	e024      	b.n	8001920 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	3308      	adds	r3, #8
 80018dc:	623b      	str	r3, [r7, #32]
          break;
 80018de:	e01f      	b.n	8001920 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	330c      	adds	r3, #12
 80018e6:	623b      	str	r3, [r7, #32]
          break;
 80018e8:	e01a      	b.n	8001920 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d102      	bne.n	80018f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018f2:	2304      	movs	r3, #4
 80018f4:	623b      	str	r3, [r7, #32]
          break;
 80018f6:	e013      	b.n	8001920 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d105      	bne.n	800190c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001900:	2308      	movs	r3, #8
 8001902:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69fa      	ldr	r2, [r7, #28]
 8001908:	611a      	str	r2, [r3, #16]
          break;
 800190a:	e009      	b.n	8001920 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800190c:	2308      	movs	r3, #8
 800190e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	69fa      	ldr	r2, [r7, #28]
 8001914:	615a      	str	r2, [r3, #20]
          break;
 8001916:	e003      	b.n	8001920 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001918:	2300      	movs	r3, #0
 800191a:	623b      	str	r3, [r7, #32]
          break;
 800191c:	e000      	b.n	8001920 <HAL_GPIO_Init+0x130>
          break;
 800191e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	2bff      	cmp	r3, #255	; 0xff
 8001924:	d801      	bhi.n	800192a <HAL_GPIO_Init+0x13a>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	e001      	b.n	800192e <HAL_GPIO_Init+0x13e>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3304      	adds	r3, #4
 800192e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	2bff      	cmp	r3, #255	; 0xff
 8001934:	d802      	bhi.n	800193c <HAL_GPIO_Init+0x14c>
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	e002      	b.n	8001942 <HAL_GPIO_Init+0x152>
 800193c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193e:	3b08      	subs	r3, #8
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	210f      	movs	r1, #15
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	fa01 f303 	lsl.w	r3, r1, r3
 8001950:	43db      	mvns	r3, r3
 8001952:	401a      	ands	r2, r3
 8001954:	6a39      	ldr	r1, [r7, #32]
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	fa01 f303 	lsl.w	r3, r1, r3
 800195c:	431a      	orrs	r2, r3
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196a:	2b00      	cmp	r3, #0
 800196c:	f000 80b1 	beq.w	8001ad2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001970:	4b4d      	ldr	r3, [pc, #308]	; (8001aa8 <HAL_GPIO_Init+0x2b8>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	4a4c      	ldr	r2, [pc, #304]	; (8001aa8 <HAL_GPIO_Init+0x2b8>)
 8001976:	f043 0301 	orr.w	r3, r3, #1
 800197a:	6193      	str	r3, [r2, #24]
 800197c:	4b4a      	ldr	r3, [pc, #296]	; (8001aa8 <HAL_GPIO_Init+0x2b8>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001988:	4a48      	ldr	r2, [pc, #288]	; (8001aac <HAL_GPIO_Init+0x2bc>)
 800198a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800198c:	089b      	lsrs	r3, r3, #2
 800198e:	3302      	adds	r3, #2
 8001990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001994:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	220f      	movs	r2, #15
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	4013      	ands	r3, r2
 80019aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a40      	ldr	r2, [pc, #256]	; (8001ab0 <HAL_GPIO_Init+0x2c0>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d013      	beq.n	80019dc <HAL_GPIO_Init+0x1ec>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a3f      	ldr	r2, [pc, #252]	; (8001ab4 <HAL_GPIO_Init+0x2c4>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d00d      	beq.n	80019d8 <HAL_GPIO_Init+0x1e8>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a3e      	ldr	r2, [pc, #248]	; (8001ab8 <HAL_GPIO_Init+0x2c8>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d007      	beq.n	80019d4 <HAL_GPIO_Init+0x1e4>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a3d      	ldr	r2, [pc, #244]	; (8001abc <HAL_GPIO_Init+0x2cc>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d101      	bne.n	80019d0 <HAL_GPIO_Init+0x1e0>
 80019cc:	2303      	movs	r3, #3
 80019ce:	e006      	b.n	80019de <HAL_GPIO_Init+0x1ee>
 80019d0:	2304      	movs	r3, #4
 80019d2:	e004      	b.n	80019de <HAL_GPIO_Init+0x1ee>
 80019d4:	2302      	movs	r3, #2
 80019d6:	e002      	b.n	80019de <HAL_GPIO_Init+0x1ee>
 80019d8:	2301      	movs	r3, #1
 80019da:	e000      	b.n	80019de <HAL_GPIO_Init+0x1ee>
 80019dc:	2300      	movs	r3, #0
 80019de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019e0:	f002 0203 	and.w	r2, r2, #3
 80019e4:	0092      	lsls	r2, r2, #2
 80019e6:	4093      	lsls	r3, r2
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019ee:	492f      	ldr	r1, [pc, #188]	; (8001aac <HAL_GPIO_Init+0x2bc>)
 80019f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f2:	089b      	lsrs	r3, r3, #2
 80019f4:	3302      	adds	r3, #2
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d006      	beq.n	8001a16 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a08:	4b2d      	ldr	r3, [pc, #180]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a0a:	689a      	ldr	r2, [r3, #8]
 8001a0c:	492c      	ldr	r1, [pc, #176]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	608b      	str	r3, [r1, #8]
 8001a14:	e006      	b.n	8001a24 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a16:	4b2a      	ldr	r3, [pc, #168]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a18:	689a      	ldr	r2, [r3, #8]
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	4928      	ldr	r1, [pc, #160]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a20:	4013      	ands	r3, r2
 8001a22:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d006      	beq.n	8001a3e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a30:	4b23      	ldr	r3, [pc, #140]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a32:	68da      	ldr	r2, [r3, #12]
 8001a34:	4922      	ldr	r1, [pc, #136]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	60cb      	str	r3, [r1, #12]
 8001a3c:	e006      	b.n	8001a4c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a3e:	4b20      	ldr	r3, [pc, #128]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a40:	68da      	ldr	r2, [r3, #12]
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	43db      	mvns	r3, r3
 8001a46:	491e      	ldr	r1, [pc, #120]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d006      	beq.n	8001a66 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a58:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a5a:	685a      	ldr	r2, [r3, #4]
 8001a5c:	4918      	ldr	r1, [pc, #96]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	604b      	str	r3, [r1, #4]
 8001a64:	e006      	b.n	8001a74 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a68:	685a      	ldr	r2, [r3, #4]
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	4914      	ldr	r1, [pc, #80]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a70:	4013      	ands	r3, r2
 8001a72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d021      	beq.n	8001ac4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a80:	4b0f      	ldr	r3, [pc, #60]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	490e      	ldr	r1, [pc, #56]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	600b      	str	r3, [r1, #0]
 8001a8c:	e021      	b.n	8001ad2 <HAL_GPIO_Init+0x2e2>
 8001a8e:	bf00      	nop
 8001a90:	10320000 	.word	0x10320000
 8001a94:	10310000 	.word	0x10310000
 8001a98:	10220000 	.word	0x10220000
 8001a9c:	10210000 	.word	0x10210000
 8001aa0:	10120000 	.word	0x10120000
 8001aa4:	10110000 	.word	0x10110000
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	40010000 	.word	0x40010000
 8001ab0:	40010800 	.word	0x40010800
 8001ab4:	40010c00 	.word	0x40010c00
 8001ab8:	40011000 	.word	0x40011000
 8001abc:	40011400 	.word	0x40011400
 8001ac0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <HAL_GPIO_Init+0x304>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	43db      	mvns	r3, r3
 8001acc:	4909      	ldr	r1, [pc, #36]	; (8001af4 <HAL_GPIO_Init+0x304>)
 8001ace:	4013      	ands	r3, r2
 8001ad0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ade:	fa22 f303 	lsr.w	r3, r2, r3
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	f47f ae8e 	bne.w	8001804 <HAL_GPIO_Init+0x14>
  }
}
 8001ae8:	bf00      	nop
 8001aea:	bf00      	nop
 8001aec:	372c      	adds	r7, #44	; 0x2c
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr
 8001af4:	40010400 	.word	0x40010400

08001af8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e272      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 8087 	beq.w	8001c26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b18:	4b92      	ldr	r3, [pc, #584]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 030c 	and.w	r3, r3, #12
 8001b20:	2b04      	cmp	r3, #4
 8001b22:	d00c      	beq.n	8001b3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b24:	4b8f      	ldr	r3, [pc, #572]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 030c 	and.w	r3, r3, #12
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d112      	bne.n	8001b56 <HAL_RCC_OscConfig+0x5e>
 8001b30:	4b8c      	ldr	r3, [pc, #560]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b3c:	d10b      	bne.n	8001b56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b3e:	4b89      	ldr	r3, [pc, #548]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d06c      	beq.n	8001c24 <HAL_RCC_OscConfig+0x12c>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d168      	bne.n	8001c24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e24c      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b5e:	d106      	bne.n	8001b6e <HAL_RCC_OscConfig+0x76>
 8001b60:	4b80      	ldr	r3, [pc, #512]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a7f      	ldr	r2, [pc, #508]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	e02e      	b.n	8001bcc <HAL_RCC_OscConfig+0xd4>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d10c      	bne.n	8001b90 <HAL_RCC_OscConfig+0x98>
 8001b76:	4b7b      	ldr	r3, [pc, #492]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a7a      	ldr	r2, [pc, #488]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	4b78      	ldr	r3, [pc, #480]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a77      	ldr	r2, [pc, #476]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b8c:	6013      	str	r3, [r2, #0]
 8001b8e:	e01d      	b.n	8001bcc <HAL_RCC_OscConfig+0xd4>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b98:	d10c      	bne.n	8001bb4 <HAL_RCC_OscConfig+0xbc>
 8001b9a:	4b72      	ldr	r3, [pc, #456]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a71      	ldr	r2, [pc, #452]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	4b6f      	ldr	r3, [pc, #444]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a6e      	ldr	r2, [pc, #440]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb0:	6013      	str	r3, [r2, #0]
 8001bb2:	e00b      	b.n	8001bcc <HAL_RCC_OscConfig+0xd4>
 8001bb4:	4b6b      	ldr	r3, [pc, #428]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a6a      	ldr	r2, [pc, #424]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	4b68      	ldr	r3, [pc, #416]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a67      	ldr	r2, [pc, #412]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d013      	beq.n	8001bfc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd4:	f7ff f86e 	bl	8000cb4 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bdc:	f7ff f86a 	bl	8000cb4 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b64      	cmp	r3, #100	; 0x64
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e200      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bee:	4b5d      	ldr	r3, [pc, #372]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f0      	beq.n	8001bdc <HAL_RCC_OscConfig+0xe4>
 8001bfa:	e014      	b.n	8001c26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfc:	f7ff f85a 	bl	8000cb4 <HAL_GetTick>
 8001c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c02:	e008      	b.n	8001c16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c04:	f7ff f856 	bl	8000cb4 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b64      	cmp	r3, #100	; 0x64
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e1ec      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c16:	4b53      	ldr	r3, [pc, #332]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1f0      	bne.n	8001c04 <HAL_RCC_OscConfig+0x10c>
 8001c22:	e000      	b.n	8001c26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d063      	beq.n	8001cfa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c32:	4b4c      	ldr	r3, [pc, #304]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 030c 	and.w	r3, r3, #12
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d00b      	beq.n	8001c56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c3e:	4b49      	ldr	r3, [pc, #292]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f003 030c 	and.w	r3, r3, #12
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d11c      	bne.n	8001c84 <HAL_RCC_OscConfig+0x18c>
 8001c4a:	4b46      	ldr	r3, [pc, #280]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d116      	bne.n	8001c84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c56:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d005      	beq.n	8001c6e <HAL_RCC_OscConfig+0x176>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d001      	beq.n	8001c6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e1c0      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c6e:	4b3d      	ldr	r3, [pc, #244]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	4939      	ldr	r1, [pc, #228]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c82:	e03a      	b.n	8001cfa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d020      	beq.n	8001cce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c8c:	4b36      	ldr	r3, [pc, #216]	; (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c92:	f7ff f80f 	bl	8000cb4 <HAL_GetTick>
 8001c96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c98:	e008      	b.n	8001cac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c9a:	f7ff f80b 	bl	8000cb4 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d901      	bls.n	8001cac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e1a1      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cac:	4b2d      	ldr	r3, [pc, #180]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0f0      	beq.n	8001c9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb8:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	4927      	ldr	r1, [pc, #156]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	600b      	str	r3, [r1, #0]
 8001ccc:	e015      	b.n	8001cfa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cce:	4b26      	ldr	r3, [pc, #152]	; (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd4:	f7fe ffee 	bl	8000cb4 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cdc:	f7fe ffea 	bl	8000cb4 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e180      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cee:	4b1d      	ldr	r3, [pc, #116]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f0      	bne.n	8001cdc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d03a      	beq.n	8001d7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d019      	beq.n	8001d42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d0e:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <HAL_RCC_OscConfig+0x274>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d14:	f7fe ffce 	bl	8000cb4 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d1c:	f7fe ffca 	bl	8000cb4 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e160      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d2e:	4b0d      	ldr	r3, [pc, #52]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f0      	beq.n	8001d1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	f000 face 	bl	80022dc <RCC_Delay>
 8001d40:	e01c      	b.n	8001d7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d42:	4b0a      	ldr	r3, [pc, #40]	; (8001d6c <HAL_RCC_OscConfig+0x274>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d48:	f7fe ffb4 	bl	8000cb4 <HAL_GetTick>
 8001d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d4e:	e00f      	b.n	8001d70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d50:	f7fe ffb0 	bl	8000cb4 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d908      	bls.n	8001d70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e146      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
 8001d62:	bf00      	nop
 8001d64:	40021000 	.word	0x40021000
 8001d68:	42420000 	.word	0x42420000
 8001d6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	4b92      	ldr	r3, [pc, #584]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1e9      	bne.n	8001d50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 80a6 	beq.w	8001ed6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d8e:	4b8b      	ldr	r3, [pc, #556]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10d      	bne.n	8001db6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	4b88      	ldr	r3, [pc, #544]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	4a87      	ldr	r2, [pc, #540]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da4:	61d3      	str	r3, [r2, #28]
 8001da6:	4b85      	ldr	r3, [pc, #532]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001db2:	2301      	movs	r3, #1
 8001db4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db6:	4b82      	ldr	r3, [pc, #520]	; (8001fc0 <HAL_RCC_OscConfig+0x4c8>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d118      	bne.n	8001df4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc2:	4b7f      	ldr	r3, [pc, #508]	; (8001fc0 <HAL_RCC_OscConfig+0x4c8>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a7e      	ldr	r2, [pc, #504]	; (8001fc0 <HAL_RCC_OscConfig+0x4c8>)
 8001dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dce:	f7fe ff71 	bl	8000cb4 <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd6:	f7fe ff6d 	bl	8000cb4 <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b64      	cmp	r3, #100	; 0x64
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e103      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de8:	4b75      	ldr	r3, [pc, #468]	; (8001fc0 <HAL_RCC_OscConfig+0x4c8>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0f0      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d106      	bne.n	8001e0a <HAL_RCC_OscConfig+0x312>
 8001dfc:	4b6f      	ldr	r3, [pc, #444]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	4a6e      	ldr	r2, [pc, #440]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e02:	f043 0301 	orr.w	r3, r3, #1
 8001e06:	6213      	str	r3, [r2, #32]
 8001e08:	e02d      	b.n	8001e66 <HAL_RCC_OscConfig+0x36e>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10c      	bne.n	8001e2c <HAL_RCC_OscConfig+0x334>
 8001e12:	4b6a      	ldr	r3, [pc, #424]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a69      	ldr	r2, [pc, #420]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	f023 0301 	bic.w	r3, r3, #1
 8001e1c:	6213      	str	r3, [r2, #32]
 8001e1e:	4b67      	ldr	r3, [pc, #412]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4a66      	ldr	r2, [pc, #408]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e24:	f023 0304 	bic.w	r3, r3, #4
 8001e28:	6213      	str	r3, [r2, #32]
 8001e2a:	e01c      	b.n	8001e66 <HAL_RCC_OscConfig+0x36e>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	2b05      	cmp	r3, #5
 8001e32:	d10c      	bne.n	8001e4e <HAL_RCC_OscConfig+0x356>
 8001e34:	4b61      	ldr	r3, [pc, #388]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	4a60      	ldr	r2, [pc, #384]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e3a:	f043 0304 	orr.w	r3, r3, #4
 8001e3e:	6213      	str	r3, [r2, #32]
 8001e40:	4b5e      	ldr	r3, [pc, #376]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	4a5d      	ldr	r2, [pc, #372]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6213      	str	r3, [r2, #32]
 8001e4c:	e00b      	b.n	8001e66 <HAL_RCC_OscConfig+0x36e>
 8001e4e:	4b5b      	ldr	r3, [pc, #364]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e50:	6a1b      	ldr	r3, [r3, #32]
 8001e52:	4a5a      	ldr	r2, [pc, #360]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e54:	f023 0301 	bic.w	r3, r3, #1
 8001e58:	6213      	str	r3, [r2, #32]
 8001e5a:	4b58      	ldr	r3, [pc, #352]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e5c:	6a1b      	ldr	r3, [r3, #32]
 8001e5e:	4a57      	ldr	r2, [pc, #348]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e60:	f023 0304 	bic.w	r3, r3, #4
 8001e64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d015      	beq.n	8001e9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e6e:	f7fe ff21 	bl	8000cb4 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e74:	e00a      	b.n	8001e8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e76:	f7fe ff1d 	bl	8000cb4 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e0b1      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8c:	4b4b      	ldr	r3, [pc, #300]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0ee      	beq.n	8001e76 <HAL_RCC_OscConfig+0x37e>
 8001e98:	e014      	b.n	8001ec4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9a:	f7fe ff0b 	bl	8000cb4 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea0:	e00a      	b.n	8001eb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea2:	f7fe ff07 	bl	8000cb4 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e09b      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb8:	4b40      	ldr	r3, [pc, #256]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1ee      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ec4:	7dfb      	ldrb	r3, [r7, #23]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d105      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eca:	4b3c      	ldr	r3, [pc, #240]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	4a3b      	ldr	r2, [pc, #236]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001ed0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f000 8087 	beq.w	8001fee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ee0:	4b36      	ldr	r3, [pc, #216]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 030c 	and.w	r3, r3, #12
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	d061      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d146      	bne.n	8001f82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ef4:	4b33      	ldr	r3, [pc, #204]	; (8001fc4 <HAL_RCC_OscConfig+0x4cc>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efa:	f7fe fedb 	bl	8000cb4 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f02:	f7fe fed7 	bl	8000cb4 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e06d      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f14:	4b29      	ldr	r3, [pc, #164]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1f0      	bne.n	8001f02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f28:	d108      	bne.n	8001f3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f2a:	4b24      	ldr	r3, [pc, #144]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	4921      	ldr	r1, [pc, #132]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f3c:	4b1f      	ldr	r3, [pc, #124]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a19      	ldr	r1, [r3, #32]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	430b      	orrs	r3, r1
 8001f4e:	491b      	ldr	r1, [pc, #108]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f54:	4b1b      	ldr	r3, [pc, #108]	; (8001fc4 <HAL_RCC_OscConfig+0x4cc>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7fe feab 	bl	8000cb4 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f62:	f7fe fea7 	bl	8000cb4 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e03d      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f74:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCC_OscConfig+0x46a>
 8001f80:	e035      	b.n	8001fee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f82:	4b10      	ldr	r3, [pc, #64]	; (8001fc4 <HAL_RCC_OscConfig+0x4cc>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f88:	f7fe fe94 	bl	8000cb4 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f90:	f7fe fe90 	bl	8000cb4 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e026      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa2:	4b06      	ldr	r3, [pc, #24]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x498>
 8001fae:	e01e      	b.n	8001fee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d107      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e019      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40007000 	.word	0x40007000
 8001fc4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fc8:	4b0b      	ldr	r3, [pc, #44]	; (8001ff8 <HAL_RCC_OscConfig+0x500>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a1b      	ldr	r3, [r3, #32]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d106      	bne.n	8001fea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d001      	beq.n	8001fee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40021000 	.word	0x40021000

08001ffc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0d0      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002010:	4b6a      	ldr	r3, [pc, #424]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0307 	and.w	r3, r3, #7
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	429a      	cmp	r2, r3
 800201c:	d910      	bls.n	8002040 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201e:	4b67      	ldr	r3, [pc, #412]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f023 0207 	bic.w	r2, r3, #7
 8002026:	4965      	ldr	r1, [pc, #404]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	4313      	orrs	r3, r2
 800202c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b63      	ldr	r3, [pc, #396]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0b8      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d020      	beq.n	800208e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002058:	4b59      	ldr	r3, [pc, #356]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	4a58      	ldr	r2, [pc, #352]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800205e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002062:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0308 	and.w	r3, r3, #8
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002070:	4b53      	ldr	r3, [pc, #332]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	4a52      	ldr	r2, [pc, #328]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800207a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800207c:	4b50      	ldr	r3, [pc, #320]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	494d      	ldr	r1, [pc, #308]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	4313      	orrs	r3, r2
 800208c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d040      	beq.n	800211c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d107      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a2:	4b47      	ldr	r3, [pc, #284]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d115      	bne.n	80020da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e07f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d107      	bne.n	80020ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ba:	4b41      	ldr	r3, [pc, #260]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d109      	bne.n	80020da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e073      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ca:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e06b      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020da:	4b39      	ldr	r3, [pc, #228]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f023 0203 	bic.w	r2, r3, #3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	4936      	ldr	r1, [pc, #216]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020ec:	f7fe fde2 	bl	8000cb4 <HAL_GetTick>
 80020f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f2:	e00a      	b.n	800210a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f4:	f7fe fdde 	bl	8000cb4 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002102:	4293      	cmp	r3, r2
 8002104:	d901      	bls.n	800210a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e053      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	4b2d      	ldr	r3, [pc, #180]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f003 020c 	and.w	r2, r3, #12
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	429a      	cmp	r2, r3
 800211a:	d1eb      	bne.n	80020f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800211c:	4b27      	ldr	r3, [pc, #156]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d210      	bcs.n	800214c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212a:	4b24      	ldr	r3, [pc, #144]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f023 0207 	bic.w	r2, r3, #7
 8002132:	4922      	ldr	r1, [pc, #136]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	4313      	orrs	r3, r2
 8002138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d001      	beq.n	800214c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e032      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	2b00      	cmp	r3, #0
 8002156:	d008      	beq.n	800216a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002158:	4b19      	ldr	r3, [pc, #100]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	4916      	ldr	r1, [pc, #88]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002166:	4313      	orrs	r3, r2
 8002168:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	2b00      	cmp	r3, #0
 8002174:	d009      	beq.n	800218a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002176:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	490e      	ldr	r1, [pc, #56]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002186:	4313      	orrs	r3, r2
 8002188:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800218a:	f000 f821 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 800218e:	4602      	mov	r2, r0
 8002190:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	091b      	lsrs	r3, r3, #4
 8002196:	f003 030f 	and.w	r3, r3, #15
 800219a:	490a      	ldr	r1, [pc, #40]	; (80021c4 <HAL_RCC_ClockConfig+0x1c8>)
 800219c:	5ccb      	ldrb	r3, [r1, r3]
 800219e:	fa22 f303 	lsr.w	r3, r2, r3
 80021a2:	4a09      	ldr	r2, [pc, #36]	; (80021c8 <HAL_RCC_ClockConfig+0x1cc>)
 80021a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021a6:	4b09      	ldr	r3, [pc, #36]	; (80021cc <HAL_RCC_ClockConfig+0x1d0>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe fd40 	bl	8000c30 <HAL_InitTick>

  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40022000 	.word	0x40022000
 80021c0:	40021000 	.word	0x40021000
 80021c4:	080036e0 	.word	0x080036e0
 80021c8:	20000000 	.word	0x20000000
 80021cc:	20000004 	.word	0x20000004

080021d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b087      	sub	sp, #28
 80021d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	2300      	movs	r3, #0
 80021dc:	60bb      	str	r3, [r7, #8]
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
 80021e2:	2300      	movs	r3, #0
 80021e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ea:	4b1e      	ldr	r3, [pc, #120]	; (8002264 <HAL_RCC_GetSysClockFreq+0x94>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 030c 	and.w	r3, r3, #12
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d002      	beq.n	8002200 <HAL_RCC_GetSysClockFreq+0x30>
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d003      	beq.n	8002206 <HAL_RCC_GetSysClockFreq+0x36>
 80021fe:	e027      	b.n	8002250 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002200:	4b19      	ldr	r3, [pc, #100]	; (8002268 <HAL_RCC_GetSysClockFreq+0x98>)
 8002202:	613b      	str	r3, [r7, #16]
      break;
 8002204:	e027      	b.n	8002256 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	0c9b      	lsrs	r3, r3, #18
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	4a17      	ldr	r2, [pc, #92]	; (800226c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002210:	5cd3      	ldrb	r3, [r2, r3]
 8002212:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d010      	beq.n	8002240 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800221e:	4b11      	ldr	r3, [pc, #68]	; (8002264 <HAL_RCC_GetSysClockFreq+0x94>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	0c5b      	lsrs	r3, r3, #17
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	4a11      	ldr	r2, [pc, #68]	; (8002270 <HAL_RCC_GetSysClockFreq+0xa0>)
 800222a:	5cd3      	ldrb	r3, [r2, r3]
 800222c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a0d      	ldr	r2, [pc, #52]	; (8002268 <HAL_RCC_GetSysClockFreq+0x98>)
 8002232:	fb03 f202 	mul.w	r2, r3, r2
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	fbb2 f3f3 	udiv	r3, r2, r3
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	e004      	b.n	800224a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a0c      	ldr	r2, [pc, #48]	; (8002274 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002244:	fb02 f303 	mul.w	r3, r2, r3
 8002248:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	613b      	str	r3, [r7, #16]
      break;
 800224e:	e002      	b.n	8002256 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002250:	4b05      	ldr	r3, [pc, #20]	; (8002268 <HAL_RCC_GetSysClockFreq+0x98>)
 8002252:	613b      	str	r3, [r7, #16]
      break;
 8002254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002256:	693b      	ldr	r3, [r7, #16]
}
 8002258:	4618      	mov	r0, r3
 800225a:	371c      	adds	r7, #28
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40021000 	.word	0x40021000
 8002268:	007a1200 	.word	0x007a1200
 800226c:	080036f8 	.word	0x080036f8
 8002270:	08003708 	.word	0x08003708
 8002274:	003d0900 	.word	0x003d0900

08002278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800227c:	4b02      	ldr	r3, [pc, #8]	; (8002288 <HAL_RCC_GetHCLKFreq+0x10>)
 800227e:	681b      	ldr	r3, [r3, #0]
}
 8002280:	4618      	mov	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr
 8002288:	20000000 	.word	0x20000000

0800228c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002290:	f7ff fff2 	bl	8002278 <HAL_RCC_GetHCLKFreq>
 8002294:	4602      	mov	r2, r0
 8002296:	4b05      	ldr	r3, [pc, #20]	; (80022ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	0a1b      	lsrs	r3, r3, #8
 800229c:	f003 0307 	and.w	r3, r3, #7
 80022a0:	4903      	ldr	r1, [pc, #12]	; (80022b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022a2:	5ccb      	ldrb	r3, [r1, r3]
 80022a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40021000 	.word	0x40021000
 80022b0:	080036f0 	.word	0x080036f0

080022b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022b8:	f7ff ffde 	bl	8002278 <HAL_RCC_GetHCLKFreq>
 80022bc:	4602      	mov	r2, r0
 80022be:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	0adb      	lsrs	r3, r3, #11
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	4903      	ldr	r1, [pc, #12]	; (80022d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022ca:	5ccb      	ldrb	r3, [r1, r3]
 80022cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40021000 	.word	0x40021000
 80022d8:	080036f0 	.word	0x080036f0

080022dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022e4:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <RCC_Delay+0x34>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a0a      	ldr	r2, [pc, #40]	; (8002314 <RCC_Delay+0x38>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	0a5b      	lsrs	r3, r3, #9
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	fb02 f303 	mul.w	r3, r2, r3
 80022f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022f8:	bf00      	nop
  }
  while (Delay --);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	1e5a      	subs	r2, r3, #1
 80022fe:	60fa      	str	r2, [r7, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1f9      	bne.n	80022f8 <RCC_Delay+0x1c>
}
 8002304:	bf00      	nop
 8002306:	bf00      	nop
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr
 8002310:	20000000 	.word	0x20000000
 8002314:	10624dd3 	.word	0x10624dd3

08002318 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002320:	2300      	movs	r3, #0
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	2300      	movs	r3, #0
 8002326:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0301 	and.w	r3, r3, #1
 8002330:	2b00      	cmp	r3, #0
 8002332:	d07d      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002334:	2300      	movs	r3, #0
 8002336:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002338:	4b4f      	ldr	r3, [pc, #316]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800233a:	69db      	ldr	r3, [r3, #28]
 800233c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d10d      	bne.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002344:	4b4c      	ldr	r3, [pc, #304]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	4a4b      	ldr	r2, [pc, #300]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800234a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800234e:	61d3      	str	r3, [r2, #28]
 8002350:	4b49      	ldr	r3, [pc, #292]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800235c:	2301      	movs	r3, #1
 800235e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002360:	4b46      	ldr	r3, [pc, #280]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002368:	2b00      	cmp	r3, #0
 800236a:	d118      	bne.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800236c:	4b43      	ldr	r3, [pc, #268]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a42      	ldr	r2, [pc, #264]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002376:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002378:	f7fe fc9c 	bl	8000cb4 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800237e:	e008      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002380:	f7fe fc98 	bl	8000cb4 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b64      	cmp	r3, #100	; 0x64
 800238c:	d901      	bls.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e06d      	b.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002392:	4b3a      	ldr	r3, [pc, #232]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800239a:	2b00      	cmp	r3, #0
 800239c:	d0f0      	beq.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800239e:	4b36      	ldr	r3, [pc, #216]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d02e      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d027      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023bc:	4b2e      	ldr	r3, [pc, #184]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023c6:	4b2e      	ldr	r3, [pc, #184]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80023c8:	2201      	movs	r2, #1
 80023ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023cc:	4b2c      	ldr	r3, [pc, #176]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80023d2:	4a29      	ldr	r2, [pc, #164]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d014      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e2:	f7fe fc67 	bl	8000cb4 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023e8:	e00a      	b.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ea:	f7fe fc63 	bl	8000cb4 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d901      	bls.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e036      	b.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002400:	4b1d      	ldr	r3, [pc, #116]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d0ee      	beq.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800240c:	4b1a      	ldr	r3, [pc, #104]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	4917      	ldr	r1, [pc, #92]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800241a:	4313      	orrs	r3, r2
 800241c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800241e:	7dfb      	ldrb	r3, [r7, #23]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d105      	bne.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002424:	4b14      	ldr	r3, [pc, #80]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002426:	69db      	ldr	r3, [r3, #28]
 8002428:	4a13      	ldr	r2, [pc, #76]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800242a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800242e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b00      	cmp	r3, #0
 800243a:	d008      	beq.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800243c:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	490b      	ldr	r1, [pc, #44]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0310 	and.w	r3, r3, #16
 8002456:	2b00      	cmp	r3, #0
 8002458:	d008      	beq.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800245a:	4b07      	ldr	r3, [pc, #28]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	4904      	ldr	r1, [pc, #16]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002468:	4313      	orrs	r3, r2
 800246a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3718      	adds	r7, #24
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40021000 	.word	0x40021000
 800247c:	40007000 	.word	0x40007000
 8002480:	42420440 	.word	0x42420440

08002484 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e042      	b.n	800251c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d106      	bne.n	80024b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7fe fb0e 	bl	8000acc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2224      	movs	r2, #36	; 0x24
 80024b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68da      	ldr	r2, [r3, #12]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f000 f91d 	bl	8002708 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	691a      	ldr	r2, [r3, #16]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	695a      	ldr	r2, [r3, #20]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68da      	ldr	r2, [r3, #12]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08a      	sub	sp, #40	; 0x28
 8002528:	af02      	add	r7, sp, #8
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	603b      	str	r3, [r7, #0]
 8002530:	4613      	mov	r3, r2
 8002532:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800253e:	b2db      	uxtb	r3, r3
 8002540:	2b20      	cmp	r3, #32
 8002542:	d16d      	bne.n	8002620 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d002      	beq.n	8002550 <HAL_UART_Transmit+0x2c>
 800254a:	88fb      	ldrh	r3, [r7, #6]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e066      	b.n	8002622 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2200      	movs	r2, #0
 8002558:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2221      	movs	r2, #33	; 0x21
 800255e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002562:	f7fe fba7 	bl	8000cb4 <HAL_GetTick>
 8002566:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	88fa      	ldrh	r2, [r7, #6]
 800256c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	88fa      	ldrh	r2, [r7, #6]
 8002572:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800257c:	d108      	bne.n	8002590 <HAL_UART_Transmit+0x6c>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d104      	bne.n	8002590 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	61bb      	str	r3, [r7, #24]
 800258e:	e003      	b.n	8002598 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002594:	2300      	movs	r3, #0
 8002596:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002598:	e02a      	b.n	80025f0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2200      	movs	r2, #0
 80025a2:	2180      	movs	r1, #128	; 0x80
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f000 f840 	bl	800262a <UART_WaitOnFlagUntilTimeout>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e036      	b.n	8002622 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d10b      	bne.n	80025d2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	881b      	ldrh	r3, [r3, #0]
 80025be:	461a      	mov	r2, r3
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	3302      	adds	r3, #2
 80025ce:	61bb      	str	r3, [r7, #24]
 80025d0:	e007      	b.n	80025e2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	781a      	ldrb	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	3301      	adds	r3, #1
 80025e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	3b01      	subs	r3, #1
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1cf      	bne.n	800259a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	2200      	movs	r2, #0
 8002602:	2140      	movs	r1, #64	; 0x40
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	f000 f810 	bl	800262a <UART_WaitOnFlagUntilTimeout>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e006      	b.n	8002622 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2220      	movs	r2, #32
 8002618:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800261c:	2300      	movs	r3, #0
 800261e:	e000      	b.n	8002622 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002620:	2302      	movs	r3, #2
  }
}
 8002622:	4618      	mov	r0, r3
 8002624:	3720      	adds	r7, #32
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b090      	sub	sp, #64	; 0x40
 800262e:	af00      	add	r7, sp, #0
 8002630:	60f8      	str	r0, [r7, #12]
 8002632:	60b9      	str	r1, [r7, #8]
 8002634:	603b      	str	r3, [r7, #0]
 8002636:	4613      	mov	r3, r2
 8002638:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800263a:	e050      	b.n	80026de <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800263c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800263e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002642:	d04c      	beq.n	80026de <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002644:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002646:	2b00      	cmp	r3, #0
 8002648:	d007      	beq.n	800265a <UART_WaitOnFlagUntilTimeout+0x30>
 800264a:	f7fe fb33 	bl	8000cb4 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002656:	429a      	cmp	r2, r3
 8002658:	d241      	bcs.n	80026de <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	330c      	adds	r3, #12
 8002660:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002664:	e853 3f00 	ldrex	r3, [r3]
 8002668:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002670:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	330c      	adds	r3, #12
 8002678:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800267a:	637a      	str	r2, [r7, #52]	; 0x34
 800267c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002680:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002682:	e841 2300 	strex	r3, r2, [r1]
 8002686:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1e5      	bne.n	800265a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	3314      	adds	r3, #20
 8002694:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	e853 3f00 	ldrex	r3, [r3]
 800269c:	613b      	str	r3, [r7, #16]
   return(result);
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	f023 0301 	bic.w	r3, r3, #1
 80026a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	3314      	adds	r3, #20
 80026ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80026ae:	623a      	str	r2, [r7, #32]
 80026b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b2:	69f9      	ldr	r1, [r7, #28]
 80026b4:	6a3a      	ldr	r2, [r7, #32]
 80026b6:	e841 2300 	strex	r3, r2, [r1]
 80026ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1e5      	bne.n	800268e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2220      	movs	r2, #32
 80026c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2220      	movs	r2, #32
 80026ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e00f      	b.n	80026fe <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	4013      	ands	r3, r2
 80026e8:	68ba      	ldr	r2, [r7, #8]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	bf0c      	ite	eq
 80026ee:	2301      	moveq	r3, #1
 80026f0:	2300      	movne	r3, #0
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	461a      	mov	r2, r3
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d09f      	beq.n	800263c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3740      	adds	r7, #64	; 0x40
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	430a      	orrs	r2, r1
 8002724:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	689a      	ldr	r2, [r3, #8]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	431a      	orrs	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	695b      	ldr	r3, [r3, #20]
 8002734:	4313      	orrs	r3, r2
 8002736:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002742:	f023 030c 	bic.w	r3, r3, #12
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	6812      	ldr	r2, [r2, #0]
 800274a:	68b9      	ldr	r1, [r7, #8]
 800274c:	430b      	orrs	r3, r1
 800274e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	699a      	ldr	r2, [r3, #24]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a2c      	ldr	r2, [pc, #176]	; (800281c <UART_SetConfig+0x114>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d103      	bne.n	8002778 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002770:	f7ff fda0 	bl	80022b4 <HAL_RCC_GetPCLK2Freq>
 8002774:	60f8      	str	r0, [r7, #12]
 8002776:	e002      	b.n	800277e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002778:	f7ff fd88 	bl	800228c <HAL_RCC_GetPCLK1Freq>
 800277c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	4613      	mov	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	4413      	add	r3, r2
 8002786:	009a      	lsls	r2, r3, #2
 8002788:	441a      	add	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	fbb2 f3f3 	udiv	r3, r2, r3
 8002794:	4a22      	ldr	r2, [pc, #136]	; (8002820 <UART_SetConfig+0x118>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	0119      	lsls	r1, r3, #4
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	4613      	mov	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	4413      	add	r3, r2
 80027a6:	009a      	lsls	r2, r3, #2
 80027a8:	441a      	add	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80027b4:	4b1a      	ldr	r3, [pc, #104]	; (8002820 <UART_SetConfig+0x118>)
 80027b6:	fba3 0302 	umull	r0, r3, r3, r2
 80027ba:	095b      	lsrs	r3, r3, #5
 80027bc:	2064      	movs	r0, #100	; 0x64
 80027be:	fb00 f303 	mul.w	r3, r0, r3
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	3332      	adds	r3, #50	; 0x32
 80027c8:	4a15      	ldr	r2, [pc, #84]	; (8002820 <UART_SetConfig+0x118>)
 80027ca:	fba2 2303 	umull	r2, r3, r2, r3
 80027ce:	095b      	lsrs	r3, r3, #5
 80027d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027d4:	4419      	add	r1, r3
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	4613      	mov	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4413      	add	r3, r2
 80027de:	009a      	lsls	r2, r3, #2
 80027e0:	441a      	add	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80027ec:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <UART_SetConfig+0x118>)
 80027ee:	fba3 0302 	umull	r0, r3, r3, r2
 80027f2:	095b      	lsrs	r3, r3, #5
 80027f4:	2064      	movs	r0, #100	; 0x64
 80027f6:	fb00 f303 	mul.w	r3, r0, r3
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	3332      	adds	r3, #50	; 0x32
 8002800:	4a07      	ldr	r2, [pc, #28]	; (8002820 <UART_SetConfig+0x118>)
 8002802:	fba2 2303 	umull	r2, r3, r2, r3
 8002806:	095b      	lsrs	r3, r3, #5
 8002808:	f003 020f 	and.w	r2, r3, #15
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	440a      	add	r2, r1
 8002812:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002814:	bf00      	nop
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40013800 	.word	0x40013800
 8002820:	51eb851f 	.word	0x51eb851f

08002824 <std>:
 8002824:	2300      	movs	r3, #0
 8002826:	b510      	push	{r4, lr}
 8002828:	4604      	mov	r4, r0
 800282a:	e9c0 3300 	strd	r3, r3, [r0]
 800282e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002832:	6083      	str	r3, [r0, #8]
 8002834:	8181      	strh	r1, [r0, #12]
 8002836:	6643      	str	r3, [r0, #100]	; 0x64
 8002838:	81c2      	strh	r2, [r0, #14]
 800283a:	6183      	str	r3, [r0, #24]
 800283c:	4619      	mov	r1, r3
 800283e:	2208      	movs	r2, #8
 8002840:	305c      	adds	r0, #92	; 0x5c
 8002842:	f000 f906 	bl	8002a52 <memset>
 8002846:	4b0d      	ldr	r3, [pc, #52]	; (800287c <std+0x58>)
 8002848:	6224      	str	r4, [r4, #32]
 800284a:	6263      	str	r3, [r4, #36]	; 0x24
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <std+0x5c>)
 800284e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002850:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <std+0x60>)
 8002852:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002854:	4b0c      	ldr	r3, [pc, #48]	; (8002888 <std+0x64>)
 8002856:	6323      	str	r3, [r4, #48]	; 0x30
 8002858:	4b0c      	ldr	r3, [pc, #48]	; (800288c <std+0x68>)
 800285a:	429c      	cmp	r4, r3
 800285c:	d006      	beq.n	800286c <std+0x48>
 800285e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002862:	4294      	cmp	r4, r2
 8002864:	d002      	beq.n	800286c <std+0x48>
 8002866:	33d0      	adds	r3, #208	; 0xd0
 8002868:	429c      	cmp	r4, r3
 800286a:	d105      	bne.n	8002878 <std+0x54>
 800286c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002874:	f000 b966 	b.w	8002b44 <__retarget_lock_init_recursive>
 8002878:	bd10      	pop	{r4, pc}
 800287a:	bf00      	nop
 800287c:	080029cd 	.word	0x080029cd
 8002880:	080029ef 	.word	0x080029ef
 8002884:	08002a27 	.word	0x08002a27
 8002888:	08002a4b 	.word	0x08002a4b
 800288c:	20000148 	.word	0x20000148

08002890 <stdio_exit_handler>:
 8002890:	4a02      	ldr	r2, [pc, #8]	; (800289c <stdio_exit_handler+0xc>)
 8002892:	4903      	ldr	r1, [pc, #12]	; (80028a0 <stdio_exit_handler+0x10>)
 8002894:	4803      	ldr	r0, [pc, #12]	; (80028a4 <stdio_exit_handler+0x14>)
 8002896:	f000 b869 	b.w	800296c <_fwalk_sglue>
 800289a:	bf00      	nop
 800289c:	2000000c 	.word	0x2000000c
 80028a0:	080033e5 	.word	0x080033e5
 80028a4:	20000018 	.word	0x20000018

080028a8 <cleanup_stdio>:
 80028a8:	6841      	ldr	r1, [r0, #4]
 80028aa:	4b0c      	ldr	r3, [pc, #48]	; (80028dc <cleanup_stdio+0x34>)
 80028ac:	b510      	push	{r4, lr}
 80028ae:	4299      	cmp	r1, r3
 80028b0:	4604      	mov	r4, r0
 80028b2:	d001      	beq.n	80028b8 <cleanup_stdio+0x10>
 80028b4:	f000 fd96 	bl	80033e4 <_fflush_r>
 80028b8:	68a1      	ldr	r1, [r4, #8]
 80028ba:	4b09      	ldr	r3, [pc, #36]	; (80028e0 <cleanup_stdio+0x38>)
 80028bc:	4299      	cmp	r1, r3
 80028be:	d002      	beq.n	80028c6 <cleanup_stdio+0x1e>
 80028c0:	4620      	mov	r0, r4
 80028c2:	f000 fd8f 	bl	80033e4 <_fflush_r>
 80028c6:	68e1      	ldr	r1, [r4, #12]
 80028c8:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <cleanup_stdio+0x3c>)
 80028ca:	4299      	cmp	r1, r3
 80028cc:	d004      	beq.n	80028d8 <cleanup_stdio+0x30>
 80028ce:	4620      	mov	r0, r4
 80028d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028d4:	f000 bd86 	b.w	80033e4 <_fflush_r>
 80028d8:	bd10      	pop	{r4, pc}
 80028da:	bf00      	nop
 80028dc:	20000148 	.word	0x20000148
 80028e0:	200001b0 	.word	0x200001b0
 80028e4:	20000218 	.word	0x20000218

080028e8 <global_stdio_init.part.0>:
 80028e8:	b510      	push	{r4, lr}
 80028ea:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <global_stdio_init.part.0+0x30>)
 80028ec:	4c0b      	ldr	r4, [pc, #44]	; (800291c <global_stdio_init.part.0+0x34>)
 80028ee:	4a0c      	ldr	r2, [pc, #48]	; (8002920 <global_stdio_init.part.0+0x38>)
 80028f0:	4620      	mov	r0, r4
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	2104      	movs	r1, #4
 80028f6:	2200      	movs	r2, #0
 80028f8:	f7ff ff94 	bl	8002824 <std>
 80028fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002900:	2201      	movs	r2, #1
 8002902:	2109      	movs	r1, #9
 8002904:	f7ff ff8e 	bl	8002824 <std>
 8002908:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800290c:	2202      	movs	r2, #2
 800290e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002912:	2112      	movs	r1, #18
 8002914:	f7ff bf86 	b.w	8002824 <std>
 8002918:	20000280 	.word	0x20000280
 800291c:	20000148 	.word	0x20000148
 8002920:	08002891 	.word	0x08002891

08002924 <__sfp_lock_acquire>:
 8002924:	4801      	ldr	r0, [pc, #4]	; (800292c <__sfp_lock_acquire+0x8>)
 8002926:	f000 b90e 	b.w	8002b46 <__retarget_lock_acquire_recursive>
 800292a:	bf00      	nop
 800292c:	20000289 	.word	0x20000289

08002930 <__sfp_lock_release>:
 8002930:	4801      	ldr	r0, [pc, #4]	; (8002938 <__sfp_lock_release+0x8>)
 8002932:	f000 b909 	b.w	8002b48 <__retarget_lock_release_recursive>
 8002936:	bf00      	nop
 8002938:	20000289 	.word	0x20000289

0800293c <__sinit>:
 800293c:	b510      	push	{r4, lr}
 800293e:	4604      	mov	r4, r0
 8002940:	f7ff fff0 	bl	8002924 <__sfp_lock_acquire>
 8002944:	6a23      	ldr	r3, [r4, #32]
 8002946:	b11b      	cbz	r3, 8002950 <__sinit+0x14>
 8002948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800294c:	f7ff bff0 	b.w	8002930 <__sfp_lock_release>
 8002950:	4b04      	ldr	r3, [pc, #16]	; (8002964 <__sinit+0x28>)
 8002952:	6223      	str	r3, [r4, #32]
 8002954:	4b04      	ldr	r3, [pc, #16]	; (8002968 <__sinit+0x2c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1f5      	bne.n	8002948 <__sinit+0xc>
 800295c:	f7ff ffc4 	bl	80028e8 <global_stdio_init.part.0>
 8002960:	e7f2      	b.n	8002948 <__sinit+0xc>
 8002962:	bf00      	nop
 8002964:	080028a9 	.word	0x080028a9
 8002968:	20000280 	.word	0x20000280

0800296c <_fwalk_sglue>:
 800296c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002970:	4607      	mov	r7, r0
 8002972:	4688      	mov	r8, r1
 8002974:	4614      	mov	r4, r2
 8002976:	2600      	movs	r6, #0
 8002978:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800297c:	f1b9 0901 	subs.w	r9, r9, #1
 8002980:	d505      	bpl.n	800298e <_fwalk_sglue+0x22>
 8002982:	6824      	ldr	r4, [r4, #0]
 8002984:	2c00      	cmp	r4, #0
 8002986:	d1f7      	bne.n	8002978 <_fwalk_sglue+0xc>
 8002988:	4630      	mov	r0, r6
 800298a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800298e:	89ab      	ldrh	r3, [r5, #12]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d907      	bls.n	80029a4 <_fwalk_sglue+0x38>
 8002994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002998:	3301      	adds	r3, #1
 800299a:	d003      	beq.n	80029a4 <_fwalk_sglue+0x38>
 800299c:	4629      	mov	r1, r5
 800299e:	4638      	mov	r0, r7
 80029a0:	47c0      	blx	r8
 80029a2:	4306      	orrs	r6, r0
 80029a4:	3568      	adds	r5, #104	; 0x68
 80029a6:	e7e9      	b.n	800297c <_fwalk_sglue+0x10>

080029a8 <iprintf>:
 80029a8:	b40f      	push	{r0, r1, r2, r3}
 80029aa:	b507      	push	{r0, r1, r2, lr}
 80029ac:	4906      	ldr	r1, [pc, #24]	; (80029c8 <iprintf+0x20>)
 80029ae:	ab04      	add	r3, sp, #16
 80029b0:	6808      	ldr	r0, [r1, #0]
 80029b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80029b6:	6881      	ldr	r1, [r0, #8]
 80029b8:	9301      	str	r3, [sp, #4]
 80029ba:	f000 f9e3 	bl	8002d84 <_vfiprintf_r>
 80029be:	b003      	add	sp, #12
 80029c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80029c4:	b004      	add	sp, #16
 80029c6:	4770      	bx	lr
 80029c8:	20000064 	.word	0x20000064

080029cc <__sread>:
 80029cc:	b510      	push	{r4, lr}
 80029ce:	460c      	mov	r4, r1
 80029d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029d4:	f000 f868 	bl	8002aa8 <_read_r>
 80029d8:	2800      	cmp	r0, #0
 80029da:	bfab      	itete	ge
 80029dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80029de:	89a3      	ldrhlt	r3, [r4, #12]
 80029e0:	181b      	addge	r3, r3, r0
 80029e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80029e6:	bfac      	ite	ge
 80029e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80029ea:	81a3      	strhlt	r3, [r4, #12]
 80029ec:	bd10      	pop	{r4, pc}

080029ee <__swrite>:
 80029ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029f2:	461f      	mov	r7, r3
 80029f4:	898b      	ldrh	r3, [r1, #12]
 80029f6:	4605      	mov	r5, r0
 80029f8:	05db      	lsls	r3, r3, #23
 80029fa:	460c      	mov	r4, r1
 80029fc:	4616      	mov	r6, r2
 80029fe:	d505      	bpl.n	8002a0c <__swrite+0x1e>
 8002a00:	2302      	movs	r3, #2
 8002a02:	2200      	movs	r2, #0
 8002a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a08:	f000 f83c 	bl	8002a84 <_lseek_r>
 8002a0c:	89a3      	ldrh	r3, [r4, #12]
 8002a0e:	4632      	mov	r2, r6
 8002a10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a14:	81a3      	strh	r3, [r4, #12]
 8002a16:	4628      	mov	r0, r5
 8002a18:	463b      	mov	r3, r7
 8002a1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a22:	f000 b853 	b.w	8002acc <_write_r>

08002a26 <__sseek>:
 8002a26:	b510      	push	{r4, lr}
 8002a28:	460c      	mov	r4, r1
 8002a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a2e:	f000 f829 	bl	8002a84 <_lseek_r>
 8002a32:	1c43      	adds	r3, r0, #1
 8002a34:	89a3      	ldrh	r3, [r4, #12]
 8002a36:	bf15      	itete	ne
 8002a38:	6560      	strne	r0, [r4, #84]	; 0x54
 8002a3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002a3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002a42:	81a3      	strheq	r3, [r4, #12]
 8002a44:	bf18      	it	ne
 8002a46:	81a3      	strhne	r3, [r4, #12]
 8002a48:	bd10      	pop	{r4, pc}

08002a4a <__sclose>:
 8002a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a4e:	f000 b809 	b.w	8002a64 <_close_r>

08002a52 <memset>:
 8002a52:	4603      	mov	r3, r0
 8002a54:	4402      	add	r2, r0
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d100      	bne.n	8002a5c <memset+0xa>
 8002a5a:	4770      	bx	lr
 8002a5c:	f803 1b01 	strb.w	r1, [r3], #1
 8002a60:	e7f9      	b.n	8002a56 <memset+0x4>
	...

08002a64 <_close_r>:
 8002a64:	b538      	push	{r3, r4, r5, lr}
 8002a66:	2300      	movs	r3, #0
 8002a68:	4d05      	ldr	r5, [pc, #20]	; (8002a80 <_close_r+0x1c>)
 8002a6a:	4604      	mov	r4, r0
 8002a6c:	4608      	mov	r0, r1
 8002a6e:	602b      	str	r3, [r5, #0]
 8002a70:	f7fd ff95 	bl	800099e <_close>
 8002a74:	1c43      	adds	r3, r0, #1
 8002a76:	d102      	bne.n	8002a7e <_close_r+0x1a>
 8002a78:	682b      	ldr	r3, [r5, #0]
 8002a7a:	b103      	cbz	r3, 8002a7e <_close_r+0x1a>
 8002a7c:	6023      	str	r3, [r4, #0]
 8002a7e:	bd38      	pop	{r3, r4, r5, pc}
 8002a80:	20000284 	.word	0x20000284

08002a84 <_lseek_r>:
 8002a84:	b538      	push	{r3, r4, r5, lr}
 8002a86:	4604      	mov	r4, r0
 8002a88:	4608      	mov	r0, r1
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	4d05      	ldr	r5, [pc, #20]	; (8002aa4 <_lseek_r+0x20>)
 8002a90:	602a      	str	r2, [r5, #0]
 8002a92:	461a      	mov	r2, r3
 8002a94:	f7fd ffa7 	bl	80009e6 <_lseek>
 8002a98:	1c43      	adds	r3, r0, #1
 8002a9a:	d102      	bne.n	8002aa2 <_lseek_r+0x1e>
 8002a9c:	682b      	ldr	r3, [r5, #0]
 8002a9e:	b103      	cbz	r3, 8002aa2 <_lseek_r+0x1e>
 8002aa0:	6023      	str	r3, [r4, #0]
 8002aa2:	bd38      	pop	{r3, r4, r5, pc}
 8002aa4:	20000284 	.word	0x20000284

08002aa8 <_read_r>:
 8002aa8:	b538      	push	{r3, r4, r5, lr}
 8002aaa:	4604      	mov	r4, r0
 8002aac:	4608      	mov	r0, r1
 8002aae:	4611      	mov	r1, r2
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	4d05      	ldr	r5, [pc, #20]	; (8002ac8 <_read_r+0x20>)
 8002ab4:	602a      	str	r2, [r5, #0]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	f7fd ff38 	bl	800092c <_read>
 8002abc:	1c43      	adds	r3, r0, #1
 8002abe:	d102      	bne.n	8002ac6 <_read_r+0x1e>
 8002ac0:	682b      	ldr	r3, [r5, #0]
 8002ac2:	b103      	cbz	r3, 8002ac6 <_read_r+0x1e>
 8002ac4:	6023      	str	r3, [r4, #0]
 8002ac6:	bd38      	pop	{r3, r4, r5, pc}
 8002ac8:	20000284 	.word	0x20000284

08002acc <_write_r>:
 8002acc:	b538      	push	{r3, r4, r5, lr}
 8002ace:	4604      	mov	r4, r0
 8002ad0:	4608      	mov	r0, r1
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	4d05      	ldr	r5, [pc, #20]	; (8002aec <_write_r+0x20>)
 8002ad8:	602a      	str	r2, [r5, #0]
 8002ada:	461a      	mov	r2, r3
 8002adc:	f7fd ff43 	bl	8000966 <_write>
 8002ae0:	1c43      	adds	r3, r0, #1
 8002ae2:	d102      	bne.n	8002aea <_write_r+0x1e>
 8002ae4:	682b      	ldr	r3, [r5, #0]
 8002ae6:	b103      	cbz	r3, 8002aea <_write_r+0x1e>
 8002ae8:	6023      	str	r3, [r4, #0]
 8002aea:	bd38      	pop	{r3, r4, r5, pc}
 8002aec:	20000284 	.word	0x20000284

08002af0 <__errno>:
 8002af0:	4b01      	ldr	r3, [pc, #4]	; (8002af8 <__errno+0x8>)
 8002af2:	6818      	ldr	r0, [r3, #0]
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	20000064 	.word	0x20000064

08002afc <__libc_init_array>:
 8002afc:	b570      	push	{r4, r5, r6, lr}
 8002afe:	2600      	movs	r6, #0
 8002b00:	4d0c      	ldr	r5, [pc, #48]	; (8002b34 <__libc_init_array+0x38>)
 8002b02:	4c0d      	ldr	r4, [pc, #52]	; (8002b38 <__libc_init_array+0x3c>)
 8002b04:	1b64      	subs	r4, r4, r5
 8002b06:	10a4      	asrs	r4, r4, #2
 8002b08:	42a6      	cmp	r6, r4
 8002b0a:	d109      	bne.n	8002b20 <__libc_init_array+0x24>
 8002b0c:	f000 fdca 	bl	80036a4 <_init>
 8002b10:	2600      	movs	r6, #0
 8002b12:	4d0a      	ldr	r5, [pc, #40]	; (8002b3c <__libc_init_array+0x40>)
 8002b14:	4c0a      	ldr	r4, [pc, #40]	; (8002b40 <__libc_init_array+0x44>)
 8002b16:	1b64      	subs	r4, r4, r5
 8002b18:	10a4      	asrs	r4, r4, #2
 8002b1a:	42a6      	cmp	r6, r4
 8002b1c:	d105      	bne.n	8002b2a <__libc_init_array+0x2e>
 8002b1e:	bd70      	pop	{r4, r5, r6, pc}
 8002b20:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b24:	4798      	blx	r3
 8002b26:	3601      	adds	r6, #1
 8002b28:	e7ee      	b.n	8002b08 <__libc_init_array+0xc>
 8002b2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b2e:	4798      	blx	r3
 8002b30:	3601      	adds	r6, #1
 8002b32:	e7f2      	b.n	8002b1a <__libc_init_array+0x1e>
 8002b34:	08003740 	.word	0x08003740
 8002b38:	08003740 	.word	0x08003740
 8002b3c:	08003740 	.word	0x08003740
 8002b40:	08003744 	.word	0x08003744

08002b44 <__retarget_lock_init_recursive>:
 8002b44:	4770      	bx	lr

08002b46 <__retarget_lock_acquire_recursive>:
 8002b46:	4770      	bx	lr

08002b48 <__retarget_lock_release_recursive>:
 8002b48:	4770      	bx	lr
	...

08002b4c <_free_r>:
 8002b4c:	b538      	push	{r3, r4, r5, lr}
 8002b4e:	4605      	mov	r5, r0
 8002b50:	2900      	cmp	r1, #0
 8002b52:	d040      	beq.n	8002bd6 <_free_r+0x8a>
 8002b54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b58:	1f0c      	subs	r4, r1, #4
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	bfb8      	it	lt
 8002b5e:	18e4      	addlt	r4, r4, r3
 8002b60:	f000 f8dc 	bl	8002d1c <__malloc_lock>
 8002b64:	4a1c      	ldr	r2, [pc, #112]	; (8002bd8 <_free_r+0x8c>)
 8002b66:	6813      	ldr	r3, [r2, #0]
 8002b68:	b933      	cbnz	r3, 8002b78 <_free_r+0x2c>
 8002b6a:	6063      	str	r3, [r4, #4]
 8002b6c:	6014      	str	r4, [r2, #0]
 8002b6e:	4628      	mov	r0, r5
 8002b70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b74:	f000 b8d8 	b.w	8002d28 <__malloc_unlock>
 8002b78:	42a3      	cmp	r3, r4
 8002b7a:	d908      	bls.n	8002b8e <_free_r+0x42>
 8002b7c:	6820      	ldr	r0, [r4, #0]
 8002b7e:	1821      	adds	r1, r4, r0
 8002b80:	428b      	cmp	r3, r1
 8002b82:	bf01      	itttt	eq
 8002b84:	6819      	ldreq	r1, [r3, #0]
 8002b86:	685b      	ldreq	r3, [r3, #4]
 8002b88:	1809      	addeq	r1, r1, r0
 8002b8a:	6021      	streq	r1, [r4, #0]
 8002b8c:	e7ed      	b.n	8002b6a <_free_r+0x1e>
 8002b8e:	461a      	mov	r2, r3
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	b10b      	cbz	r3, 8002b98 <_free_r+0x4c>
 8002b94:	42a3      	cmp	r3, r4
 8002b96:	d9fa      	bls.n	8002b8e <_free_r+0x42>
 8002b98:	6811      	ldr	r1, [r2, #0]
 8002b9a:	1850      	adds	r0, r2, r1
 8002b9c:	42a0      	cmp	r0, r4
 8002b9e:	d10b      	bne.n	8002bb8 <_free_r+0x6c>
 8002ba0:	6820      	ldr	r0, [r4, #0]
 8002ba2:	4401      	add	r1, r0
 8002ba4:	1850      	adds	r0, r2, r1
 8002ba6:	4283      	cmp	r3, r0
 8002ba8:	6011      	str	r1, [r2, #0]
 8002baa:	d1e0      	bne.n	8002b6e <_free_r+0x22>
 8002bac:	6818      	ldr	r0, [r3, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	4408      	add	r0, r1
 8002bb2:	6010      	str	r0, [r2, #0]
 8002bb4:	6053      	str	r3, [r2, #4]
 8002bb6:	e7da      	b.n	8002b6e <_free_r+0x22>
 8002bb8:	d902      	bls.n	8002bc0 <_free_r+0x74>
 8002bba:	230c      	movs	r3, #12
 8002bbc:	602b      	str	r3, [r5, #0]
 8002bbe:	e7d6      	b.n	8002b6e <_free_r+0x22>
 8002bc0:	6820      	ldr	r0, [r4, #0]
 8002bc2:	1821      	adds	r1, r4, r0
 8002bc4:	428b      	cmp	r3, r1
 8002bc6:	bf01      	itttt	eq
 8002bc8:	6819      	ldreq	r1, [r3, #0]
 8002bca:	685b      	ldreq	r3, [r3, #4]
 8002bcc:	1809      	addeq	r1, r1, r0
 8002bce:	6021      	streq	r1, [r4, #0]
 8002bd0:	6063      	str	r3, [r4, #4]
 8002bd2:	6054      	str	r4, [r2, #4]
 8002bd4:	e7cb      	b.n	8002b6e <_free_r+0x22>
 8002bd6:	bd38      	pop	{r3, r4, r5, pc}
 8002bd8:	2000028c 	.word	0x2000028c

08002bdc <sbrk_aligned>:
 8002bdc:	b570      	push	{r4, r5, r6, lr}
 8002bde:	4e0e      	ldr	r6, [pc, #56]	; (8002c18 <sbrk_aligned+0x3c>)
 8002be0:	460c      	mov	r4, r1
 8002be2:	6831      	ldr	r1, [r6, #0]
 8002be4:	4605      	mov	r5, r0
 8002be6:	b911      	cbnz	r1, 8002bee <sbrk_aligned+0x12>
 8002be8:	f000 fcba 	bl	8003560 <_sbrk_r>
 8002bec:	6030      	str	r0, [r6, #0]
 8002bee:	4621      	mov	r1, r4
 8002bf0:	4628      	mov	r0, r5
 8002bf2:	f000 fcb5 	bl	8003560 <_sbrk_r>
 8002bf6:	1c43      	adds	r3, r0, #1
 8002bf8:	d00a      	beq.n	8002c10 <sbrk_aligned+0x34>
 8002bfa:	1cc4      	adds	r4, r0, #3
 8002bfc:	f024 0403 	bic.w	r4, r4, #3
 8002c00:	42a0      	cmp	r0, r4
 8002c02:	d007      	beq.n	8002c14 <sbrk_aligned+0x38>
 8002c04:	1a21      	subs	r1, r4, r0
 8002c06:	4628      	mov	r0, r5
 8002c08:	f000 fcaa 	bl	8003560 <_sbrk_r>
 8002c0c:	3001      	adds	r0, #1
 8002c0e:	d101      	bne.n	8002c14 <sbrk_aligned+0x38>
 8002c10:	f04f 34ff 	mov.w	r4, #4294967295
 8002c14:	4620      	mov	r0, r4
 8002c16:	bd70      	pop	{r4, r5, r6, pc}
 8002c18:	20000290 	.word	0x20000290

08002c1c <_malloc_r>:
 8002c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c20:	1ccd      	adds	r5, r1, #3
 8002c22:	f025 0503 	bic.w	r5, r5, #3
 8002c26:	3508      	adds	r5, #8
 8002c28:	2d0c      	cmp	r5, #12
 8002c2a:	bf38      	it	cc
 8002c2c:	250c      	movcc	r5, #12
 8002c2e:	2d00      	cmp	r5, #0
 8002c30:	4607      	mov	r7, r0
 8002c32:	db01      	blt.n	8002c38 <_malloc_r+0x1c>
 8002c34:	42a9      	cmp	r1, r5
 8002c36:	d905      	bls.n	8002c44 <_malloc_r+0x28>
 8002c38:	230c      	movs	r3, #12
 8002c3a:	2600      	movs	r6, #0
 8002c3c:	603b      	str	r3, [r7, #0]
 8002c3e:	4630      	mov	r0, r6
 8002c40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c44:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002d18 <_malloc_r+0xfc>
 8002c48:	f000 f868 	bl	8002d1c <__malloc_lock>
 8002c4c:	f8d8 3000 	ldr.w	r3, [r8]
 8002c50:	461c      	mov	r4, r3
 8002c52:	bb5c      	cbnz	r4, 8002cac <_malloc_r+0x90>
 8002c54:	4629      	mov	r1, r5
 8002c56:	4638      	mov	r0, r7
 8002c58:	f7ff ffc0 	bl	8002bdc <sbrk_aligned>
 8002c5c:	1c43      	adds	r3, r0, #1
 8002c5e:	4604      	mov	r4, r0
 8002c60:	d155      	bne.n	8002d0e <_malloc_r+0xf2>
 8002c62:	f8d8 4000 	ldr.w	r4, [r8]
 8002c66:	4626      	mov	r6, r4
 8002c68:	2e00      	cmp	r6, #0
 8002c6a:	d145      	bne.n	8002cf8 <_malloc_r+0xdc>
 8002c6c:	2c00      	cmp	r4, #0
 8002c6e:	d048      	beq.n	8002d02 <_malloc_r+0xe6>
 8002c70:	6823      	ldr	r3, [r4, #0]
 8002c72:	4631      	mov	r1, r6
 8002c74:	4638      	mov	r0, r7
 8002c76:	eb04 0903 	add.w	r9, r4, r3
 8002c7a:	f000 fc71 	bl	8003560 <_sbrk_r>
 8002c7e:	4581      	cmp	r9, r0
 8002c80:	d13f      	bne.n	8002d02 <_malloc_r+0xe6>
 8002c82:	6821      	ldr	r1, [r4, #0]
 8002c84:	4638      	mov	r0, r7
 8002c86:	1a6d      	subs	r5, r5, r1
 8002c88:	4629      	mov	r1, r5
 8002c8a:	f7ff ffa7 	bl	8002bdc <sbrk_aligned>
 8002c8e:	3001      	adds	r0, #1
 8002c90:	d037      	beq.n	8002d02 <_malloc_r+0xe6>
 8002c92:	6823      	ldr	r3, [r4, #0]
 8002c94:	442b      	add	r3, r5
 8002c96:	6023      	str	r3, [r4, #0]
 8002c98:	f8d8 3000 	ldr.w	r3, [r8]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d038      	beq.n	8002d12 <_malloc_r+0xf6>
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	42a2      	cmp	r2, r4
 8002ca4:	d12b      	bne.n	8002cfe <_malloc_r+0xe2>
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	e00f      	b.n	8002ccc <_malloc_r+0xb0>
 8002cac:	6822      	ldr	r2, [r4, #0]
 8002cae:	1b52      	subs	r2, r2, r5
 8002cb0:	d41f      	bmi.n	8002cf2 <_malloc_r+0xd6>
 8002cb2:	2a0b      	cmp	r2, #11
 8002cb4:	d917      	bls.n	8002ce6 <_malloc_r+0xca>
 8002cb6:	1961      	adds	r1, r4, r5
 8002cb8:	42a3      	cmp	r3, r4
 8002cba:	6025      	str	r5, [r4, #0]
 8002cbc:	bf18      	it	ne
 8002cbe:	6059      	strne	r1, [r3, #4]
 8002cc0:	6863      	ldr	r3, [r4, #4]
 8002cc2:	bf08      	it	eq
 8002cc4:	f8c8 1000 	streq.w	r1, [r8]
 8002cc8:	5162      	str	r2, [r4, r5]
 8002cca:	604b      	str	r3, [r1, #4]
 8002ccc:	4638      	mov	r0, r7
 8002cce:	f104 060b 	add.w	r6, r4, #11
 8002cd2:	f000 f829 	bl	8002d28 <__malloc_unlock>
 8002cd6:	f026 0607 	bic.w	r6, r6, #7
 8002cda:	1d23      	adds	r3, r4, #4
 8002cdc:	1af2      	subs	r2, r6, r3
 8002cde:	d0ae      	beq.n	8002c3e <_malloc_r+0x22>
 8002ce0:	1b9b      	subs	r3, r3, r6
 8002ce2:	50a3      	str	r3, [r4, r2]
 8002ce4:	e7ab      	b.n	8002c3e <_malloc_r+0x22>
 8002ce6:	42a3      	cmp	r3, r4
 8002ce8:	6862      	ldr	r2, [r4, #4]
 8002cea:	d1dd      	bne.n	8002ca8 <_malloc_r+0x8c>
 8002cec:	f8c8 2000 	str.w	r2, [r8]
 8002cf0:	e7ec      	b.n	8002ccc <_malloc_r+0xb0>
 8002cf2:	4623      	mov	r3, r4
 8002cf4:	6864      	ldr	r4, [r4, #4]
 8002cf6:	e7ac      	b.n	8002c52 <_malloc_r+0x36>
 8002cf8:	4634      	mov	r4, r6
 8002cfa:	6876      	ldr	r6, [r6, #4]
 8002cfc:	e7b4      	b.n	8002c68 <_malloc_r+0x4c>
 8002cfe:	4613      	mov	r3, r2
 8002d00:	e7cc      	b.n	8002c9c <_malloc_r+0x80>
 8002d02:	230c      	movs	r3, #12
 8002d04:	4638      	mov	r0, r7
 8002d06:	603b      	str	r3, [r7, #0]
 8002d08:	f000 f80e 	bl	8002d28 <__malloc_unlock>
 8002d0c:	e797      	b.n	8002c3e <_malloc_r+0x22>
 8002d0e:	6025      	str	r5, [r4, #0]
 8002d10:	e7dc      	b.n	8002ccc <_malloc_r+0xb0>
 8002d12:	605b      	str	r3, [r3, #4]
 8002d14:	deff      	udf	#255	; 0xff
 8002d16:	bf00      	nop
 8002d18:	2000028c 	.word	0x2000028c

08002d1c <__malloc_lock>:
 8002d1c:	4801      	ldr	r0, [pc, #4]	; (8002d24 <__malloc_lock+0x8>)
 8002d1e:	f7ff bf12 	b.w	8002b46 <__retarget_lock_acquire_recursive>
 8002d22:	bf00      	nop
 8002d24:	20000288 	.word	0x20000288

08002d28 <__malloc_unlock>:
 8002d28:	4801      	ldr	r0, [pc, #4]	; (8002d30 <__malloc_unlock+0x8>)
 8002d2a:	f7ff bf0d 	b.w	8002b48 <__retarget_lock_release_recursive>
 8002d2e:	bf00      	nop
 8002d30:	20000288 	.word	0x20000288

08002d34 <__sfputc_r>:
 8002d34:	6893      	ldr	r3, [r2, #8]
 8002d36:	b410      	push	{r4}
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	6093      	str	r3, [r2, #8]
 8002d3e:	da07      	bge.n	8002d50 <__sfputc_r+0x1c>
 8002d40:	6994      	ldr	r4, [r2, #24]
 8002d42:	42a3      	cmp	r3, r4
 8002d44:	db01      	blt.n	8002d4a <__sfputc_r+0x16>
 8002d46:	290a      	cmp	r1, #10
 8002d48:	d102      	bne.n	8002d50 <__sfputc_r+0x1c>
 8002d4a:	bc10      	pop	{r4}
 8002d4c:	f000 bb72 	b.w	8003434 <__swbuf_r>
 8002d50:	6813      	ldr	r3, [r2, #0]
 8002d52:	1c58      	adds	r0, r3, #1
 8002d54:	6010      	str	r0, [r2, #0]
 8002d56:	7019      	strb	r1, [r3, #0]
 8002d58:	4608      	mov	r0, r1
 8002d5a:	bc10      	pop	{r4}
 8002d5c:	4770      	bx	lr

08002d5e <__sfputs_r>:
 8002d5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d60:	4606      	mov	r6, r0
 8002d62:	460f      	mov	r7, r1
 8002d64:	4614      	mov	r4, r2
 8002d66:	18d5      	adds	r5, r2, r3
 8002d68:	42ac      	cmp	r4, r5
 8002d6a:	d101      	bne.n	8002d70 <__sfputs_r+0x12>
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	e007      	b.n	8002d80 <__sfputs_r+0x22>
 8002d70:	463a      	mov	r2, r7
 8002d72:	4630      	mov	r0, r6
 8002d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d78:	f7ff ffdc 	bl	8002d34 <__sfputc_r>
 8002d7c:	1c43      	adds	r3, r0, #1
 8002d7e:	d1f3      	bne.n	8002d68 <__sfputs_r+0xa>
 8002d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d84 <_vfiprintf_r>:
 8002d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d88:	460d      	mov	r5, r1
 8002d8a:	4614      	mov	r4, r2
 8002d8c:	4698      	mov	r8, r3
 8002d8e:	4606      	mov	r6, r0
 8002d90:	b09d      	sub	sp, #116	; 0x74
 8002d92:	b118      	cbz	r0, 8002d9c <_vfiprintf_r+0x18>
 8002d94:	6a03      	ldr	r3, [r0, #32]
 8002d96:	b90b      	cbnz	r3, 8002d9c <_vfiprintf_r+0x18>
 8002d98:	f7ff fdd0 	bl	800293c <__sinit>
 8002d9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d9e:	07d9      	lsls	r1, r3, #31
 8002da0:	d405      	bmi.n	8002dae <_vfiprintf_r+0x2a>
 8002da2:	89ab      	ldrh	r3, [r5, #12]
 8002da4:	059a      	lsls	r2, r3, #22
 8002da6:	d402      	bmi.n	8002dae <_vfiprintf_r+0x2a>
 8002da8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002daa:	f7ff fecc 	bl	8002b46 <__retarget_lock_acquire_recursive>
 8002dae:	89ab      	ldrh	r3, [r5, #12]
 8002db0:	071b      	lsls	r3, r3, #28
 8002db2:	d501      	bpl.n	8002db8 <_vfiprintf_r+0x34>
 8002db4:	692b      	ldr	r3, [r5, #16]
 8002db6:	b99b      	cbnz	r3, 8002de0 <_vfiprintf_r+0x5c>
 8002db8:	4629      	mov	r1, r5
 8002dba:	4630      	mov	r0, r6
 8002dbc:	f000 fb78 	bl	80034b0 <__swsetup_r>
 8002dc0:	b170      	cbz	r0, 8002de0 <_vfiprintf_r+0x5c>
 8002dc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002dc4:	07dc      	lsls	r4, r3, #31
 8002dc6:	d504      	bpl.n	8002dd2 <_vfiprintf_r+0x4e>
 8002dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dcc:	b01d      	add	sp, #116	; 0x74
 8002dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dd2:	89ab      	ldrh	r3, [r5, #12]
 8002dd4:	0598      	lsls	r0, r3, #22
 8002dd6:	d4f7      	bmi.n	8002dc8 <_vfiprintf_r+0x44>
 8002dd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002dda:	f7ff feb5 	bl	8002b48 <__retarget_lock_release_recursive>
 8002dde:	e7f3      	b.n	8002dc8 <_vfiprintf_r+0x44>
 8002de0:	2300      	movs	r3, #0
 8002de2:	9309      	str	r3, [sp, #36]	; 0x24
 8002de4:	2320      	movs	r3, #32
 8002de6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002dea:	2330      	movs	r3, #48	; 0x30
 8002dec:	f04f 0901 	mov.w	r9, #1
 8002df0:	f8cd 800c 	str.w	r8, [sp, #12]
 8002df4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8002fa4 <_vfiprintf_r+0x220>
 8002df8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002dfc:	4623      	mov	r3, r4
 8002dfe:	469a      	mov	sl, r3
 8002e00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e04:	b10a      	cbz	r2, 8002e0a <_vfiprintf_r+0x86>
 8002e06:	2a25      	cmp	r2, #37	; 0x25
 8002e08:	d1f9      	bne.n	8002dfe <_vfiprintf_r+0x7a>
 8002e0a:	ebba 0b04 	subs.w	fp, sl, r4
 8002e0e:	d00b      	beq.n	8002e28 <_vfiprintf_r+0xa4>
 8002e10:	465b      	mov	r3, fp
 8002e12:	4622      	mov	r2, r4
 8002e14:	4629      	mov	r1, r5
 8002e16:	4630      	mov	r0, r6
 8002e18:	f7ff ffa1 	bl	8002d5e <__sfputs_r>
 8002e1c:	3001      	adds	r0, #1
 8002e1e:	f000 80a9 	beq.w	8002f74 <_vfiprintf_r+0x1f0>
 8002e22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002e24:	445a      	add	r2, fp
 8002e26:	9209      	str	r2, [sp, #36]	; 0x24
 8002e28:	f89a 3000 	ldrb.w	r3, [sl]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 80a1 	beq.w	8002f74 <_vfiprintf_r+0x1f0>
 8002e32:	2300      	movs	r3, #0
 8002e34:	f04f 32ff 	mov.w	r2, #4294967295
 8002e38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e3c:	f10a 0a01 	add.w	sl, sl, #1
 8002e40:	9304      	str	r3, [sp, #16]
 8002e42:	9307      	str	r3, [sp, #28]
 8002e44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e48:	931a      	str	r3, [sp, #104]	; 0x68
 8002e4a:	4654      	mov	r4, sl
 8002e4c:	2205      	movs	r2, #5
 8002e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e52:	4854      	ldr	r0, [pc, #336]	; (8002fa4 <_vfiprintf_r+0x220>)
 8002e54:	f000 fb94 	bl	8003580 <memchr>
 8002e58:	9a04      	ldr	r2, [sp, #16]
 8002e5a:	b9d8      	cbnz	r0, 8002e94 <_vfiprintf_r+0x110>
 8002e5c:	06d1      	lsls	r1, r2, #27
 8002e5e:	bf44      	itt	mi
 8002e60:	2320      	movmi	r3, #32
 8002e62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e66:	0713      	lsls	r3, r2, #28
 8002e68:	bf44      	itt	mi
 8002e6a:	232b      	movmi	r3, #43	; 0x2b
 8002e6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e70:	f89a 3000 	ldrb.w	r3, [sl]
 8002e74:	2b2a      	cmp	r3, #42	; 0x2a
 8002e76:	d015      	beq.n	8002ea4 <_vfiprintf_r+0x120>
 8002e78:	4654      	mov	r4, sl
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f04f 0c0a 	mov.w	ip, #10
 8002e80:	9a07      	ldr	r2, [sp, #28]
 8002e82:	4621      	mov	r1, r4
 8002e84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e88:	3b30      	subs	r3, #48	; 0x30
 8002e8a:	2b09      	cmp	r3, #9
 8002e8c:	d94d      	bls.n	8002f2a <_vfiprintf_r+0x1a6>
 8002e8e:	b1b0      	cbz	r0, 8002ebe <_vfiprintf_r+0x13a>
 8002e90:	9207      	str	r2, [sp, #28]
 8002e92:	e014      	b.n	8002ebe <_vfiprintf_r+0x13a>
 8002e94:	eba0 0308 	sub.w	r3, r0, r8
 8002e98:	fa09 f303 	lsl.w	r3, r9, r3
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	46a2      	mov	sl, r4
 8002ea0:	9304      	str	r3, [sp, #16]
 8002ea2:	e7d2      	b.n	8002e4a <_vfiprintf_r+0xc6>
 8002ea4:	9b03      	ldr	r3, [sp, #12]
 8002ea6:	1d19      	adds	r1, r3, #4
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	9103      	str	r1, [sp, #12]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	bfbb      	ittet	lt
 8002eb0:	425b      	neglt	r3, r3
 8002eb2:	f042 0202 	orrlt.w	r2, r2, #2
 8002eb6:	9307      	strge	r3, [sp, #28]
 8002eb8:	9307      	strlt	r3, [sp, #28]
 8002eba:	bfb8      	it	lt
 8002ebc:	9204      	strlt	r2, [sp, #16]
 8002ebe:	7823      	ldrb	r3, [r4, #0]
 8002ec0:	2b2e      	cmp	r3, #46	; 0x2e
 8002ec2:	d10c      	bne.n	8002ede <_vfiprintf_r+0x15a>
 8002ec4:	7863      	ldrb	r3, [r4, #1]
 8002ec6:	2b2a      	cmp	r3, #42	; 0x2a
 8002ec8:	d134      	bne.n	8002f34 <_vfiprintf_r+0x1b0>
 8002eca:	9b03      	ldr	r3, [sp, #12]
 8002ecc:	3402      	adds	r4, #2
 8002ece:	1d1a      	adds	r2, r3, #4
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	9203      	str	r2, [sp, #12]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	bfb8      	it	lt
 8002ed8:	f04f 33ff 	movlt.w	r3, #4294967295
 8002edc:	9305      	str	r3, [sp, #20]
 8002ede:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002fa8 <_vfiprintf_r+0x224>
 8002ee2:	2203      	movs	r2, #3
 8002ee4:	4650      	mov	r0, sl
 8002ee6:	7821      	ldrb	r1, [r4, #0]
 8002ee8:	f000 fb4a 	bl	8003580 <memchr>
 8002eec:	b138      	cbz	r0, 8002efe <_vfiprintf_r+0x17a>
 8002eee:	2240      	movs	r2, #64	; 0x40
 8002ef0:	9b04      	ldr	r3, [sp, #16]
 8002ef2:	eba0 000a 	sub.w	r0, r0, sl
 8002ef6:	4082      	lsls	r2, r0
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	3401      	adds	r4, #1
 8002efc:	9304      	str	r3, [sp, #16]
 8002efe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f02:	2206      	movs	r2, #6
 8002f04:	4829      	ldr	r0, [pc, #164]	; (8002fac <_vfiprintf_r+0x228>)
 8002f06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f0a:	f000 fb39 	bl	8003580 <memchr>
 8002f0e:	2800      	cmp	r0, #0
 8002f10:	d03f      	beq.n	8002f92 <_vfiprintf_r+0x20e>
 8002f12:	4b27      	ldr	r3, [pc, #156]	; (8002fb0 <_vfiprintf_r+0x22c>)
 8002f14:	bb1b      	cbnz	r3, 8002f5e <_vfiprintf_r+0x1da>
 8002f16:	9b03      	ldr	r3, [sp, #12]
 8002f18:	3307      	adds	r3, #7
 8002f1a:	f023 0307 	bic.w	r3, r3, #7
 8002f1e:	3308      	adds	r3, #8
 8002f20:	9303      	str	r3, [sp, #12]
 8002f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f24:	443b      	add	r3, r7
 8002f26:	9309      	str	r3, [sp, #36]	; 0x24
 8002f28:	e768      	b.n	8002dfc <_vfiprintf_r+0x78>
 8002f2a:	460c      	mov	r4, r1
 8002f2c:	2001      	movs	r0, #1
 8002f2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f32:	e7a6      	b.n	8002e82 <_vfiprintf_r+0xfe>
 8002f34:	2300      	movs	r3, #0
 8002f36:	f04f 0c0a 	mov.w	ip, #10
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	3401      	adds	r4, #1
 8002f3e:	9305      	str	r3, [sp, #20]
 8002f40:	4620      	mov	r0, r4
 8002f42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f46:	3a30      	subs	r2, #48	; 0x30
 8002f48:	2a09      	cmp	r2, #9
 8002f4a:	d903      	bls.n	8002f54 <_vfiprintf_r+0x1d0>
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d0c6      	beq.n	8002ede <_vfiprintf_r+0x15a>
 8002f50:	9105      	str	r1, [sp, #20]
 8002f52:	e7c4      	b.n	8002ede <_vfiprintf_r+0x15a>
 8002f54:	4604      	mov	r4, r0
 8002f56:	2301      	movs	r3, #1
 8002f58:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f5c:	e7f0      	b.n	8002f40 <_vfiprintf_r+0x1bc>
 8002f5e:	ab03      	add	r3, sp, #12
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	462a      	mov	r2, r5
 8002f64:	4630      	mov	r0, r6
 8002f66:	4b13      	ldr	r3, [pc, #76]	; (8002fb4 <_vfiprintf_r+0x230>)
 8002f68:	a904      	add	r1, sp, #16
 8002f6a:	f3af 8000 	nop.w
 8002f6e:	4607      	mov	r7, r0
 8002f70:	1c78      	adds	r0, r7, #1
 8002f72:	d1d6      	bne.n	8002f22 <_vfiprintf_r+0x19e>
 8002f74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f76:	07d9      	lsls	r1, r3, #31
 8002f78:	d405      	bmi.n	8002f86 <_vfiprintf_r+0x202>
 8002f7a:	89ab      	ldrh	r3, [r5, #12]
 8002f7c:	059a      	lsls	r2, r3, #22
 8002f7e:	d402      	bmi.n	8002f86 <_vfiprintf_r+0x202>
 8002f80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f82:	f7ff fde1 	bl	8002b48 <__retarget_lock_release_recursive>
 8002f86:	89ab      	ldrh	r3, [r5, #12]
 8002f88:	065b      	lsls	r3, r3, #25
 8002f8a:	f53f af1d 	bmi.w	8002dc8 <_vfiprintf_r+0x44>
 8002f8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f90:	e71c      	b.n	8002dcc <_vfiprintf_r+0x48>
 8002f92:	ab03      	add	r3, sp, #12
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	462a      	mov	r2, r5
 8002f98:	4630      	mov	r0, r6
 8002f9a:	4b06      	ldr	r3, [pc, #24]	; (8002fb4 <_vfiprintf_r+0x230>)
 8002f9c:	a904      	add	r1, sp, #16
 8002f9e:	f000 f87d 	bl	800309c <_printf_i>
 8002fa2:	e7e4      	b.n	8002f6e <_vfiprintf_r+0x1ea>
 8002fa4:	0800370a 	.word	0x0800370a
 8002fa8:	08003710 	.word	0x08003710
 8002fac:	08003714 	.word	0x08003714
 8002fb0:	00000000 	.word	0x00000000
 8002fb4:	08002d5f 	.word	0x08002d5f

08002fb8 <_printf_common>:
 8002fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fbc:	4616      	mov	r6, r2
 8002fbe:	4699      	mov	r9, r3
 8002fc0:	688a      	ldr	r2, [r1, #8]
 8002fc2:	690b      	ldr	r3, [r1, #16]
 8002fc4:	4607      	mov	r7, r0
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	bfb8      	it	lt
 8002fca:	4613      	movlt	r3, r2
 8002fcc:	6033      	str	r3, [r6, #0]
 8002fce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002fd2:	460c      	mov	r4, r1
 8002fd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002fd8:	b10a      	cbz	r2, 8002fde <_printf_common+0x26>
 8002fda:	3301      	adds	r3, #1
 8002fdc:	6033      	str	r3, [r6, #0]
 8002fde:	6823      	ldr	r3, [r4, #0]
 8002fe0:	0699      	lsls	r1, r3, #26
 8002fe2:	bf42      	ittt	mi
 8002fe4:	6833      	ldrmi	r3, [r6, #0]
 8002fe6:	3302      	addmi	r3, #2
 8002fe8:	6033      	strmi	r3, [r6, #0]
 8002fea:	6825      	ldr	r5, [r4, #0]
 8002fec:	f015 0506 	ands.w	r5, r5, #6
 8002ff0:	d106      	bne.n	8003000 <_printf_common+0x48>
 8002ff2:	f104 0a19 	add.w	sl, r4, #25
 8002ff6:	68e3      	ldr	r3, [r4, #12]
 8002ff8:	6832      	ldr	r2, [r6, #0]
 8002ffa:	1a9b      	subs	r3, r3, r2
 8002ffc:	42ab      	cmp	r3, r5
 8002ffe:	dc2b      	bgt.n	8003058 <_printf_common+0xa0>
 8003000:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003004:	1e13      	subs	r3, r2, #0
 8003006:	6822      	ldr	r2, [r4, #0]
 8003008:	bf18      	it	ne
 800300a:	2301      	movne	r3, #1
 800300c:	0692      	lsls	r2, r2, #26
 800300e:	d430      	bmi.n	8003072 <_printf_common+0xba>
 8003010:	4649      	mov	r1, r9
 8003012:	4638      	mov	r0, r7
 8003014:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003018:	47c0      	blx	r8
 800301a:	3001      	adds	r0, #1
 800301c:	d023      	beq.n	8003066 <_printf_common+0xae>
 800301e:	6823      	ldr	r3, [r4, #0]
 8003020:	6922      	ldr	r2, [r4, #16]
 8003022:	f003 0306 	and.w	r3, r3, #6
 8003026:	2b04      	cmp	r3, #4
 8003028:	bf14      	ite	ne
 800302a:	2500      	movne	r5, #0
 800302c:	6833      	ldreq	r3, [r6, #0]
 800302e:	f04f 0600 	mov.w	r6, #0
 8003032:	bf08      	it	eq
 8003034:	68e5      	ldreq	r5, [r4, #12]
 8003036:	f104 041a 	add.w	r4, r4, #26
 800303a:	bf08      	it	eq
 800303c:	1aed      	subeq	r5, r5, r3
 800303e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003042:	bf08      	it	eq
 8003044:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003048:	4293      	cmp	r3, r2
 800304a:	bfc4      	itt	gt
 800304c:	1a9b      	subgt	r3, r3, r2
 800304e:	18ed      	addgt	r5, r5, r3
 8003050:	42b5      	cmp	r5, r6
 8003052:	d11a      	bne.n	800308a <_printf_common+0xd2>
 8003054:	2000      	movs	r0, #0
 8003056:	e008      	b.n	800306a <_printf_common+0xb2>
 8003058:	2301      	movs	r3, #1
 800305a:	4652      	mov	r2, sl
 800305c:	4649      	mov	r1, r9
 800305e:	4638      	mov	r0, r7
 8003060:	47c0      	blx	r8
 8003062:	3001      	adds	r0, #1
 8003064:	d103      	bne.n	800306e <_printf_common+0xb6>
 8003066:	f04f 30ff 	mov.w	r0, #4294967295
 800306a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800306e:	3501      	adds	r5, #1
 8003070:	e7c1      	b.n	8002ff6 <_printf_common+0x3e>
 8003072:	2030      	movs	r0, #48	; 0x30
 8003074:	18e1      	adds	r1, r4, r3
 8003076:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800307a:	1c5a      	adds	r2, r3, #1
 800307c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003080:	4422      	add	r2, r4
 8003082:	3302      	adds	r3, #2
 8003084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003088:	e7c2      	b.n	8003010 <_printf_common+0x58>
 800308a:	2301      	movs	r3, #1
 800308c:	4622      	mov	r2, r4
 800308e:	4649      	mov	r1, r9
 8003090:	4638      	mov	r0, r7
 8003092:	47c0      	blx	r8
 8003094:	3001      	adds	r0, #1
 8003096:	d0e6      	beq.n	8003066 <_printf_common+0xae>
 8003098:	3601      	adds	r6, #1
 800309a:	e7d9      	b.n	8003050 <_printf_common+0x98>

0800309c <_printf_i>:
 800309c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030a0:	7e0f      	ldrb	r7, [r1, #24]
 80030a2:	4691      	mov	r9, r2
 80030a4:	2f78      	cmp	r7, #120	; 0x78
 80030a6:	4680      	mov	r8, r0
 80030a8:	460c      	mov	r4, r1
 80030aa:	469a      	mov	sl, r3
 80030ac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80030ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80030b2:	d807      	bhi.n	80030c4 <_printf_i+0x28>
 80030b4:	2f62      	cmp	r7, #98	; 0x62
 80030b6:	d80a      	bhi.n	80030ce <_printf_i+0x32>
 80030b8:	2f00      	cmp	r7, #0
 80030ba:	f000 80d5 	beq.w	8003268 <_printf_i+0x1cc>
 80030be:	2f58      	cmp	r7, #88	; 0x58
 80030c0:	f000 80c1 	beq.w	8003246 <_printf_i+0x1aa>
 80030c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80030cc:	e03a      	b.n	8003144 <_printf_i+0xa8>
 80030ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80030d2:	2b15      	cmp	r3, #21
 80030d4:	d8f6      	bhi.n	80030c4 <_printf_i+0x28>
 80030d6:	a101      	add	r1, pc, #4	; (adr r1, 80030dc <_printf_i+0x40>)
 80030d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80030dc:	08003135 	.word	0x08003135
 80030e0:	08003149 	.word	0x08003149
 80030e4:	080030c5 	.word	0x080030c5
 80030e8:	080030c5 	.word	0x080030c5
 80030ec:	080030c5 	.word	0x080030c5
 80030f0:	080030c5 	.word	0x080030c5
 80030f4:	08003149 	.word	0x08003149
 80030f8:	080030c5 	.word	0x080030c5
 80030fc:	080030c5 	.word	0x080030c5
 8003100:	080030c5 	.word	0x080030c5
 8003104:	080030c5 	.word	0x080030c5
 8003108:	0800324f 	.word	0x0800324f
 800310c:	08003175 	.word	0x08003175
 8003110:	08003209 	.word	0x08003209
 8003114:	080030c5 	.word	0x080030c5
 8003118:	080030c5 	.word	0x080030c5
 800311c:	08003271 	.word	0x08003271
 8003120:	080030c5 	.word	0x080030c5
 8003124:	08003175 	.word	0x08003175
 8003128:	080030c5 	.word	0x080030c5
 800312c:	080030c5 	.word	0x080030c5
 8003130:	08003211 	.word	0x08003211
 8003134:	682b      	ldr	r3, [r5, #0]
 8003136:	1d1a      	adds	r2, r3, #4
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	602a      	str	r2, [r5, #0]
 800313c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003140:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003144:	2301      	movs	r3, #1
 8003146:	e0a0      	b.n	800328a <_printf_i+0x1ee>
 8003148:	6820      	ldr	r0, [r4, #0]
 800314a:	682b      	ldr	r3, [r5, #0]
 800314c:	0607      	lsls	r7, r0, #24
 800314e:	f103 0104 	add.w	r1, r3, #4
 8003152:	6029      	str	r1, [r5, #0]
 8003154:	d501      	bpl.n	800315a <_printf_i+0xbe>
 8003156:	681e      	ldr	r6, [r3, #0]
 8003158:	e003      	b.n	8003162 <_printf_i+0xc6>
 800315a:	0646      	lsls	r6, r0, #25
 800315c:	d5fb      	bpl.n	8003156 <_printf_i+0xba>
 800315e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003162:	2e00      	cmp	r6, #0
 8003164:	da03      	bge.n	800316e <_printf_i+0xd2>
 8003166:	232d      	movs	r3, #45	; 0x2d
 8003168:	4276      	negs	r6, r6
 800316a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800316e:	230a      	movs	r3, #10
 8003170:	4859      	ldr	r0, [pc, #356]	; (80032d8 <_printf_i+0x23c>)
 8003172:	e012      	b.n	800319a <_printf_i+0xfe>
 8003174:	682b      	ldr	r3, [r5, #0]
 8003176:	6820      	ldr	r0, [r4, #0]
 8003178:	1d19      	adds	r1, r3, #4
 800317a:	6029      	str	r1, [r5, #0]
 800317c:	0605      	lsls	r5, r0, #24
 800317e:	d501      	bpl.n	8003184 <_printf_i+0xe8>
 8003180:	681e      	ldr	r6, [r3, #0]
 8003182:	e002      	b.n	800318a <_printf_i+0xee>
 8003184:	0641      	lsls	r1, r0, #25
 8003186:	d5fb      	bpl.n	8003180 <_printf_i+0xe4>
 8003188:	881e      	ldrh	r6, [r3, #0]
 800318a:	2f6f      	cmp	r7, #111	; 0x6f
 800318c:	bf0c      	ite	eq
 800318e:	2308      	moveq	r3, #8
 8003190:	230a      	movne	r3, #10
 8003192:	4851      	ldr	r0, [pc, #324]	; (80032d8 <_printf_i+0x23c>)
 8003194:	2100      	movs	r1, #0
 8003196:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800319a:	6865      	ldr	r5, [r4, #4]
 800319c:	2d00      	cmp	r5, #0
 800319e:	bfa8      	it	ge
 80031a0:	6821      	ldrge	r1, [r4, #0]
 80031a2:	60a5      	str	r5, [r4, #8]
 80031a4:	bfa4      	itt	ge
 80031a6:	f021 0104 	bicge.w	r1, r1, #4
 80031aa:	6021      	strge	r1, [r4, #0]
 80031ac:	b90e      	cbnz	r6, 80031b2 <_printf_i+0x116>
 80031ae:	2d00      	cmp	r5, #0
 80031b0:	d04b      	beq.n	800324a <_printf_i+0x1ae>
 80031b2:	4615      	mov	r5, r2
 80031b4:	fbb6 f1f3 	udiv	r1, r6, r3
 80031b8:	fb03 6711 	mls	r7, r3, r1, r6
 80031bc:	5dc7      	ldrb	r7, [r0, r7]
 80031be:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80031c2:	4637      	mov	r7, r6
 80031c4:	42bb      	cmp	r3, r7
 80031c6:	460e      	mov	r6, r1
 80031c8:	d9f4      	bls.n	80031b4 <_printf_i+0x118>
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d10b      	bne.n	80031e6 <_printf_i+0x14a>
 80031ce:	6823      	ldr	r3, [r4, #0]
 80031d0:	07de      	lsls	r6, r3, #31
 80031d2:	d508      	bpl.n	80031e6 <_printf_i+0x14a>
 80031d4:	6923      	ldr	r3, [r4, #16]
 80031d6:	6861      	ldr	r1, [r4, #4]
 80031d8:	4299      	cmp	r1, r3
 80031da:	bfde      	ittt	le
 80031dc:	2330      	movle	r3, #48	; 0x30
 80031de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80031e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80031e6:	1b52      	subs	r2, r2, r5
 80031e8:	6122      	str	r2, [r4, #16]
 80031ea:	464b      	mov	r3, r9
 80031ec:	4621      	mov	r1, r4
 80031ee:	4640      	mov	r0, r8
 80031f0:	f8cd a000 	str.w	sl, [sp]
 80031f4:	aa03      	add	r2, sp, #12
 80031f6:	f7ff fedf 	bl	8002fb8 <_printf_common>
 80031fa:	3001      	adds	r0, #1
 80031fc:	d14a      	bne.n	8003294 <_printf_i+0x1f8>
 80031fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003202:	b004      	add	sp, #16
 8003204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003208:	6823      	ldr	r3, [r4, #0]
 800320a:	f043 0320 	orr.w	r3, r3, #32
 800320e:	6023      	str	r3, [r4, #0]
 8003210:	2778      	movs	r7, #120	; 0x78
 8003212:	4832      	ldr	r0, [pc, #200]	; (80032dc <_printf_i+0x240>)
 8003214:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003218:	6823      	ldr	r3, [r4, #0]
 800321a:	6829      	ldr	r1, [r5, #0]
 800321c:	061f      	lsls	r7, r3, #24
 800321e:	f851 6b04 	ldr.w	r6, [r1], #4
 8003222:	d402      	bmi.n	800322a <_printf_i+0x18e>
 8003224:	065f      	lsls	r7, r3, #25
 8003226:	bf48      	it	mi
 8003228:	b2b6      	uxthmi	r6, r6
 800322a:	07df      	lsls	r7, r3, #31
 800322c:	bf48      	it	mi
 800322e:	f043 0320 	orrmi.w	r3, r3, #32
 8003232:	6029      	str	r1, [r5, #0]
 8003234:	bf48      	it	mi
 8003236:	6023      	strmi	r3, [r4, #0]
 8003238:	b91e      	cbnz	r6, 8003242 <_printf_i+0x1a6>
 800323a:	6823      	ldr	r3, [r4, #0]
 800323c:	f023 0320 	bic.w	r3, r3, #32
 8003240:	6023      	str	r3, [r4, #0]
 8003242:	2310      	movs	r3, #16
 8003244:	e7a6      	b.n	8003194 <_printf_i+0xf8>
 8003246:	4824      	ldr	r0, [pc, #144]	; (80032d8 <_printf_i+0x23c>)
 8003248:	e7e4      	b.n	8003214 <_printf_i+0x178>
 800324a:	4615      	mov	r5, r2
 800324c:	e7bd      	b.n	80031ca <_printf_i+0x12e>
 800324e:	682b      	ldr	r3, [r5, #0]
 8003250:	6826      	ldr	r6, [r4, #0]
 8003252:	1d18      	adds	r0, r3, #4
 8003254:	6961      	ldr	r1, [r4, #20]
 8003256:	6028      	str	r0, [r5, #0]
 8003258:	0635      	lsls	r5, r6, #24
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	d501      	bpl.n	8003262 <_printf_i+0x1c6>
 800325e:	6019      	str	r1, [r3, #0]
 8003260:	e002      	b.n	8003268 <_printf_i+0x1cc>
 8003262:	0670      	lsls	r0, r6, #25
 8003264:	d5fb      	bpl.n	800325e <_printf_i+0x1c2>
 8003266:	8019      	strh	r1, [r3, #0]
 8003268:	2300      	movs	r3, #0
 800326a:	4615      	mov	r5, r2
 800326c:	6123      	str	r3, [r4, #16]
 800326e:	e7bc      	b.n	80031ea <_printf_i+0x14e>
 8003270:	682b      	ldr	r3, [r5, #0]
 8003272:	2100      	movs	r1, #0
 8003274:	1d1a      	adds	r2, r3, #4
 8003276:	602a      	str	r2, [r5, #0]
 8003278:	681d      	ldr	r5, [r3, #0]
 800327a:	6862      	ldr	r2, [r4, #4]
 800327c:	4628      	mov	r0, r5
 800327e:	f000 f97f 	bl	8003580 <memchr>
 8003282:	b108      	cbz	r0, 8003288 <_printf_i+0x1ec>
 8003284:	1b40      	subs	r0, r0, r5
 8003286:	6060      	str	r0, [r4, #4]
 8003288:	6863      	ldr	r3, [r4, #4]
 800328a:	6123      	str	r3, [r4, #16]
 800328c:	2300      	movs	r3, #0
 800328e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003292:	e7aa      	b.n	80031ea <_printf_i+0x14e>
 8003294:	462a      	mov	r2, r5
 8003296:	4649      	mov	r1, r9
 8003298:	4640      	mov	r0, r8
 800329a:	6923      	ldr	r3, [r4, #16]
 800329c:	47d0      	blx	sl
 800329e:	3001      	adds	r0, #1
 80032a0:	d0ad      	beq.n	80031fe <_printf_i+0x162>
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	079b      	lsls	r3, r3, #30
 80032a6:	d413      	bmi.n	80032d0 <_printf_i+0x234>
 80032a8:	68e0      	ldr	r0, [r4, #12]
 80032aa:	9b03      	ldr	r3, [sp, #12]
 80032ac:	4298      	cmp	r0, r3
 80032ae:	bfb8      	it	lt
 80032b0:	4618      	movlt	r0, r3
 80032b2:	e7a6      	b.n	8003202 <_printf_i+0x166>
 80032b4:	2301      	movs	r3, #1
 80032b6:	4632      	mov	r2, r6
 80032b8:	4649      	mov	r1, r9
 80032ba:	4640      	mov	r0, r8
 80032bc:	47d0      	blx	sl
 80032be:	3001      	adds	r0, #1
 80032c0:	d09d      	beq.n	80031fe <_printf_i+0x162>
 80032c2:	3501      	adds	r5, #1
 80032c4:	68e3      	ldr	r3, [r4, #12]
 80032c6:	9903      	ldr	r1, [sp, #12]
 80032c8:	1a5b      	subs	r3, r3, r1
 80032ca:	42ab      	cmp	r3, r5
 80032cc:	dcf2      	bgt.n	80032b4 <_printf_i+0x218>
 80032ce:	e7eb      	b.n	80032a8 <_printf_i+0x20c>
 80032d0:	2500      	movs	r5, #0
 80032d2:	f104 0619 	add.w	r6, r4, #25
 80032d6:	e7f5      	b.n	80032c4 <_printf_i+0x228>
 80032d8:	0800371b 	.word	0x0800371b
 80032dc:	0800372c 	.word	0x0800372c

080032e0 <__sflush_r>:
 80032e0:	898a      	ldrh	r2, [r1, #12]
 80032e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032e4:	4605      	mov	r5, r0
 80032e6:	0710      	lsls	r0, r2, #28
 80032e8:	460c      	mov	r4, r1
 80032ea:	d457      	bmi.n	800339c <__sflush_r+0xbc>
 80032ec:	684b      	ldr	r3, [r1, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	dc04      	bgt.n	80032fc <__sflush_r+0x1c>
 80032f2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	dc01      	bgt.n	80032fc <__sflush_r+0x1c>
 80032f8:	2000      	movs	r0, #0
 80032fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80032fe:	2e00      	cmp	r6, #0
 8003300:	d0fa      	beq.n	80032f8 <__sflush_r+0x18>
 8003302:	2300      	movs	r3, #0
 8003304:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003308:	682f      	ldr	r7, [r5, #0]
 800330a:	6a21      	ldr	r1, [r4, #32]
 800330c:	602b      	str	r3, [r5, #0]
 800330e:	d032      	beq.n	8003376 <__sflush_r+0x96>
 8003310:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003312:	89a3      	ldrh	r3, [r4, #12]
 8003314:	075a      	lsls	r2, r3, #29
 8003316:	d505      	bpl.n	8003324 <__sflush_r+0x44>
 8003318:	6863      	ldr	r3, [r4, #4]
 800331a:	1ac0      	subs	r0, r0, r3
 800331c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800331e:	b10b      	cbz	r3, 8003324 <__sflush_r+0x44>
 8003320:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003322:	1ac0      	subs	r0, r0, r3
 8003324:	2300      	movs	r3, #0
 8003326:	4602      	mov	r2, r0
 8003328:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800332a:	4628      	mov	r0, r5
 800332c:	6a21      	ldr	r1, [r4, #32]
 800332e:	47b0      	blx	r6
 8003330:	1c43      	adds	r3, r0, #1
 8003332:	89a3      	ldrh	r3, [r4, #12]
 8003334:	d106      	bne.n	8003344 <__sflush_r+0x64>
 8003336:	6829      	ldr	r1, [r5, #0]
 8003338:	291d      	cmp	r1, #29
 800333a:	d82b      	bhi.n	8003394 <__sflush_r+0xb4>
 800333c:	4a28      	ldr	r2, [pc, #160]	; (80033e0 <__sflush_r+0x100>)
 800333e:	410a      	asrs	r2, r1
 8003340:	07d6      	lsls	r6, r2, #31
 8003342:	d427      	bmi.n	8003394 <__sflush_r+0xb4>
 8003344:	2200      	movs	r2, #0
 8003346:	6062      	str	r2, [r4, #4]
 8003348:	6922      	ldr	r2, [r4, #16]
 800334a:	04d9      	lsls	r1, r3, #19
 800334c:	6022      	str	r2, [r4, #0]
 800334e:	d504      	bpl.n	800335a <__sflush_r+0x7a>
 8003350:	1c42      	adds	r2, r0, #1
 8003352:	d101      	bne.n	8003358 <__sflush_r+0x78>
 8003354:	682b      	ldr	r3, [r5, #0]
 8003356:	b903      	cbnz	r3, 800335a <__sflush_r+0x7a>
 8003358:	6560      	str	r0, [r4, #84]	; 0x54
 800335a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800335c:	602f      	str	r7, [r5, #0]
 800335e:	2900      	cmp	r1, #0
 8003360:	d0ca      	beq.n	80032f8 <__sflush_r+0x18>
 8003362:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003366:	4299      	cmp	r1, r3
 8003368:	d002      	beq.n	8003370 <__sflush_r+0x90>
 800336a:	4628      	mov	r0, r5
 800336c:	f7ff fbee 	bl	8002b4c <_free_r>
 8003370:	2000      	movs	r0, #0
 8003372:	6360      	str	r0, [r4, #52]	; 0x34
 8003374:	e7c1      	b.n	80032fa <__sflush_r+0x1a>
 8003376:	2301      	movs	r3, #1
 8003378:	4628      	mov	r0, r5
 800337a:	47b0      	blx	r6
 800337c:	1c41      	adds	r1, r0, #1
 800337e:	d1c8      	bne.n	8003312 <__sflush_r+0x32>
 8003380:	682b      	ldr	r3, [r5, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d0c5      	beq.n	8003312 <__sflush_r+0x32>
 8003386:	2b1d      	cmp	r3, #29
 8003388:	d001      	beq.n	800338e <__sflush_r+0xae>
 800338a:	2b16      	cmp	r3, #22
 800338c:	d101      	bne.n	8003392 <__sflush_r+0xb2>
 800338e:	602f      	str	r7, [r5, #0]
 8003390:	e7b2      	b.n	80032f8 <__sflush_r+0x18>
 8003392:	89a3      	ldrh	r3, [r4, #12]
 8003394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003398:	81a3      	strh	r3, [r4, #12]
 800339a:	e7ae      	b.n	80032fa <__sflush_r+0x1a>
 800339c:	690f      	ldr	r7, [r1, #16]
 800339e:	2f00      	cmp	r7, #0
 80033a0:	d0aa      	beq.n	80032f8 <__sflush_r+0x18>
 80033a2:	0793      	lsls	r3, r2, #30
 80033a4:	bf18      	it	ne
 80033a6:	2300      	movne	r3, #0
 80033a8:	680e      	ldr	r6, [r1, #0]
 80033aa:	bf08      	it	eq
 80033ac:	694b      	ldreq	r3, [r1, #20]
 80033ae:	1bf6      	subs	r6, r6, r7
 80033b0:	600f      	str	r7, [r1, #0]
 80033b2:	608b      	str	r3, [r1, #8]
 80033b4:	2e00      	cmp	r6, #0
 80033b6:	dd9f      	ble.n	80032f8 <__sflush_r+0x18>
 80033b8:	4633      	mov	r3, r6
 80033ba:	463a      	mov	r2, r7
 80033bc:	4628      	mov	r0, r5
 80033be:	6a21      	ldr	r1, [r4, #32]
 80033c0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80033c4:	47e0      	blx	ip
 80033c6:	2800      	cmp	r0, #0
 80033c8:	dc06      	bgt.n	80033d8 <__sflush_r+0xf8>
 80033ca:	89a3      	ldrh	r3, [r4, #12]
 80033cc:	f04f 30ff 	mov.w	r0, #4294967295
 80033d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033d4:	81a3      	strh	r3, [r4, #12]
 80033d6:	e790      	b.n	80032fa <__sflush_r+0x1a>
 80033d8:	4407      	add	r7, r0
 80033da:	1a36      	subs	r6, r6, r0
 80033dc:	e7ea      	b.n	80033b4 <__sflush_r+0xd4>
 80033de:	bf00      	nop
 80033e0:	dfbffffe 	.word	0xdfbffffe

080033e4 <_fflush_r>:
 80033e4:	b538      	push	{r3, r4, r5, lr}
 80033e6:	690b      	ldr	r3, [r1, #16]
 80033e8:	4605      	mov	r5, r0
 80033ea:	460c      	mov	r4, r1
 80033ec:	b913      	cbnz	r3, 80033f4 <_fflush_r+0x10>
 80033ee:	2500      	movs	r5, #0
 80033f0:	4628      	mov	r0, r5
 80033f2:	bd38      	pop	{r3, r4, r5, pc}
 80033f4:	b118      	cbz	r0, 80033fe <_fflush_r+0x1a>
 80033f6:	6a03      	ldr	r3, [r0, #32]
 80033f8:	b90b      	cbnz	r3, 80033fe <_fflush_r+0x1a>
 80033fa:	f7ff fa9f 	bl	800293c <__sinit>
 80033fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f3      	beq.n	80033ee <_fflush_r+0xa>
 8003406:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003408:	07d0      	lsls	r0, r2, #31
 800340a:	d404      	bmi.n	8003416 <_fflush_r+0x32>
 800340c:	0599      	lsls	r1, r3, #22
 800340e:	d402      	bmi.n	8003416 <_fflush_r+0x32>
 8003410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003412:	f7ff fb98 	bl	8002b46 <__retarget_lock_acquire_recursive>
 8003416:	4628      	mov	r0, r5
 8003418:	4621      	mov	r1, r4
 800341a:	f7ff ff61 	bl	80032e0 <__sflush_r>
 800341e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003420:	4605      	mov	r5, r0
 8003422:	07da      	lsls	r2, r3, #31
 8003424:	d4e4      	bmi.n	80033f0 <_fflush_r+0xc>
 8003426:	89a3      	ldrh	r3, [r4, #12]
 8003428:	059b      	lsls	r3, r3, #22
 800342a:	d4e1      	bmi.n	80033f0 <_fflush_r+0xc>
 800342c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800342e:	f7ff fb8b 	bl	8002b48 <__retarget_lock_release_recursive>
 8003432:	e7dd      	b.n	80033f0 <_fflush_r+0xc>

08003434 <__swbuf_r>:
 8003434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003436:	460e      	mov	r6, r1
 8003438:	4614      	mov	r4, r2
 800343a:	4605      	mov	r5, r0
 800343c:	b118      	cbz	r0, 8003446 <__swbuf_r+0x12>
 800343e:	6a03      	ldr	r3, [r0, #32]
 8003440:	b90b      	cbnz	r3, 8003446 <__swbuf_r+0x12>
 8003442:	f7ff fa7b 	bl	800293c <__sinit>
 8003446:	69a3      	ldr	r3, [r4, #24]
 8003448:	60a3      	str	r3, [r4, #8]
 800344a:	89a3      	ldrh	r3, [r4, #12]
 800344c:	071a      	lsls	r2, r3, #28
 800344e:	d525      	bpl.n	800349c <__swbuf_r+0x68>
 8003450:	6923      	ldr	r3, [r4, #16]
 8003452:	b31b      	cbz	r3, 800349c <__swbuf_r+0x68>
 8003454:	6823      	ldr	r3, [r4, #0]
 8003456:	6922      	ldr	r2, [r4, #16]
 8003458:	b2f6      	uxtb	r6, r6
 800345a:	1a98      	subs	r0, r3, r2
 800345c:	6963      	ldr	r3, [r4, #20]
 800345e:	4637      	mov	r7, r6
 8003460:	4283      	cmp	r3, r0
 8003462:	dc04      	bgt.n	800346e <__swbuf_r+0x3a>
 8003464:	4621      	mov	r1, r4
 8003466:	4628      	mov	r0, r5
 8003468:	f7ff ffbc 	bl	80033e4 <_fflush_r>
 800346c:	b9e0      	cbnz	r0, 80034a8 <__swbuf_r+0x74>
 800346e:	68a3      	ldr	r3, [r4, #8]
 8003470:	3b01      	subs	r3, #1
 8003472:	60a3      	str	r3, [r4, #8]
 8003474:	6823      	ldr	r3, [r4, #0]
 8003476:	1c5a      	adds	r2, r3, #1
 8003478:	6022      	str	r2, [r4, #0]
 800347a:	701e      	strb	r6, [r3, #0]
 800347c:	6962      	ldr	r2, [r4, #20]
 800347e:	1c43      	adds	r3, r0, #1
 8003480:	429a      	cmp	r2, r3
 8003482:	d004      	beq.n	800348e <__swbuf_r+0x5a>
 8003484:	89a3      	ldrh	r3, [r4, #12]
 8003486:	07db      	lsls	r3, r3, #31
 8003488:	d506      	bpl.n	8003498 <__swbuf_r+0x64>
 800348a:	2e0a      	cmp	r6, #10
 800348c:	d104      	bne.n	8003498 <__swbuf_r+0x64>
 800348e:	4621      	mov	r1, r4
 8003490:	4628      	mov	r0, r5
 8003492:	f7ff ffa7 	bl	80033e4 <_fflush_r>
 8003496:	b938      	cbnz	r0, 80034a8 <__swbuf_r+0x74>
 8003498:	4638      	mov	r0, r7
 800349a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800349c:	4621      	mov	r1, r4
 800349e:	4628      	mov	r0, r5
 80034a0:	f000 f806 	bl	80034b0 <__swsetup_r>
 80034a4:	2800      	cmp	r0, #0
 80034a6:	d0d5      	beq.n	8003454 <__swbuf_r+0x20>
 80034a8:	f04f 37ff 	mov.w	r7, #4294967295
 80034ac:	e7f4      	b.n	8003498 <__swbuf_r+0x64>
	...

080034b0 <__swsetup_r>:
 80034b0:	b538      	push	{r3, r4, r5, lr}
 80034b2:	4b2a      	ldr	r3, [pc, #168]	; (800355c <__swsetup_r+0xac>)
 80034b4:	4605      	mov	r5, r0
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	460c      	mov	r4, r1
 80034ba:	b118      	cbz	r0, 80034c4 <__swsetup_r+0x14>
 80034bc:	6a03      	ldr	r3, [r0, #32]
 80034be:	b90b      	cbnz	r3, 80034c4 <__swsetup_r+0x14>
 80034c0:	f7ff fa3c 	bl	800293c <__sinit>
 80034c4:	89a3      	ldrh	r3, [r4, #12]
 80034c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80034ca:	0718      	lsls	r0, r3, #28
 80034cc:	d422      	bmi.n	8003514 <__swsetup_r+0x64>
 80034ce:	06d9      	lsls	r1, r3, #27
 80034d0:	d407      	bmi.n	80034e2 <__swsetup_r+0x32>
 80034d2:	2309      	movs	r3, #9
 80034d4:	602b      	str	r3, [r5, #0]
 80034d6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80034da:	f04f 30ff 	mov.w	r0, #4294967295
 80034de:	81a3      	strh	r3, [r4, #12]
 80034e0:	e034      	b.n	800354c <__swsetup_r+0x9c>
 80034e2:	0758      	lsls	r0, r3, #29
 80034e4:	d512      	bpl.n	800350c <__swsetup_r+0x5c>
 80034e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034e8:	b141      	cbz	r1, 80034fc <__swsetup_r+0x4c>
 80034ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034ee:	4299      	cmp	r1, r3
 80034f0:	d002      	beq.n	80034f8 <__swsetup_r+0x48>
 80034f2:	4628      	mov	r0, r5
 80034f4:	f7ff fb2a 	bl	8002b4c <_free_r>
 80034f8:	2300      	movs	r3, #0
 80034fa:	6363      	str	r3, [r4, #52]	; 0x34
 80034fc:	89a3      	ldrh	r3, [r4, #12]
 80034fe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003502:	81a3      	strh	r3, [r4, #12]
 8003504:	2300      	movs	r3, #0
 8003506:	6063      	str	r3, [r4, #4]
 8003508:	6923      	ldr	r3, [r4, #16]
 800350a:	6023      	str	r3, [r4, #0]
 800350c:	89a3      	ldrh	r3, [r4, #12]
 800350e:	f043 0308 	orr.w	r3, r3, #8
 8003512:	81a3      	strh	r3, [r4, #12]
 8003514:	6923      	ldr	r3, [r4, #16]
 8003516:	b94b      	cbnz	r3, 800352c <__swsetup_r+0x7c>
 8003518:	89a3      	ldrh	r3, [r4, #12]
 800351a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800351e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003522:	d003      	beq.n	800352c <__swsetup_r+0x7c>
 8003524:	4621      	mov	r1, r4
 8003526:	4628      	mov	r0, r5
 8003528:	f000 f85d 	bl	80035e6 <__smakebuf_r>
 800352c:	89a0      	ldrh	r0, [r4, #12]
 800352e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003532:	f010 0301 	ands.w	r3, r0, #1
 8003536:	d00a      	beq.n	800354e <__swsetup_r+0x9e>
 8003538:	2300      	movs	r3, #0
 800353a:	60a3      	str	r3, [r4, #8]
 800353c:	6963      	ldr	r3, [r4, #20]
 800353e:	425b      	negs	r3, r3
 8003540:	61a3      	str	r3, [r4, #24]
 8003542:	6923      	ldr	r3, [r4, #16]
 8003544:	b943      	cbnz	r3, 8003558 <__swsetup_r+0xa8>
 8003546:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800354a:	d1c4      	bne.n	80034d6 <__swsetup_r+0x26>
 800354c:	bd38      	pop	{r3, r4, r5, pc}
 800354e:	0781      	lsls	r1, r0, #30
 8003550:	bf58      	it	pl
 8003552:	6963      	ldrpl	r3, [r4, #20]
 8003554:	60a3      	str	r3, [r4, #8]
 8003556:	e7f4      	b.n	8003542 <__swsetup_r+0x92>
 8003558:	2000      	movs	r0, #0
 800355a:	e7f7      	b.n	800354c <__swsetup_r+0x9c>
 800355c:	20000064 	.word	0x20000064

08003560 <_sbrk_r>:
 8003560:	b538      	push	{r3, r4, r5, lr}
 8003562:	2300      	movs	r3, #0
 8003564:	4d05      	ldr	r5, [pc, #20]	; (800357c <_sbrk_r+0x1c>)
 8003566:	4604      	mov	r4, r0
 8003568:	4608      	mov	r0, r1
 800356a:	602b      	str	r3, [r5, #0]
 800356c:	f7fd fa48 	bl	8000a00 <_sbrk>
 8003570:	1c43      	adds	r3, r0, #1
 8003572:	d102      	bne.n	800357a <_sbrk_r+0x1a>
 8003574:	682b      	ldr	r3, [r5, #0]
 8003576:	b103      	cbz	r3, 800357a <_sbrk_r+0x1a>
 8003578:	6023      	str	r3, [r4, #0]
 800357a:	bd38      	pop	{r3, r4, r5, pc}
 800357c:	20000284 	.word	0x20000284

08003580 <memchr>:
 8003580:	4603      	mov	r3, r0
 8003582:	b510      	push	{r4, lr}
 8003584:	b2c9      	uxtb	r1, r1
 8003586:	4402      	add	r2, r0
 8003588:	4293      	cmp	r3, r2
 800358a:	4618      	mov	r0, r3
 800358c:	d101      	bne.n	8003592 <memchr+0x12>
 800358e:	2000      	movs	r0, #0
 8003590:	e003      	b.n	800359a <memchr+0x1a>
 8003592:	7804      	ldrb	r4, [r0, #0]
 8003594:	3301      	adds	r3, #1
 8003596:	428c      	cmp	r4, r1
 8003598:	d1f6      	bne.n	8003588 <memchr+0x8>
 800359a:	bd10      	pop	{r4, pc}

0800359c <__swhatbuf_r>:
 800359c:	b570      	push	{r4, r5, r6, lr}
 800359e:	460c      	mov	r4, r1
 80035a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035a4:	4615      	mov	r5, r2
 80035a6:	2900      	cmp	r1, #0
 80035a8:	461e      	mov	r6, r3
 80035aa:	b096      	sub	sp, #88	; 0x58
 80035ac:	da0c      	bge.n	80035c8 <__swhatbuf_r+0x2c>
 80035ae:	89a3      	ldrh	r3, [r4, #12]
 80035b0:	2100      	movs	r1, #0
 80035b2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80035b6:	bf0c      	ite	eq
 80035b8:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80035bc:	2340      	movne	r3, #64	; 0x40
 80035be:	2000      	movs	r0, #0
 80035c0:	6031      	str	r1, [r6, #0]
 80035c2:	602b      	str	r3, [r5, #0]
 80035c4:	b016      	add	sp, #88	; 0x58
 80035c6:	bd70      	pop	{r4, r5, r6, pc}
 80035c8:	466a      	mov	r2, sp
 80035ca:	f000 f849 	bl	8003660 <_fstat_r>
 80035ce:	2800      	cmp	r0, #0
 80035d0:	dbed      	blt.n	80035ae <__swhatbuf_r+0x12>
 80035d2:	9901      	ldr	r1, [sp, #4]
 80035d4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80035d8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80035dc:	4259      	negs	r1, r3
 80035de:	4159      	adcs	r1, r3
 80035e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035e4:	e7eb      	b.n	80035be <__swhatbuf_r+0x22>

080035e6 <__smakebuf_r>:
 80035e6:	898b      	ldrh	r3, [r1, #12]
 80035e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80035ea:	079d      	lsls	r5, r3, #30
 80035ec:	4606      	mov	r6, r0
 80035ee:	460c      	mov	r4, r1
 80035f0:	d507      	bpl.n	8003602 <__smakebuf_r+0x1c>
 80035f2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80035f6:	6023      	str	r3, [r4, #0]
 80035f8:	6123      	str	r3, [r4, #16]
 80035fa:	2301      	movs	r3, #1
 80035fc:	6163      	str	r3, [r4, #20]
 80035fe:	b002      	add	sp, #8
 8003600:	bd70      	pop	{r4, r5, r6, pc}
 8003602:	466a      	mov	r2, sp
 8003604:	ab01      	add	r3, sp, #4
 8003606:	f7ff ffc9 	bl	800359c <__swhatbuf_r>
 800360a:	9900      	ldr	r1, [sp, #0]
 800360c:	4605      	mov	r5, r0
 800360e:	4630      	mov	r0, r6
 8003610:	f7ff fb04 	bl	8002c1c <_malloc_r>
 8003614:	b948      	cbnz	r0, 800362a <__smakebuf_r+0x44>
 8003616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800361a:	059a      	lsls	r2, r3, #22
 800361c:	d4ef      	bmi.n	80035fe <__smakebuf_r+0x18>
 800361e:	f023 0303 	bic.w	r3, r3, #3
 8003622:	f043 0302 	orr.w	r3, r3, #2
 8003626:	81a3      	strh	r3, [r4, #12]
 8003628:	e7e3      	b.n	80035f2 <__smakebuf_r+0xc>
 800362a:	89a3      	ldrh	r3, [r4, #12]
 800362c:	6020      	str	r0, [r4, #0]
 800362e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003632:	81a3      	strh	r3, [r4, #12]
 8003634:	9b00      	ldr	r3, [sp, #0]
 8003636:	6120      	str	r0, [r4, #16]
 8003638:	6163      	str	r3, [r4, #20]
 800363a:	9b01      	ldr	r3, [sp, #4]
 800363c:	b15b      	cbz	r3, 8003656 <__smakebuf_r+0x70>
 800363e:	4630      	mov	r0, r6
 8003640:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003644:	f000 f81e 	bl	8003684 <_isatty_r>
 8003648:	b128      	cbz	r0, 8003656 <__smakebuf_r+0x70>
 800364a:	89a3      	ldrh	r3, [r4, #12]
 800364c:	f023 0303 	bic.w	r3, r3, #3
 8003650:	f043 0301 	orr.w	r3, r3, #1
 8003654:	81a3      	strh	r3, [r4, #12]
 8003656:	89a3      	ldrh	r3, [r4, #12]
 8003658:	431d      	orrs	r5, r3
 800365a:	81a5      	strh	r5, [r4, #12]
 800365c:	e7cf      	b.n	80035fe <__smakebuf_r+0x18>
	...

08003660 <_fstat_r>:
 8003660:	b538      	push	{r3, r4, r5, lr}
 8003662:	2300      	movs	r3, #0
 8003664:	4d06      	ldr	r5, [pc, #24]	; (8003680 <_fstat_r+0x20>)
 8003666:	4604      	mov	r4, r0
 8003668:	4608      	mov	r0, r1
 800366a:	4611      	mov	r1, r2
 800366c:	602b      	str	r3, [r5, #0]
 800366e:	f7fd f9a1 	bl	80009b4 <_fstat>
 8003672:	1c43      	adds	r3, r0, #1
 8003674:	d102      	bne.n	800367c <_fstat_r+0x1c>
 8003676:	682b      	ldr	r3, [r5, #0]
 8003678:	b103      	cbz	r3, 800367c <_fstat_r+0x1c>
 800367a:	6023      	str	r3, [r4, #0]
 800367c:	bd38      	pop	{r3, r4, r5, pc}
 800367e:	bf00      	nop
 8003680:	20000284 	.word	0x20000284

08003684 <_isatty_r>:
 8003684:	b538      	push	{r3, r4, r5, lr}
 8003686:	2300      	movs	r3, #0
 8003688:	4d05      	ldr	r5, [pc, #20]	; (80036a0 <_isatty_r+0x1c>)
 800368a:	4604      	mov	r4, r0
 800368c:	4608      	mov	r0, r1
 800368e:	602b      	str	r3, [r5, #0]
 8003690:	f7fd f99f 	bl	80009d2 <_isatty>
 8003694:	1c43      	adds	r3, r0, #1
 8003696:	d102      	bne.n	800369e <_isatty_r+0x1a>
 8003698:	682b      	ldr	r3, [r5, #0]
 800369a:	b103      	cbz	r3, 800369e <_isatty_r+0x1a>
 800369c:	6023      	str	r3, [r4, #0]
 800369e:	bd38      	pop	{r3, r4, r5, pc}
 80036a0:	20000284 	.word	0x20000284

080036a4 <_init>:
 80036a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036a6:	bf00      	nop
 80036a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036aa:	bc08      	pop	{r3}
 80036ac:	469e      	mov	lr, r3
 80036ae:	4770      	bx	lr

080036b0 <_fini>:
 80036b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036b2:	bf00      	nop
 80036b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036b6:	bc08      	pop	{r3}
 80036b8:	469e      	mov	lr, r3
 80036ba:	4770      	bx	lr
