{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@148:158@HdlIdDef", "wire trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nwire trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n                    (SDI_DELAY == 2'b11) ? trigger_rx_d3 : trigger_rx;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@146:156", "wire last_sdi_bit = (sdi_counter == word_length-1);\n\nwire trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nwire trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@147:157", "\nwire trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nwire trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@150:163", "\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n                    (SDI_DELAY == 2'b11) ? trigger_rx_d3 : trigger_rx;\n\n// supporting max 8 SDI channel\nreg [(DATA_WIDTH-1):0] data_sdo_shift = 'h0;\nreg [(DATA_WIDTH-1):0] data_sdi_shift = 'h0;\nreg [(DATA_WIDTH-1):0] data_sdi_shift_1 = 'h0;\n"]], "Diff Content": {"Delete": [[153, "reg trigger_rx_d3 = 1'b0;\n"]], "Add": []}}