0.7
2020.2
Nov 18 2020
09:47:47
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Conv2d.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/ConvKernel.v,,Conv2d,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/ConvKernel.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Convolution_Layer.v,,ConvKernel,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/FullConnect.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max.v,,FullConnect,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max_pool.v,,Max,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Max_pool.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu.v,,Max_pool,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu_activation.v,,Relu,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Relu_activation.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/conv1_params.v,,Relu_activation,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD.v,,ENCODER_16;ENCODER_2;ENCODER_32;ENCODER_4;ENCODER_64;ENCODER_8,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v,,FLOAT32_ADD,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_ADD_PIPELINE.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/SumTree.v,,FLOAT32_ADD_PIPELINE,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v,,FLOAT32_MUL,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v,1642066655,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/FullConnect.v,,FLOAT_TO_INT,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CAM_Preprocess.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CNN.v,,CAM_Preprocess,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CNN.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/Users/lawre/Downloads/CNN-FPGA-master/CNN-FPGA-master/src/Conv2d.v,,CNN,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Convolution_Layer.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Dense_Layer.v,,Convolution_Layer,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Dense_Layer.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/imports/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v,,Dense_Layer,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/SumTree.v,1642104196,verilog,,,,SumTree,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/conv1_params.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/conv2_params.v,,conv1_params,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/conv2_params.v,1642104196,verilog,,C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/counter.v,,conv2_params,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/dense1_params.v,1642104196,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/dense2_params.v,,dense1_params,,,,,,,,
C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/dense2_params.v,1642104196,verilog,,C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/encoder.v,,dense2_params,,,,,,,,
C:/home/github/LogicDesign/Final/TopMaster/TopMaster.gen/sources_1/ip/frame_buffer/sim/frame_buffer.v,1642113612,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CAM_Preprocess.v,,frame_buffer,,,,,,,,
C:/home/github/LogicDesign/Final/TopMaster/TopMaster.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/home/github/LogicDesign/Final/TopMaster/TopMaster.srcs/sources_1/new/TopMaster.v,1642108707,verilog,,,,TopMaster,,,,,,,,
C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/clocking.vhd,1642104110,vhdl,,,,clocking,,,,,,,,
C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd,1642104110,vhdl,,,,i2c_sender,,,,,,,,
C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd,1642104110,vhdl,,,,ov7670_registers,,,,,,,,
C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd,1642104110,vhdl,,,,address_generator,,,,,,,,
C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/debounce.vhd,1642104110,vhdl,,,,debounce,,,,,,,,
C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd,1642104110,vhdl,,,,ov7670_capture,,,,,,,,
C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd,1642104110,vhdl,,,,ov7670_controller,,,,,,,,
C:/home/github/LogicDesign/Final/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd,1642114003,vhdl,,,,top_level,,,,,,,,
C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/counter.v,1642066656,verilog,,C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/dense1_params.v,,counter,,,,,,,,
C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/encoder.v,1642066656,verilog,,C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/master_control.v,,encoder,,,,,,,,
C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/master_control.v,1642066656,verilog,,C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/seven_seg.v,,master_control,,,,,,,,
C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/seven_seg.v,1642066656,verilog,,C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Master/Chip2Chip_Master/Chip2Chip_Master.srcs/sources_1/imports/chip2chip_master/top.v,,decoder;seven_segment,,,,,,,,
