<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HalfAdder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="HalfAdder_NAND.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="HalfAdder_NAND.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="HalfAdder_NAND.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="HalfAdder_NAND.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="HalfAdder_NAND.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="HalfAdder_NAND.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="HalfAdder_NAND.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="HalfAdder_NAND.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="HalfAdder_NAND.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="HalfAdder_NAND.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="HalfAdder_NAND.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HalfAdder_NAND.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="HalfAdder_NAND.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="HalfAdder_NAND.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="HalfAdder_NAND.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="HalfAdder_NAND.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="HalfAdder_NAND.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="HalfAdder_NAND.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="HalfAdder_NAND.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="HalfAdder_NAND.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="HalfAdder_NAND.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="HalfAdder_NAND.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="HalfAdder_NAND_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="HalfAdder_NAND_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="HalfAdder_NAND_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="HalfAdder_NAND_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="HalfAdder_NAND_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="HalfAdder_NAND_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="HalfAdder_NAND_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HalfAdder_NAND_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HalfAdder_NAND_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="HalfAdder_NAND_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="HalfAdder_NAND_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HalfAdder_NAND_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="HalfAdder_NAND_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="HalfAdder_NAND_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="HalfAdder_NAND_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HalfAdder_NAND_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="halfadder_nand.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="halfadder_nand.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="halfadder_nand.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1537844773" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1537844773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537844776" xil_pn:in_ck="6265151290688098706" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2308156006378046291" xil_pn:start_ts="1537844773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HalfAdder_NAND.vf"/>
    </transform>
    <transform xil_pn:end_ts="1537844776" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6618691376835674429" xil_pn:start_ts="1537844776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537844776" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1537844776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537844776" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2653461137582771605" xil_pn:start_ts="1537844776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537844776" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1537844776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537844776" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4103251463946730951" xil_pn:start_ts="1537844776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537890632" xil_pn:in_ck="7695852641545870117" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3698012134237486103" xil_pn:start_ts="1537890595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="HalfAdder_NAND.jhd"/>
      <outfile xil_pn:name="HalfAdder_NAND.lso"/>
      <outfile xil_pn:name="HalfAdder_NAND.ngc"/>
      <outfile xil_pn:name="HalfAdder_NAND.ngr"/>
      <outfile xil_pn:name="HalfAdder_NAND.prj"/>
      <outfile xil_pn:name="HalfAdder_NAND.stx"/>
      <outfile xil_pn:name="HalfAdder_NAND.syr"/>
      <outfile xil_pn:name="HalfAdder_NAND.xst"/>
      <outfile xil_pn:name="HalfAdder_NAND_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1537890824" xil_pn:in_ck="-4291279860920009849" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1062587031877054275" xil_pn:start_ts="1537890823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537890839" xil_pn:in_ck="-3200452483200200696" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7866865373155988480" xil_pn:start_ts="1537890824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HalfAdder_NAND.bld"/>
      <outfile xil_pn:name="HalfAdder_NAND.ngd"/>
      <outfile xil_pn:name="HalfAdder_NAND_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1537890851" xil_pn:in_ck="-19676512010619319" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1537890839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="HalfAdder_NAND.pcf"/>
      <outfile xil_pn:name="HalfAdder_NAND_map.map"/>
      <outfile xil_pn:name="HalfAdder_NAND_map.mrp"/>
      <outfile xil_pn:name="HalfAdder_NAND_map.ncd"/>
      <outfile xil_pn:name="HalfAdder_NAND_map.ngm"/>
      <outfile xil_pn:name="HalfAdder_NAND_map.xrpt"/>
      <outfile xil_pn:name="HalfAdder_NAND_summary.xml"/>
      <outfile xil_pn:name="HalfAdder_NAND_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1537890869" xil_pn:in_ck="-2115973934772817630" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1537890851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HalfAdder_NAND.ncd"/>
      <outfile xil_pn:name="HalfAdder_NAND.pad"/>
      <outfile xil_pn:name="HalfAdder_NAND.par"/>
      <outfile xil_pn:name="HalfAdder_NAND.ptwx"/>
      <outfile xil_pn:name="HalfAdder_NAND.unroutes"/>
      <outfile xil_pn:name="HalfAdder_NAND.xpi"/>
      <outfile xil_pn:name="HalfAdder_NAND_pad.csv"/>
      <outfile xil_pn:name="HalfAdder_NAND_pad.txt"/>
      <outfile xil_pn:name="HalfAdder_NAND_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1537890971" xil_pn:in_ck="-4291279860920017474" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1537890957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HalfAdder_NAND.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="halfadder_nand.bgn"/>
      <outfile xil_pn:name="halfadder_nand.bit"/>
      <outfile xil_pn:name="halfadder_nand.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1537891176" xil_pn:in_ck="4848789930690264136" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1537891172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537890869" xil_pn:in_ck="4393008986284326085" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1537890863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HalfAdder_NAND.twr"/>
      <outfile xil_pn:name="HalfAdder_NAND.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
