INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electrology Course/Vivado/EST2503/lab1_1/lab1_1.srcs/sources_1/new/muxtwo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxtwo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electrology Course/Vivado/EST2503/lab1_1/lab1_1.srcs/sim_1/new/tb_muxtwo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_muxtwo
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [E:/Electrology Course/Vivado/EST2503/lab1_1/lab1_1.srcs/sim_1/new/tb_muxtwo.v:31]
