m255
K4
z2
!s11f vlog 2021.4 2021.10, Oct 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dZ:/github/dvl/code/fpga/sim
vdff
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1711531288
!i10b 1
!s100 NZF<`WH5nWG6[:_c[oLCb2
Ia1fmz2DSQBQlgde<W?eP@2
S1
R0
w1711006038
8Z:/github/dvl/code/fpga/source/impl_1/dff.sv
FZ:/github/dvl/code/fpga/source/impl_1/dff.sv
!i122 119
L0 1 14
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2021.4;73
r1
!s85 0
31
Z5 !s108 1711531288.000000
!s107 Z:/github/dvl/code/fpga/source/impl_1/dff.sv|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/source/impl_1/dff.sv|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
vdvl_top
R1
R2
!i10b 1
!s100 O3N_1^]YPcgXCXzI_SULR0
IQREiRVTjo@26me3J:_gHN0
S1
R0
w1711529824
8Z:/github/dvl/code/fpga/source/impl_1/dvl_top.sv
FZ:/github/dvl/code/fpga/source/impl_1/dvl_top.sv
!i122 118
L0 8 62
R3
R4
r1
!s85 0
31
R5
!s107 Z:/github/dvl/code/fpga/source/impl_1/dvl_params.sv|Z:/github/dvl/code/fpga/source/impl_1/dvl_top.sv|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/source/impl_1/dvl_top.sv|
!s101 -O0
!i113 1
R6
R7
vh_bridge
R1
R2
!i10b 1
!s100 DgnJLW4Vg6=UV7CPMHN7:0
I<T?hF9PU@;@;05zBZSfZh1
S1
R0
w1711318480
8Z:/github/dvl/code/fpga/source/impl_1/h_bridge.sv
FZ:/github/dvl/code/fpga/source/impl_1/h_bridge.sv
!i122 117
L0 8 44
R3
R4
r1
!s85 0
31
R5
!s107 Z:/github/dvl/code/fpga/source/impl_1/dvl_params.sv|Z:/github/dvl/code/fpga/source/impl_1/h_bridge.sv|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/source/impl_1/h_bridge.sv|
!s101 -O0
!i113 1
R6
R7
vi2c_peripheral
R1
R2
!i10b 1
!s100 _5eOGYl]66<OYYdD3CcNQ3
IS7A9OPZ>GVDB>EoWC`=R;3
S1
R0
w1711531060
8Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv
FZ:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv
!i122 116
L0 1 174
R3
R4
r1
!s85 0
31
R5
!s107 Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv|
!s101 -O0
!i113 1
R6
R7
vi2c_peripheral_tb
R1
R2
!i10b 1
!s100 ^mMl@DFZ=Dz0C>3aKcE_]1
IZCPISje3BX4aQ2S96nfEk0
S1
R0
w1711525444
8Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv
FZ:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv
!i122 120
L0 5 152
R3
R4
r1
!s85 0
31
R5
!s107 Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv|
!s101 -O0
!i113 1
R6
R7
vsysclk_pll
!s125 LATTICE_CONN
Z8 !s110 1711531289
!i10b 1
!s100 GPB`z[gkJ>@459^PIBXao1
ImR7Tc]?RJ2`FzVZSlSY_A3
R0
Z9 w1711006154
Z10 8Z:/github/dvl/code/fpga/sysclk_pll/rtl/sysclk_pll.v
Z11 FZ:/github/dvl/code/fpga/sysclk_pll/rtl/sysclk_pll.v
!i122 121
L0 11 39
R3
R4
r1
!s85 0
31
R5
!s107 Z:/github/dvl/code/fpga/sysclk_pll/rtl/sysclk_pll.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/sysclk_pll/rtl/sysclk_pll.v|
!s101 -O0
!i113 1
R6
R7
vsysclk_pll_ipgen_lscc_pll
R8
!i10b 1
!s100 Wdoc_bLe0]Pg]0^oo@0Td0
Io5]?fTTAkF5QTiTlKeXN:1
R0
R9
R10
R11
!i122 121
L0 105 120
R3
R4
r1
!s85 0
31
R5
Z13 !s107 Z:/github/dvl/code/fpga/sysclk_pll/rtl/sysclk_pll.v|
R12
!s101 -O0
!i113 1
R6
R7
