Analysis & Synthesis report for fpga
Wed Mar 25 22:45:36 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |fpga|MIPS:CPU|OpSave
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Top-level Entity: |fpga
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Source assignments for Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_iir1:auto_generated
 22. Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_5ln1:auto_generated
 23. Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_5ln1:auto_generated
 24. Parameter Settings for User Entity Instance: pll:clockGen|pll_0002:pll_inst|altera_pll:altera_pll_i
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Parameter Settings for Inferred Entity Instance: Memory:MEM|altsyncram:RAM1_rtl_0
 27. Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0
 28. Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1
 29. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div1
 30. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod1
 32. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "hexToSevenSegmentDecoder:H5"
 35. Port Connectivity Checks: "hexToSevenSegmentDecoder:H4"
 36. Port Connectivity Checks: "hexToSevenSegmentDecoder:H3"
 37. Port Connectivity Checks: "hexToSevenSegmentDecoder:H2"
 38. Port Connectivity Checks: "hexToSevenSegmentDecoder:H1"
 39. Port Connectivity Checks: "hexToSevenSegmentDecoder:H0"
 40. Port Connectivity Checks: "pll:clockGen"
 41. Signal Tap Logic Analyzer Settings
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 44. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 45. Elapsed Time Per Partition
 46. Connections to In-System Debugging Instance "auto_signaltap_0"
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 25 22:45:36 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; fpga                                        ;
; Top-level Entity Name           ; fpga                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2781                                        ;
; Total pins                      ; 70                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 204,800                                     ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; fpga               ; fpga               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; ../MEGA/pll/pll_0002.v                                             ; yes             ; User Verilog HDL File                                 ; d:/My_Designs/s20/lab3_r1/part2/MEGA/pll/pll_0002.v                                                          ;             ;
; ../src/MIPS.vhd                                                    ; yes             ; User VHDL File                                        ; d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd                                                                 ;             ;
; ../src/MIPS_package.vhd                                            ; yes             ; User VHDL File                                        ; d:/My_Designs/s20/lab3_r1/part2/src/MIPS_package.vhd                                                         ;             ;
; ../src/memory.vhd                                                  ; yes             ; User VHDL File                                        ; d:/My_Designs/s20/lab3_r1/part2/src/memory.vhd                                                               ;             ;
; ../src/fpga.vhd                                                    ; yes             ; User VHDL File                                        ; d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd                                                                 ;             ;
; ../src/REG.vhd                                                     ; yes             ; User VHDL File                                        ; d:/My_Designs/s20/lab3_r1/part2/src/REG.vhd                                                                  ;             ;
; ../src/hexToSevenSegmentDecoder.vhd                                ; yes             ; User VHDL File                                        ; d:/My_Designs/s20/lab3_r1/part2/src/hexToSevenSegmentDecoder.vhd                                             ;             ;
; pll.vhd                                                            ; yes             ; Auto-Found Wizard-Generated File                      ; d:/My_Designs/s20/lab3_r1/part2/src/pll.vhd                                                                  ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                            ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                          ;             ;
; db/altsyncram_cg84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/altsyncram_cg84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                          ;             ;
; db/mux_blc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/mux_blc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                       ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                               ;             ;
; db/cntr_rai.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cntr_rai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_q1j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cntr_q1j.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                           ; altera_sld  ;
; db/ip/slda07d5cea/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                      ;             ;
; db/altsyncram_iir1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/altsyncram_iir1.tdf                                             ;             ;
; db/fpga.ram0_Memory_a0c6519c.hdl.mif                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/fpga.ram0_Memory_a0c6519c.hdl.mif                               ;             ;
; db/altsyncram_5ln1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/altsyncram_5ln1.tdf                                             ;             ;
; db/fpga.ram0_REG_15692.hdl.mif                                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/fpga.ram0_REG_15692.hdl.mif                                     ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                        ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                       ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                   ;             ;
; db/lpm_divide_3dm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_divide_3dm.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/alt_u_div_o2f.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/alt_u_div_o2f.tdf                                               ;             ;
; db/lpm_divide_rqo.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_divide_rqo.tdf                                              ;             ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/abs_divider_4dg.tdf                                             ;             ;
; db/lpm_abs_4p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_abs_4p9.tdf                                                 ;             ;
; db/lpm_divide_65m.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_divide_65m.tdf                                              ;             ;
; db/lpm_divide_85m.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_divide_85m.tdf                                              ;             ;
; db/sign_div_unsign_bnh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/sign_div_unsign_bnh.tdf                                         ;             ;
; db/alt_u_div_s2f.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; d:/My_Designs/s20/lab3_r1/part2/synthesis/db/alt_u_div_s2f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 3952   ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 6587   ;
;     -- 7 input functions                    ; 3      ;
;     -- 6 input functions                    ; 669    ;
;     -- 5 input functions                    ; 2718   ;
;     -- 4 input functions                    ; 2049   ;
;     -- <=3 input functions                  ; 1148   ;
;                                             ;        ;
; Dedicated logic registers                   ; 2781   ;
;                                             ;        ;
; I/O pins                                    ; 70     ;
; Total MLAB memory bits                      ; 0      ;
; Total block memory bits                     ; 204800 ;
;                                             ;        ;
; Total DSP Blocks                            ; 6      ;
;                                             ;        ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 2088   ;
; Total fan-out                               ; 44494  ;
; Average fan-out                             ; 4.55   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |fpga                                                                                                                                   ; 6587 (349)          ; 2781 (35)                 ; 204800            ; 6          ; 70   ; 0            ; |fpga                                                                                                                                                                                                                                                                                                                                            ; fpga                              ; work         ;
;    |MIPS:CPU|                                                                                                                           ; 5680 (891)          ; 330 (180)                 ; 2048              ; 6          ; 0    ; 0            ; |fpga|MIPS:CPU                                                                                                                                                                                                                                                                                                                                   ; MIPS                              ; work         ;
;       |REG:A1|                                                                                                                          ; 75 (75)             ; 150 (150)                 ; 2048              ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|REG:A1                                                                                                                                                                                                                                                                                                                            ; REG                               ; work         ;
;          |altsyncram:Regs_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_5ln1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_5ln1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_5ln1                   ; work         ;
;          |altsyncram:Regs_rtl_1|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_5ln1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_5ln1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_5ln1                   ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 1243 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_rqo:auto_generated|                                                                                                ; 1243 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                                                                                                                                                                                                                                                     ; lpm_divide_rqo                    ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1243 (64)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                             ; abs_divider_4dg                   ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                       ; alt_u_div_o2f                     ; work         ;
;                |lpm_abs_4p9:my_abs_den|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                                                      ; lpm_abs_4p9                       ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                      ; lpm_abs_4p9                       ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 1127 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                                                ; 1127 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                                     ; lpm_divide_3dm                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 1127 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                         ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1127 (1127)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                   ; alt_u_div_o2f                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 1223 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_85m:auto_generated|                                                                                                ; 1223 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Mod0|lpm_divide_85m:auto_generated                                                                                                                                                                                                                                                                                     ; lpm_divide_85m                    ; work         ;
;             |sign_div_unsign_bnh:divider|                                                                                               ; 1223 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Mod0|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                                         ; sign_div_unsign_bnh               ; work         ;
;                |alt_u_div_s2f:divider|                                                                                                  ; 1223 (1223)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Mod0|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                                                                                                                                                                                   ; alt_u_div_s2f                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 1121 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_65m:auto_generated|                                                                                                ; 1121 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                                                                                                                                                                                                                                                     ; lpm_divide_65m                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 1121 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                         ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1121 (1121)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|MIPS:CPU|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                   ; alt_u_div_o2f                     ; work         ;
;    |Memory:MEM|                                                                                                                         ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |fpga|Memory:MEM                                                                                                                                                                                                                                                                                                                                 ; Memory                            ; work         ;
;       |altsyncram:RAM1_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |fpga|Memory:MEM|altsyncram:RAM1_rtl_0                                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_iir1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |fpga|Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_iir1:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_iir1                   ; work         ;
;    |hexToSevenSegmentDecoder:H0|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|hexToSevenSegmentDecoder:H0                                                                                                                                                                                                                                                                                                                ; hexToSevenSegmentDecoder          ; work         ;
;    |hexToSevenSegmentDecoder:H1|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|hexToSevenSegmentDecoder:H1                                                                                                                                                                                                                                                                                                                ; hexToSevenSegmentDecoder          ; work         ;
;    |hexToSevenSegmentDecoder:H2|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|hexToSevenSegmentDecoder:H2                                                                                                                                                                                                                                                                                                                ; hexToSevenSegmentDecoder          ; work         ;
;    |hexToSevenSegmentDecoder:H3|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|hexToSevenSegmentDecoder:H3                                                                                                                                                                                                                                                                                                                ; hexToSevenSegmentDecoder          ; work         ;
;    |hexToSevenSegmentDecoder:H4|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|hexToSevenSegmentDecoder:H4                                                                                                                                                                                                                                                                                                                ; hexToSevenSegmentDecoder          ; work         ;
;    |pll:clockGen|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|pll:clockGen                                                                                                                                                                                                                                                                                                                               ; pll                               ; work         ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|pll:clockGen|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                             ; pll_0002                          ; work         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|pll:clockGen|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                     ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (58)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 433 (2)             ; 2325 (332)                ; 169984            ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 431 (0)             ; 1993 (0)                  ; 169984            ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 431 (67)            ; 1993 (744)                ; 169984            ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 169984            ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_cg84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 169984            ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cg84:auto_generated                                                                                                                                                 ; altsyncram_cg84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 203 (1)             ; 846 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 166 (0)             ; 830 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 498 (498)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 166 (0)             ; 332 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 36 (36)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 43 (11)             ; 232 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_rai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated                                                             ; cntr_rai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                      ; cntr_q1j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 166 (166)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_5ln1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO       ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/fpga.ram0_REG_15692.hdl.mif       ;
; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_5ln1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO       ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/fpga.ram0_REG_15692.hdl.mif       ;
; Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_iir1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO       ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; db/fpga.ram0_Memory_a0c6519c.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cg84:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 1024         ; 166          ; 1024         ; 166          ; 169984 ; None                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 5           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|MIPS:CPU|OpSave                                                                                                                                                                                  ;
+--------------+--------------+-------------+-------------+------------+-------------+-------------+-----------+------------+------------+------------+------------+------------+------------+-------------+-------------+
; Name         ; OpSave.multu ; OpSave.mult ; OpSave.divu ; OpSave.div ; OpSave.mflo ; OpSave.mfhi ; OpSave.jr ; OpSave.shl ; OpSave.shr ; OpSave.slt ; OpSave.sub ; OpSave.add ; OpSave.or1 ; OpSave.and1 ; OpSave.None ;
+--------------+--------------+-------------+-------------+------------+-------------+-------------+-----------+------------+------------+------------+------------+------------+------------+-------------+-------------+
; OpSave.None  ; 0            ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ;
; OpSave.and1  ; 0            ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ; 1           ;
; OpSave.or1   ; 0            ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0           ; 1           ;
; OpSave.add   ; 0            ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0           ; 1           ;
; OpSave.sub   ; 0            ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.slt   ; 0            ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.shr   ; 0            ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.shl   ; 0            ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.jr    ; 0            ; 0           ; 0           ; 0          ; 0           ; 0           ; 1         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.mfhi  ; 0            ; 0           ; 0           ; 0          ; 0           ; 1           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.mflo  ; 0            ; 0           ; 0           ; 0          ; 1           ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.div   ; 0            ; 0           ; 0           ; 1          ; 0           ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.divu  ; 0            ; 0           ; 1           ; 0          ; 0           ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.mult  ; 0            ; 1           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ;
; OpSave.multu ; 1            ; 0           ; 0           ; 0          ; 0           ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ;
+--------------+--------------+-------------+-------------+------------+-------------+-------------+-----------+------------+------------+------------+------------+------------+------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state[3..29]                                                                                                                                                                           ; Merged with state[30]                                                                                                                                                                              ;
; state[30,31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 29                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 24                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2781  ;
; Number of registers using Synchronous Clear  ; 198   ;
; Number of registers using Synchronous Load   ; 296   ;
; Number of registers using Asynchronous Clear ; 855   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1023  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[44]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[12]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[46]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[14]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[48]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[16]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[50]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[18]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[52]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[20]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[54]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[22]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[56]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[24]                                                                                                                                                                                                                                                                                           ; 6       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[58]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[26]                                                                                                                                                                                                                                                                                           ; 6       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[60]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[28]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[62]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[30]                                                                                                                                                                                                                                                                                           ; 5       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[64]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[32]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[66]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[34]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[68]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[36]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[70]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[38]                                                                                                                                                                                                                                                                                           ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[72]                                                                                                                                                                                                                                                                                           ; 5       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[40]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[74]                                                                                                                                                                                                                                                                                           ; 5       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[42]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[12]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[34]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[36]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[38]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[40]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[74]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[30]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[32]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[58]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[60]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[54]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[56]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[50]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[52]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[46]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[48]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[14]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[16]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[42]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[44]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[26]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[28]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[18]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[20]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[22]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[24]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[70]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[72]                                                                                                                                                                                                                                                                                           ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[66]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[68]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[62]                                                                                                                                                                                                                                                                                           ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[64]                                                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 77                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions            ;
+--------------------------+-----------------------+------+
; Register Name            ; Megafunction          ; Type ;
+--------------------------+-----------------------+------+
; Memory:MEM|output[0..31] ; Memory:MEM|RAM1_rtl_0 ; RAM  ;
+--------------------------+-----------------------+------+


+--------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                         ;
+---------------------------------------+----------------------------+
; Register Name                         ; RAM Name                   ;
+---------------------------------------+----------------------------+
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[0]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[1]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[2]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[3]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[4]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[5]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[6]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[7]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[8]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[9]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[10] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[11] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[12] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[13] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[14] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[15] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[16] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[17] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[18] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[19] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[20] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[21] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[22] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[23] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[24] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[25] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[26] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[27] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[28] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[29] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[30] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[31] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[32] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[33] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[34] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[35] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[36] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[37] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[38] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[39] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[40] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[41] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[42] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[43] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[44] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[45] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[46] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[47] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[48] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[49] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[50] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[51] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[52] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[53] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[54] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[55] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[56] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[57] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[58] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[59] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[60] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[61] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[62] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[63] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[64] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[65] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[66] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[67] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[68] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[69] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[70] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[71] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[72] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[73] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[74] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[0]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[1]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[2]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[3]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[4]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[5]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[6]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[7]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[8]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[9]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[10] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[11] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[12] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[13] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[14] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[15] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[16] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[17] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[18] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[19] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[20] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[21] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[22] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[23] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[24] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[25] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[26] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[27] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[28] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[29] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[30] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[31] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[32] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[33] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[34] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[35] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[36] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[37] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[38] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[39] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[40] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[41] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[42] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[43] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[44] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[45] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[46] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[47] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[48] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[49] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[50] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[51] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[52] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[53] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[54] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[55] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[56] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[57] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[58] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[59] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[60] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[61] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[62] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[63] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[64] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[65] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[66] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[67] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[68] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[69] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[70] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[71] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[72] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[73] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[74] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
+---------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fpga|count[16]                                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 64 bits   ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |fpga|MIPS:CPU|mf[37]                                                                                                                                                                                                                                                                                                                                          ;
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |fpga|MIPS:CPU|PC[31]                                                                                                                                                                                                                                                                                                                                          ;
; 9:1                ; 26 bits   ; 156 LEs       ; 52 LEs               ; 104 LEs                ; Yes        ; |fpga|MIPS:CPU|PC[19]                                                                                                                                                                                                                                                                                                                                          ;
; 16:1               ; 12 bits   ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; Yes        ; |fpga|MIPS:CPU|ALU_Result_Save[8]                                                                                                                                                                                                                                                                                                                              ;
; 16:1               ; 12 bits   ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; Yes        ; |fpga|MIPS:CPU|ALU_Result_Save[22]                                                                                                                                                                                                                                                                                                                             ;
; 19:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |fpga|MIPS:CPU|ALU_Result_Save[3]                                                                                                                                                                                                                                                                                                                              ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga|MIPS:CPU|ALU_Result_Save[29]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|MIPS:CPU|ShiftRight0                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|MIPS:CPU|ShiftRight0                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |fpga|MIPS:CPU|ShiftLeft0                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga|MIPS:CPU|ShiftLeft0                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga|MIPS:CPU|ShiftRight0                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga|MIPS:CPU|ShiftRight0                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga|Mem_Bus_out_Mux[24]                                                                                                                                                                                                                                                                                                                                      ;
; 1:1                ; 17 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |fpga|MIPS:CPU|Add0                                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |fpga|Address_Mux[5]                                                                                                                                                                                                                                                                                                                                           ;
; 25:1               ; 10 bits   ; 160 LEs       ; 150 LEs              ; 10 LEs                 ; No         ; |fpga|Mem_Bus_out_Mux[21]                                                                                                                                                                                                                                                                                                                                      ;
; 14:1               ; 10 bits   ; 90 LEs        ; 80 LEs               ; 10 LEs                 ; No         ; |fpga|Mux7                                                                                                                                                                                                                                                                                                                                                     ;
; 45:1               ; 2 bits    ; 60 LEs        ; 46 LEs               ; 14 LEs                 ; No         ; |fpga|Mem_Bus_out_Mux[7]                                                                                                                                                                                                                                                                                                                                       ;
; 20:1               ; 6 bits    ; 78 LEs        ; 72 LEs               ; 6 LEs                  ; No         ; |fpga|Mux2                                                                                                                                                                                                                                                                                                                                                     ;
; 67:1               ; 12 bits   ; 528 LEs       ; 516 LEs              ; 12 LEs                 ; No         ; |fpga|Mem_Bus_out_Mux[5]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Source assignments for Top-level Entity: |fpga     ;
+------------------------------+-------+------+------+
; Assignment                   ; Value ; From ; To   ;
+------------------------------+-------+------+------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clk  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clk  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; init ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; init ;
+------------------------------+-------+------+------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_iir1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_5ln1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_5ln1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:clockGen|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------+
; Parameter Name                       ; Value                  ; Type                                ;
+--------------------------------------+------------------------+-------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                              ;
; fractional_vco_multiplier            ; true                   ; String                              ;
; pll_type                             ; General                ; String                              ;
; pll_subtype                          ; General                ; String                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                      ;
; operation_mode                       ; direct                 ; String                              ;
; deserialization_factor               ; 4                      ; Signed Integer                      ;
; data_rate                            ; 0                      ; Signed Integer                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                      ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                              ;
; phase_shift0                         ; 0 ps                   ; String                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                              ;
; phase_shift1                         ; 0 ps                   ; String                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                              ;
; phase_shift2                         ; 0 ps                   ; String                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                              ;
; phase_shift3                         ; 0 ps                   ; String                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                              ;
; phase_shift4                         ; 0 ps                   ; String                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                              ;
; phase_shift5                         ; 0 ps                   ; String                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                              ;
; phase_shift6                         ; 0 ps                   ; String                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                              ;
; phase_shift7                         ; 0 ps                   ; String                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                              ;
; phase_shift8                         ; 0 ps                   ; String                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                              ;
; phase_shift9                         ; 0 ps                   ; String                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                              ;
; phase_shift10                        ; 0 ps                   ; String                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                              ;
; phase_shift11                        ; 0 ps                   ; String                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                              ;
; phase_shift12                        ; 0 ps                   ; String                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                              ;
; phase_shift13                        ; 0 ps                   ; String                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                              ;
; phase_shift14                        ; 0 ps                   ; String                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                              ;
; phase_shift15                        ; 0 ps                   ; String                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                              ;
; phase_shift16                        ; 0 ps                   ; String                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                              ;
; phase_shift17                        ; 0 ps                   ; String                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                      ;
; clock_name_0                         ;                        ; String                              ;
; clock_name_1                         ;                        ; String                              ;
; clock_name_2                         ;                        ; String                              ;
; clock_name_3                         ;                        ; String                              ;
; clock_name_4                         ;                        ; String                              ;
; clock_name_5                         ;                        ; String                              ;
; clock_name_6                         ;                        ; String                              ;
; clock_name_7                         ;                        ; String                              ;
; clock_name_8                         ;                        ; String                              ;
; clock_name_global_0                  ; false                  ; String                              ;
; clock_name_global_1                  ; false                  ; String                              ;
; clock_name_global_2                  ; false                  ; String                              ;
; clock_name_global_3                  ; false                  ; String                              ;
; clock_name_global_4                  ; false                  ; String                              ;
; clock_name_global_5                  ; false                  ; String                              ;
; clock_name_global_6                  ; false                  ; String                              ;
; clock_name_global_7                  ; false                  ; String                              ;
; clock_name_global_8                  ; false                  ; String                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_bypass_en                      ; false                  ; String                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_bypass_en                      ; false                  ; String                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en0                     ; false                  ; String                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en1                     ; false                  ; String                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en2                     ; false                  ; String                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en3                     ; false                  ; String                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en4                     ; false                  ; String                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en5                     ; false                  ; String                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en6                     ; false                  ; String                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en7                     ; false                  ; String                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en8                     ; false                  ; String                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en9                     ; false                  ; String                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en10                    ; false                  ; String                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en11                    ; false                  ; String                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en12                    ; false                  ; String                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en13                    ; false                  ; String                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en14                    ; false                  ; String                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en15                    ; false                  ; String                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en16                    ; false                  ; String                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en17                    ; false                  ; String                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                      ;
; pll_slf_rst                          ; false                  ; String                              ;
; pll_bw_sel                           ; low                    ; String                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                              ;
; mimic_fbclk_type                     ; gclk                   ; String                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
+--------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 166                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 166                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; M10K                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 522                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 166                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:MEM|altsyncram:RAM1_rtl_0          ;
+------------------------------------+--------------------------------------+----------------+
; Parameter Name                     ; Value                                ; Type           ;
+------------------------------------+--------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped        ;
; WIDTH_A                            ; 32                                   ; Untyped        ;
; WIDTHAD_A                          ; 10                                   ; Untyped        ;
; NUMWORDS_A                         ; 1024                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WIDTH_B                            ; 32                                   ; Untyped        ;
; WIDTHAD_B                          ; 10                                   ; Untyped        ;
; NUMWORDS_B                         ; 1024                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; INIT_FILE                          ; db/fpga.ram0_Memory_a0c6519c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_iir1                      ; Untyped        ;
+------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0 ;
+------------------------------------+--------------------------------+------------------+
; Parameter Name                     ; Value                          ; Type             ;
+------------------------------------+--------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped          ;
; WIDTH_A                            ; 32                             ; Untyped          ;
; WIDTHAD_A                          ; 5                              ; Untyped          ;
; NUMWORDS_A                         ; 32                             ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped          ;
; WIDTH_B                            ; 32                             ; Untyped          ;
; WIDTHAD_B                          ; 5                              ; Untyped          ;
; NUMWORDS_B                         ; 32                             ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped          ;
; BYTE_SIZE                          ; 8                              ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped          ;
; INIT_FILE                          ; db/fpga.ram0_REG_15692.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped          ;
; ENABLE_ECC                         ; FALSE                          ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_5ln1                ; Untyped          ;
+------------------------------------+--------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1 ;
+------------------------------------+--------------------------------+------------------+
; Parameter Name                     ; Value                          ; Type             ;
+------------------------------------+--------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped          ;
; WIDTH_A                            ; 32                             ; Untyped          ;
; WIDTHAD_A                          ; 5                              ; Untyped          ;
; NUMWORDS_A                         ; 32                             ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped          ;
; WIDTH_B                            ; 32                             ; Untyped          ;
; WIDTHAD_B                          ; 5                              ; Untyped          ;
; NUMWORDS_B                         ; 32                             ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped          ;
; BYTE_SIZE                          ; 8                              ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped          ;
; INIT_FILE                          ; db/fpga.ram0_REG_15692.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped          ;
; ENABLE_ECC                         ; FALSE                          ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_5ln1                ; Untyped          ;
+------------------------------------+--------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                         ;
; LPM_WIDTHD             ; 33             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 3                                     ;
; Entity Instance                           ; Memory:MEM|altsyncram:RAM1_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 1024                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 1024                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
; Entity Instance                           ; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
; Entity Instance                           ; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
+-------------------------------------------+---------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "hexToSevenSegmentDecoder:H5" ;
+--------------+-------+----------+-----------------------+
; Port         ; Type  ; Severity ; Details               ;
+--------------+-------+----------+-----------------------+
; hexdigit     ; Input ; Info     ; Stuck at GND          ;
; custom[3]    ; Input ; Info     ; Stuck at GND          ;
; custom[6]    ; Input ; Info     ; Stuck at VCC          ;
; usecustom    ; Input ; Info     ; Stuck at VCC          ;
; blankdisplay ; Input ; Info     ; Stuck at GND          ;
+--------------+-------+----------+-----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "hexToSevenSegmentDecoder:H4" ;
+----------------+-------+----------+---------------------+
; Port           ; Type  ; Severity ; Details             ;
+----------------+-------+----------+---------------------+
; hexdigit[3..1] ; Input ; Info     ; Stuck at GND        ;
; custom[3]      ; Input ; Info     ; Stuck at GND        ;
; custom[6]      ; Input ; Info     ; Stuck at VCC        ;
; blankdisplay   ; Input ; Info     ; Stuck at GND        ;
+----------------+-------+----------+---------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "hexToSevenSegmentDecoder:H3" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; custom    ; Input ; Info     ; Stuck at GND             ;
; usecustom ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "hexToSevenSegmentDecoder:H2" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; custom    ; Input ; Info     ; Stuck at GND             ;
; usecustom ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "hexToSevenSegmentDecoder:H1" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; custom    ; Input ; Info     ; Stuck at GND             ;
; usecustom ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "hexToSevenSegmentDecoder:H0" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; custom    ; Input ; Info     ; Stuck at GND             ;
; usecustom ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:clockGen"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 166                 ; 166              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 365                         ;
;     CLR               ; 4                           ;
;     ENA               ; 137                         ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA SCLR          ; 50                          ;
;     plain             ; 143                         ;
; arriav_lcell_comb     ; 6062                        ;
;     arith             ; 2825                        ;
;         0 data inputs ; 245                         ;
;         1 data inputs ; 91                          ;
;         2 data inputs ; 170                         ;
;         3 data inputs ; 81                          ;
;         4 data inputs ; 156                         ;
;         5 data inputs ; 2082                        ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 3208                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 161                         ;
;         3 data inputs ; 217                         ;
;         4 data inputs ; 1846                        ;
;         5 data inputs ; 416                         ;
;         6 data inputs ; 563                         ;
;     shared            ; 26                          ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 6                           ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 236                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 104.90                      ;
; Average LUT depth     ; 77.62                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 2325                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 206                                                    ;
;     ENA               ; 71                                                     ;
;     ENA CLR           ; 539                                                    ;
;     ENA CLR SCLR      ; 31                                                     ;
;     ENA SCLR          ; 33                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 34                                                     ;
;     SCLR SLD          ; 13                                                     ;
;     plain             ; 1359                                                   ;
; arriav_lcell_comb     ; 433                                                    ;
;     arith             ; 90                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 85                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 343                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 11                                                     ;
;         2 data inputs ; 10                                                     ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 21                                                     ;
;         5 data inputs ; 193                                                    ;
;         6 data inputs ; 95                                                     ;
; boundary_port         ; 914                                                    ;
; stratixv_ram_block    ; 166                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.84                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 94                                       ;
;     normal            ; 94                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 17                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 20                                       ;
;         5 data inputs ; 27                                       ;
;         6 data inputs ; 11                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.34                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:13     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                            ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; MIPS:CPU|ADDR[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[0]~24                 ; N/A     ;
; MIPS:CPU|ADDR[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[0]~24                 ; N/A     ;
; MIPS:CPU|ADDR[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[10]~12                ; N/A     ;
; MIPS:CPU|ADDR[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[10]~12                ; N/A     ;
; MIPS:CPU|ADDR[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[11]~14                ; N/A     ;
; MIPS:CPU|ADDR[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[11]~14                ; N/A     ;
; MIPS:CPU|ADDR[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[12]~16                ; N/A     ;
; MIPS:CPU|ADDR[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[12]~16                ; N/A     ;
; MIPS:CPU|ADDR[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[13]~18                ; N/A     ;
; MIPS:CPU|ADDR[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[13]~18                ; N/A     ;
; MIPS:CPU|ADDR[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[14]~20                ; N/A     ;
; MIPS:CPU|ADDR[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[14]~20                ; N/A     ;
; MIPS:CPU|ADDR[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[15]~22                ; N/A     ;
; MIPS:CPU|ADDR[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[15]~22                ; N/A     ;
; MIPS:CPU|ADDR[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[16]~0                 ; N/A     ;
; MIPS:CPU|ADDR[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[16]~0                 ; N/A     ;
; MIPS:CPU|ADDR[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[17]~1                 ; N/A     ;
; MIPS:CPU|ADDR[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[17]~1                 ; N/A     ;
; MIPS:CPU|ADDR[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[18]~2                 ; N/A     ;
; MIPS:CPU|ADDR[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[18]~2                 ; N/A     ;
; MIPS:CPU|ADDR[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[19]~3                 ; N/A     ;
; MIPS:CPU|ADDR[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[19]~3                 ; N/A     ;
; MIPS:CPU|ADDR[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[1]~25                 ; N/A     ;
; MIPS:CPU|ADDR[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[1]~25                 ; N/A     ;
; MIPS:CPU|ADDR[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[20]~4                 ; N/A     ;
; MIPS:CPU|ADDR[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[20]~4                 ; N/A     ;
; MIPS:CPU|ADDR[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[21]~5                 ; N/A     ;
; MIPS:CPU|ADDR[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[21]~5                 ; N/A     ;
; MIPS:CPU|ADDR[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[22]~6                 ; N/A     ;
; MIPS:CPU|ADDR[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[22]~6                 ; N/A     ;
; MIPS:CPU|ADDR[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[23]~7                 ; N/A     ;
; MIPS:CPU|ADDR[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[23]~7                 ; N/A     ;
; MIPS:CPU|ADDR[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[24]~9                 ; N/A     ;
; MIPS:CPU|ADDR[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[24]~9                 ; N/A     ;
; MIPS:CPU|ADDR[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[25]~11                ; N/A     ;
; MIPS:CPU|ADDR[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[25]~11                ; N/A     ;
; MIPS:CPU|ADDR[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[26]~13                ; N/A     ;
; MIPS:CPU|ADDR[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[26]~13                ; N/A     ;
; MIPS:CPU|ADDR[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[27]~15                ; N/A     ;
; MIPS:CPU|ADDR[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[27]~15                ; N/A     ;
; MIPS:CPU|ADDR[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[28]~17                ; N/A     ;
; MIPS:CPU|ADDR[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[28]~17                ; N/A     ;
; MIPS:CPU|ADDR[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[29]~19                ; N/A     ;
; MIPS:CPU|ADDR[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[29]~19                ; N/A     ;
; MIPS:CPU|ADDR[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[2]~26                 ; N/A     ;
; MIPS:CPU|ADDR[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[2]~26                 ; N/A     ;
; MIPS:CPU|ADDR[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[30]~21                ; N/A     ;
; MIPS:CPU|ADDR[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[30]~21                ; N/A     ;
; MIPS:CPU|ADDR[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[31]~23                ; N/A     ;
; MIPS:CPU|ADDR[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[31]~23                ; N/A     ;
; MIPS:CPU|ADDR[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[3]~27                 ; N/A     ;
; MIPS:CPU|ADDR[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[3]~27                 ; N/A     ;
; MIPS:CPU|ADDR[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[4]~28                 ; N/A     ;
; MIPS:CPU|ADDR[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[4]~28                 ; N/A     ;
; MIPS:CPU|ADDR[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[5]~29                 ; N/A     ;
; MIPS:CPU|ADDR[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[5]~29                 ; N/A     ;
; MIPS:CPU|ADDR[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[6]~30                 ; N/A     ;
; MIPS:CPU|ADDR[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[6]~30                 ; N/A     ;
; MIPS:CPU|ADDR[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[7]~31                 ; N/A     ;
; MIPS:CPU|ADDR[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[7]~31                 ; N/A     ;
; MIPS:CPU|ADDR[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[8]~8                  ; N/A     ;
; MIPS:CPU|ADDR[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[8]~8                  ; N/A     ;
; MIPS:CPU|ADDR[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[9]~10                 ; N/A     ;
; MIPS:CPU|ADDR[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|ADDR[9]~10                 ; N/A     ;
; MIPS:CPU|CS              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Mux32~0_wirecell           ; N/A     ;
; MIPS:CPU|CS              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Mux32~0_wirecell           ; N/A     ;
; MIPS:CPU|Instr[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[0]                   ; N/A     ;
; MIPS:CPU|Instr[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[0]                   ; N/A     ;
; MIPS:CPU|Instr[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[10]                  ; N/A     ;
; MIPS:CPU|Instr[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[10]                  ; N/A     ;
; MIPS:CPU|Instr[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[11]                  ; N/A     ;
; MIPS:CPU|Instr[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[11]                  ; N/A     ;
; MIPS:CPU|Instr[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[12]                  ; N/A     ;
; MIPS:CPU|Instr[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[12]                  ; N/A     ;
; MIPS:CPU|Instr[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[13]                  ; N/A     ;
; MIPS:CPU|Instr[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[13]                  ; N/A     ;
; MIPS:CPU|Instr[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[14]                  ; N/A     ;
; MIPS:CPU|Instr[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[14]                  ; N/A     ;
; MIPS:CPU|Instr[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[15]                  ; N/A     ;
; MIPS:CPU|Instr[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[15]                  ; N/A     ;
; MIPS:CPU|Instr[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[16]                  ; N/A     ;
; MIPS:CPU|Instr[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[16]                  ; N/A     ;
; MIPS:CPU|Instr[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[17]                  ; N/A     ;
; MIPS:CPU|Instr[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[17]                  ; N/A     ;
; MIPS:CPU|Instr[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[18]                  ; N/A     ;
; MIPS:CPU|Instr[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[18]                  ; N/A     ;
; MIPS:CPU|Instr[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[19]                  ; N/A     ;
; MIPS:CPU|Instr[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[19]                  ; N/A     ;
; MIPS:CPU|Instr[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[1]                   ; N/A     ;
; MIPS:CPU|Instr[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[1]                   ; N/A     ;
; MIPS:CPU|Instr[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[20]                  ; N/A     ;
; MIPS:CPU|Instr[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[20]                  ; N/A     ;
; MIPS:CPU|Instr[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[21]                  ; N/A     ;
; MIPS:CPU|Instr[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[21]                  ; N/A     ;
; MIPS:CPU|Instr[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[22]                  ; N/A     ;
; MIPS:CPU|Instr[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[22]                  ; N/A     ;
; MIPS:CPU|Instr[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[23]                  ; N/A     ;
; MIPS:CPU|Instr[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[23]                  ; N/A     ;
; MIPS:CPU|Instr[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[24]                  ; N/A     ;
; MIPS:CPU|Instr[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[24]                  ; N/A     ;
; MIPS:CPU|Instr[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[25]                  ; N/A     ;
; MIPS:CPU|Instr[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[25]                  ; N/A     ;
; MIPS:CPU|Instr[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[26]                  ; N/A     ;
; MIPS:CPU|Instr[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[26]                  ; N/A     ;
; MIPS:CPU|Instr[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[27]                  ; N/A     ;
; MIPS:CPU|Instr[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[27]                  ; N/A     ;
; MIPS:CPU|Instr[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[28]                  ; N/A     ;
; MIPS:CPU|Instr[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[28]                  ; N/A     ;
; MIPS:CPU|Instr[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[29]                  ; N/A     ;
; MIPS:CPU|Instr[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[29]                  ; N/A     ;
; MIPS:CPU|Instr[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[2]                   ; N/A     ;
; MIPS:CPU|Instr[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[2]                   ; N/A     ;
; MIPS:CPU|Instr[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[30]                  ; N/A     ;
; MIPS:CPU|Instr[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[30]                  ; N/A     ;
; MIPS:CPU|Instr[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[31]                  ; N/A     ;
; MIPS:CPU|Instr[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[31]                  ; N/A     ;
; MIPS:CPU|Instr[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[3]                   ; N/A     ;
; MIPS:CPU|Instr[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[3]                   ; N/A     ;
; MIPS:CPU|Instr[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[4]                   ; N/A     ;
; MIPS:CPU|Instr[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[4]                   ; N/A     ;
; MIPS:CPU|Instr[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[5]                   ; N/A     ;
; MIPS:CPU|Instr[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[5]                   ; N/A     ;
; MIPS:CPU|Instr[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[6]                   ; N/A     ;
; MIPS:CPU|Instr[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[6]                   ; N/A     ;
; MIPS:CPU|Instr[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[7]                   ; N/A     ;
; MIPS:CPU|Instr[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[7]                   ; N/A     ;
; MIPS:CPU|Instr[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[8]                   ; N/A     ;
; MIPS:CPU|Instr[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[8]                   ; N/A     ;
; MIPS:CPU|Instr[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[9]                   ; N/A     ;
; MIPS:CPU|Instr[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Instr[9]                   ; N/A     ;
; MIPS:CPU|Mem_Bus_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~41             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~41             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~62             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~62             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~56             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~56             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~58             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~58             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~60             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~60             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~63             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~63             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~64             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~64             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~40             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~40             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~42             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~42             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~44             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~44             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~46             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~46             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~43             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~43             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~65             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~65             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~48             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~48             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~50             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~50             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~51             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~51             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~52             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~52             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~66             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~66             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~67             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~67             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~55             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~55             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~57             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~57             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~59             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~59             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~45             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~45             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~68             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~68             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~69             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~69             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~47             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~47             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~70             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~70             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~49             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~49             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~71             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~71             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~72             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~72             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~53             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~53             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~73             ; N/A     ;
; MIPS:CPU|Mem_Bus_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|REG:A1|Regs~73             ; N/A     ;
; MIPS:CPU|PC[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[0]                      ; N/A     ;
; MIPS:CPU|PC[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[0]                      ; N/A     ;
; MIPS:CPU|PC[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[10]                     ; N/A     ;
; MIPS:CPU|PC[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[10]                     ; N/A     ;
; MIPS:CPU|PC[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[11]                     ; N/A     ;
; MIPS:CPU|PC[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[11]                     ; N/A     ;
; MIPS:CPU|PC[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[12]                     ; N/A     ;
; MIPS:CPU|PC[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[12]                     ; N/A     ;
; MIPS:CPU|PC[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[13]                     ; N/A     ;
; MIPS:CPU|PC[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[13]                     ; N/A     ;
; MIPS:CPU|PC[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[14]                     ; N/A     ;
; MIPS:CPU|PC[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[14]                     ; N/A     ;
; MIPS:CPU|PC[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[15]                     ; N/A     ;
; MIPS:CPU|PC[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[15]                     ; N/A     ;
; MIPS:CPU|PC[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[16]                     ; N/A     ;
; MIPS:CPU|PC[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[16]                     ; N/A     ;
; MIPS:CPU|PC[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[17]                     ; N/A     ;
; MIPS:CPU|PC[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[17]                     ; N/A     ;
; MIPS:CPU|PC[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[18]                     ; N/A     ;
; MIPS:CPU|PC[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[18]                     ; N/A     ;
; MIPS:CPU|PC[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[19]                     ; N/A     ;
; MIPS:CPU|PC[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[19]                     ; N/A     ;
; MIPS:CPU|PC[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[1]                      ; N/A     ;
; MIPS:CPU|PC[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[1]                      ; N/A     ;
; MIPS:CPU|PC[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[20]                     ; N/A     ;
; MIPS:CPU|PC[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[20]                     ; N/A     ;
; MIPS:CPU|PC[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[21]                     ; N/A     ;
; MIPS:CPU|PC[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[21]                     ; N/A     ;
; MIPS:CPU|PC[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[22]                     ; N/A     ;
; MIPS:CPU|PC[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[22]                     ; N/A     ;
; MIPS:CPU|PC[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[23]                     ; N/A     ;
; MIPS:CPU|PC[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[23]                     ; N/A     ;
; MIPS:CPU|PC[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[24]                     ; N/A     ;
; MIPS:CPU|PC[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[24]                     ; N/A     ;
; MIPS:CPU|PC[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[25]                     ; N/A     ;
; MIPS:CPU|PC[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[25]                     ; N/A     ;
; MIPS:CPU|PC[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[26]                     ; N/A     ;
; MIPS:CPU|PC[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[26]                     ; N/A     ;
; MIPS:CPU|PC[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[27]                     ; N/A     ;
; MIPS:CPU|PC[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[27]                     ; N/A     ;
; MIPS:CPU|PC[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[28]                     ; N/A     ;
; MIPS:CPU|PC[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[28]                     ; N/A     ;
; MIPS:CPU|PC[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[29]                     ; N/A     ;
; MIPS:CPU|PC[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[29]                     ; N/A     ;
; MIPS:CPU|PC[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[2]                      ; N/A     ;
; MIPS:CPU|PC[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[2]                      ; N/A     ;
; MIPS:CPU|PC[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[30]                     ; N/A     ;
; MIPS:CPU|PC[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[30]                     ; N/A     ;
; MIPS:CPU|PC[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[31]                     ; N/A     ;
; MIPS:CPU|PC[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[31]                     ; N/A     ;
; MIPS:CPU|PC[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[3]                      ; N/A     ;
; MIPS:CPU|PC[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[3]                      ; N/A     ;
; MIPS:CPU|PC[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[4]                      ; N/A     ;
; MIPS:CPU|PC[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[4]                      ; N/A     ;
; MIPS:CPU|PC[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[5]                      ; N/A     ;
; MIPS:CPU|PC[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[5]                      ; N/A     ;
; MIPS:CPU|PC[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[6]                      ; N/A     ;
; MIPS:CPU|PC[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[6]                      ; N/A     ;
; MIPS:CPU|PC[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[7]                      ; N/A     ;
; MIPS:CPU|PC[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[7]                      ; N/A     ;
; MIPS:CPU|PC[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[8]                      ; N/A     ;
; MIPS:CPU|PC[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[8]                      ; N/A     ;
; MIPS:CPU|PC[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[9]                      ; N/A     ;
; MIPS:CPU|PC[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|PC[9]                      ; N/A     ;
; MIPS:CPU|State[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|State[0]                   ; N/A     ;
; MIPS:CPU|State[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|State[0]                   ; N/A     ;
; MIPS:CPU|State[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|State[1]                   ; N/A     ;
; MIPS:CPU|State[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|State[1]                   ; N/A     ;
; MIPS:CPU|State[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|State[2]                   ; N/A     ;
; MIPS:CPU|State[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|State[2]                   ; N/A     ;
; MIPS:CPU|WE              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Mux151~0                   ; N/A     ;
; MIPS:CPU|WE              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:CPU|Mux151~0                   ; N/A     ;
; init                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; init                                ; N/A     ;
; init                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; init                                ; N/A     ;
; state[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[0]                            ; N/A     ;
; state[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[0]                            ; N/A     ;
; state[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[1]                            ; N/A     ;
; state[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[1]                            ; N/A     ;
; state[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[2]                            ; N/A     ;
; state[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[2]                            ; N/A     ;
; state[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; state[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; clk                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Mar 25 22:44:46 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c fpga
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
    Info (16304): Mode behavior is affected by advanced setting Optimization Technique (default for this mode is Speed)
    Info (16304): Mode behavior is affected by advanced setting Restructure Multiplexers (default for this mode is Off)
    Info (16304): Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)
    Info (16304): Mode behavior is affected by advanced setting Perform Physical Synthesis for Combinational Logic for Performance (default for this mode is On)
    Info (16304): Mode behavior is affected by advanced setting Perform Register Retiming for Performance (default for this mode is On)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/s20/lab3_r1/part2/mega/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: d:/My_Designs/s20/lab3_r1/part2/MEGA/pll/pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/s20/lab3_r1/part2/src/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 13
    Info (12023): Found entity 1: MIPS File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file /my_designs/s20/lab3_r1/part2/src/mips_package.vhd
    Info (12022): Found design unit 1: MIPS_package File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS_package.vhd Line: 5
    Info (12022): Found design unit 2: MIPS_package-body File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS_package.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/s20/lab3_r1/part2/src/memory.vhd
    Info (12022): Found design unit 1: Memory-Internal File: d:/My_Designs/s20/lab3_r1/part2/src/memory.vhd Line: 13
    Info (12023): Found entity 1: Memory File: d:/My_Designs/s20/lab3_r1/part2/src/memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/s20/lab3_r1/part2/src/fpga.vhd
    Info (12022): Found design unit 1: fpga-Behavior File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 25
    Info (12023): Found entity 1: fpga File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/s20/lab3_r1/part2/src/reg.vhd
    Info (12022): Found design unit 1: REG-Behavioral File: d:/My_Designs/s20/lab3_r1/part2/src/REG.vhd Line: 13
    Info (12023): Found entity 1: REG File: d:/My_Designs/s20/lab3_r1/part2/src/REG.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/s20/lab3_r1/part2/src/hextosevensegmentdecoder.vhd
    Info (12022): Found design unit 1: hexToSevenSegmentDecoder-behavioral File: d:/My_Designs/s20/lab3_r1/part2/src/hexToSevenSegmentDecoder.vhd Line: 34
    Info (12023): Found entity 1: hexToSevenSegmentDecoder File: d:/My_Designs/s20/lab3_r1/part2/src/hexToSevenSegmentDecoder.vhd Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file /my_designs/s20/lab3_r1/part2/src/pll.vho
Info (12127): Elaborating entity "fpga" for the top level hierarchy
Info (10635): VHDL Report Statement at fpga.vhd(156): "(0) data=6411 weight5749" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(1) data=6688 weight2404" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(2) data=49626 weight59492" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(3) data=31388 weight33290" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(4) data=42935 weight16233" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(5) data=6823 weight26443" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(6) data=39449 weight17135" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(7) data=2323 weight44653" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(8) data=28924 weight28373" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(9) data=43755 weight18212" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(10) data=30258 weight57157" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(11) data=27845 weight47460" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(12) data=46368 weight38553" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(13) data=50765 weight41681" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(14) data=14529 weight32704" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(15) data=46940 weight33430" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(16) data=60126 weight64690" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(17) data=17759 weight6046" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(18) data=56430 weight40390" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Info (10635): VHDL Report Statement at fpga.vhd(156): "(19) data=3660 weight46474" (NOTE) File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 156
Warning (10036): Verilog HDL or VHDL warning at fpga.vhd(275): object "weightVar" assigned a value but never read File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 275
Warning (10036): Verilog HDL or VHDL warning at fpga.vhd(276): object "dataVar" assigned a value but never read File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 276
Warning (12125): Using design file /my_designs/s20/lab3_r1/part2/src/pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pll-rtl File: d:/My_Designs/s20/lab3_r1/part2/src/pll.vhd Line: 20
    Info (12023): Found entity 1: pll File: d:/My_Designs/s20/lab3_r1/part2/src/pll.vhd Line: 11
Info (12128): Elaborating entity "pll" for hierarchy "pll:clockGen" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 219
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:clockGen|pll_0002:pll_inst" File: d:/My_Designs/s20/lab3_r1/part2/src/pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:clockGen|pll_0002:pll_inst|altera_pll:altera_pll_i" File: d:/My_Designs/s20/lab3_r1/part2/MEGA/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:clockGen|pll_0002:pll_inst|altera_pll:altera_pll_i" File: d:/My_Designs/s20/lab3_r1/part2/MEGA/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:clockGen|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: d:/My_Designs/s20/lab3_r1/part2/MEGA/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "hexToSevenSegmentDecoder" for hierarchy "hexToSevenSegmentDecoder:H0" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 257
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:CPU" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 265
Info (12128): Elaborating entity "REG" for hierarchy "MIPS:CPU|REG:A1" File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 80
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:MEM" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 266
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cg84.tdf
    Info (12023): Found entity 1: altsyncram_cg84 File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/altsyncram_cg84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/mux_blc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf
    Info (12023): Found entity 1: cntr_rai File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cntr_rai.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cmpr_g9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cntr_q1j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cntr_u8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.03.25.22:45:07 Progress: Loading slda07d5cea/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda07d5cea/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/ip/slda07d5cea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "MIPS:CPU|REG:A1|Regs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MIPS:CPU|REG:A1|Regs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Selector0~0 File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 230
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:MEM|RAM1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/fpga.ram0_Memory_a0c6519c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS:CPU|REG:A1|Regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/fpga.ram0_REG_15692.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS:CPU|REG:A1|Regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/fpga.ram0_REG_15692.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Div1" File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 162
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Div0" File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 159
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Mod1" File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 163
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Mod0" File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 160
Info (12130): Elaborated megafunction instantiation "Memory:MEM|altsyncram:RAM1_rtl_0"
Info (12133): Instantiated megafunction "Memory:MEM|altsyncram:RAM1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fpga.ram0_Memory_a0c6519c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iir1.tdf
    Info (12023): Found entity 1: altsyncram_iir1 File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/altsyncram_iir1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0"
Info (12133): Instantiated megafunction "MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fpga.ram0_REG_15692.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ln1.tdf
    Info (12023): Found entity 1: altsyncram_5ln1 File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/altsyncram_5ln1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Div1" File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 162
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Div1" with the following parameter: File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 162
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_divide_3dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/alt_u_div_o2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Div0" File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 159
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Div0" with the following parameter: File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 159
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_divide_rqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Mod1" File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 163
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Mod1" with the following parameter: File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 163
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_divide_65m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Mod0" File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 160
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Mod0" with the following parameter: File: d:/My_Designs/s20/lab3_r1/part2/src/MIPS.vhd Line: 160
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "33"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf
    Info (12023): Found entity 1: lpm_divide_85m File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/lpm_divide_85m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: d:/My_Designs/s20/lab3_r1/part2/synthesis/db/alt_u_div_s2f.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 15
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 21
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register state[31] will power up to Low File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 358
    Critical Warning (18010): Register count[31] will power up to Low File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 358
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 643 assignments for entity "DE10_Standard_FB" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CONVST -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to CLOCK3_50 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[10] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[11] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[12] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[13] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[14] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[15] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[16] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[17] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[18] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[19] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[20] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[21] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[22] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[23] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[24] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[25] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[26] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[27] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[28] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[29] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[30] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[31] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[32] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[33] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[34] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[35] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[8] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[9] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_BK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_D_C -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_RST_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_SPIM_CLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_SPIM_MISO -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_SPIM_MOSI -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_SPIM_SS -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKIN0 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKIN_N1 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKIN_N2 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKIN_P1 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKIN_P2 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKOUT0 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKOUT_N1 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKOUT_N2 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKOUT_P1 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKOUT_P2 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_D[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_D[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_D[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_D[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[10] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[11] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[12] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[13] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[14] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[15] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[16] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[8] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_N[9] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[10] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[11] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[12] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[13] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[14] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[15] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[16] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[8] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_RX_D_P[9] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_SCL -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_SDA -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[10] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[11] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[12] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[13] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[14] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[15] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[16] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[8] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_N[9] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[10] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[11] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[12] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[13] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[14] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[15] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[16] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[8] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_TX_D_P[9] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[8] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[9] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE10_Standard_FB was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|hps_0|hps_io|border|hps_sdram_inst -entity DE10_Standard_FB -tag __hps_sdram_p0 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard_FB -section_id Top was ignored
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 365 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 11
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[3]" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[4]" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[5]" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[6]" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[7]" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 13
    Warning (15610): No output dependent on input pin "SW[8]" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 13
    Warning (15610): No output dependent on input pin "KEY[2]" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 14
    Warning (15610): No output dependent on input pin "KEY[3]" File: d:/My_Designs/s20/lab3_r1/part2/src/fpga.vhd Line: 14
Info (21057): Implemented 9200 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 8856 logic cells
    Info (21064): Implemented 262 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 676 warnings
    Info: Peak virtual memory: 881 megabytes
    Info: Processing ended: Wed Mar 25 22:45:36 2020
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:14


