Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : elevator_controller
Version: O-2018.06-SP1
Date   : Thu Nov 14 18:49:34 2024
****************************************

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: u_elevator_button_1/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_elevator_button_1/button_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  elevator_button_6  500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_elevator_button_1/button_out_reg/CLK (DFFR_K)        0.000      1.000 r
  u_elevator_button_1/button_out_reg/Q (DFFR_K)          0.286      1.286 f
  u_elevator_button_1/U4/Z (BUFFER_D)                    0.122      1.408 f
  u_elevator_button_1/U5/Z (DELAY4_J)                    0.215      1.623 f
  u_elevator_button_1/U6/Z (DELAY4_F)                    0.233      1.856 f
  u_elevator_button_1/U8/Z (BUFFER_F)                    0.072      1.928 f
  u_elevator_button_1/U3/Z (INVERT_D)                    0.057      1.985 r
  u_elevator_button_1/U7/Z (INVERT_E)                    0.051      2.036 f
  u_elevator_button_1/U9/Z (NOR2_C)                      0.086      2.122 r
  u_elevator_button_1/U10/Z (NOR2_C)                     0.092      2.214 f
  u_elevator_button_1/button_out_reg/D (DFFR_K)          0.000      2.215 f
  data arrival time                                                 2.215

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  u_elevator_button_1/button_out_reg/CLK (DFFR_K)        0.000     10.300 r
  library setup time                                    -0.241     10.059
  data required time                                               10.059
  --------------------------------------------------------------------------
  data required time                                               10.059
  data arrival time                                                -2.215
  --------------------------------------------------------------------------
  slack (MET)                                                       7.845


  Startpoint: u_elevator_button_2/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_elevator_button_2/button_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  elevator_button_5  500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_elevator_button_2/button_out_reg/CLK (DFFR_K)        0.000      1.000 r
  u_elevator_button_2/button_out_reg/Q (DFFR_K)          0.286      1.286 f
  u_elevator_button_2/U4/Z (BUFFER_D)                    0.122      1.408 f
  u_elevator_button_2/U5/Z (DELAY4_J)                    0.215      1.623 f
  u_elevator_button_2/U6/Z (DELAY4_F)                    0.233      1.856 f
  u_elevator_button_2/U8/Z (BUFFER_F)                    0.072      1.928 f
  u_elevator_button_2/U3/Z (INVERT_D)                    0.057      1.985 r
  u_elevator_button_2/U7/Z (INVERT_E)                    0.051      2.036 f
  u_elevator_button_2/U9/Z (NOR2_C)                      0.086      2.122 r
  u_elevator_button_2/U10/Z (NOR2_C)                     0.092      2.214 f
  u_elevator_button_2/button_out_reg/D (DFFR_K)          0.000      2.215 f
  data arrival time                                                 2.215

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  u_elevator_button_2/button_out_reg/CLK (DFFR_K)        0.000     10.300 r
  library setup time                                    -0.241     10.059
  data required time                                               10.059
  --------------------------------------------------------------------------
  data required time                                               10.059
  data arrival time                                                -2.215
  --------------------------------------------------------------------------
  slack (MET)                                                       7.845


  Startpoint: u_elevator_button_3/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_elevator_button_3/button_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  elevator_button_4  500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_elevator_button_3/button_out_reg/CLK (DFFR_K)        0.000      1.000 r
  u_elevator_button_3/button_out_reg/Q (DFFR_K)          0.286      1.286 f
  u_elevator_button_3/U4/Z (BUFFER_D)                    0.122      1.408 f
  u_elevator_button_3/U5/Z (DELAY4_J)                    0.215      1.623 f
  u_elevator_button_3/U6/Z (DELAY4_F)                    0.233      1.856 f
  u_elevator_button_3/U8/Z (BUFFER_F)                    0.072      1.928 f
  u_elevator_button_3/U3/Z (INVERT_D)                    0.057      1.985 r
  u_elevator_button_3/U7/Z (INVERT_E)                    0.051      2.036 f
  u_elevator_button_3/U9/Z (NOR2_C)                      0.086      2.122 r
  u_elevator_button_3/U10/Z (NOR2_C)                     0.092      2.214 f
  u_elevator_button_3/button_out_reg/D (DFFR_K)          0.000      2.215 f
  data arrival time                                                 2.215

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  u_elevator_button_3/button_out_reg/CLK (DFFR_K)        0.000     10.300 r
  library setup time                                    -0.241     10.059
  data required time                                               10.059
  --------------------------------------------------------------------------
  data required time                                               10.059
  data arrival time                                                -2.215
  --------------------------------------------------------------------------
  slack (MET)                                                       7.845


  Startpoint: u_floor_button_1_up/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_floor_button_1_up/button_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  elevator_button_3  500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_floor_button_1_up/button_out_reg/CLK (DFFR_K)        0.000      1.000 r
  u_floor_button_1_up/button_out_reg/Q (DFFR_K)          0.286      1.286 f
  u_floor_button_1_up/U4/Z (BUFFER_D)                    0.122      1.408 f
  u_floor_button_1_up/U5/Z (DELAY4_J)                    0.215      1.623 f
  u_floor_button_1_up/U6/Z (DELAY4_F)                    0.233      1.856 f
  u_floor_button_1_up/U8/Z (BUFFER_F)                    0.072      1.928 f
  u_floor_button_1_up/U3/Z (INVERT_D)                    0.057      1.985 r
  u_floor_button_1_up/U7/Z (INVERT_E)                    0.051      2.036 f
  u_floor_button_1_up/U9/Z (NOR2_C)                      0.086      2.122 r
  u_floor_button_1_up/U10/Z (NOR2_C)                     0.092      2.214 f
  u_floor_button_1_up/button_out_reg/D (DFFR_K)          0.000      2.215 f
  data arrival time                                                 2.215

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  u_floor_button_1_up/button_out_reg/CLK (DFFR_K)        0.000     10.300 r
  library setup time                                    -0.241     10.059
  data required time                                               10.059
  --------------------------------------------------------------------------
  data required time                                               10.059
  data arrival time                                                -2.215
  --------------------------------------------------------------------------
  slack (MET)                                                       7.845


  Startpoint: u_floor_button_2_down/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_floor_button_2_down/button_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  elevator_button_2  500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_floor_button_2_down/button_out_reg/CLK (DFFR_K)      0.000      1.000 r
  u_floor_button_2_down/button_out_reg/Q (DFFR_K)        0.286      1.286 f
  u_floor_button_2_down/U4/Z (BUFFER_D)                  0.122      1.408 f
  u_floor_button_2_down/U5/Z (DELAY4_J)                  0.215      1.623 f
  u_floor_button_2_down/U6/Z (DELAY4_F)                  0.233      1.856 f
  u_floor_button_2_down/U8/Z (BUFFER_F)                  0.072      1.928 f
  u_floor_button_2_down/U3/Z (INVERT_D)                  0.057      1.985 r
  u_floor_button_2_down/U7/Z (INVERT_E)                  0.051      2.036 f
  u_floor_button_2_down/U9/Z (NOR2_C)                    0.086      2.122 r
  u_floor_button_2_down/U10/Z (NOR2_C)                   0.092      2.214 f
  u_floor_button_2_down/button_out_reg/D (DFFR_K)        0.000      2.215 f
  data arrival time                                                 2.215

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  u_floor_button_2_down/button_out_reg/CLK (DFFR_K)      0.000     10.300 r
  library setup time                                    -0.241     10.059
  data required time                                               10.059
  --------------------------------------------------------------------------
  data required time                                               10.059
  data arrival time                                                -2.215
  --------------------------------------------------------------------------
  slack (MET)                                                       7.845


  Startpoint: u_elevator_button_1/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: elevator_button_out[2]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_elevator_button_1/button_out_reg/CLK (DFFR_K)        0.000      1.000 r
  u_elevator_button_1/button_out_reg/Q (DFFR_K)          0.390      1.390 r
  u_elevator_button_1/button_out (elevator_button_6)     0.000      1.390 r
  elevator_button_out[2] (out)                           0.002      1.392 r
  data arrival time                                                 1.392

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -1.000      9.000
  data required time                                                9.000
  --------------------------------------------------------------------------
  data required time                                                9.000
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       7.608


  Startpoint: u_elevator_button_2/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: elevator_button_out[1]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_elevator_button_2/button_out_reg/CLK (DFFR_K)        0.000      1.000 r
  u_elevator_button_2/button_out_reg/Q (DFFR_K)          0.390      1.390 r
  u_elevator_button_2/button_out (elevator_button_5)     0.000      1.390 r
  elevator_button_out[1] (out)                           0.002      1.392 r
  data arrival time                                                 1.392

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -1.000      9.000
  data required time                                                9.000
  --------------------------------------------------------------------------
  data required time                                                9.000
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       7.608


  Startpoint: u_elevator_button_3/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: elevator_button_out[0]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_elevator_button_3/button_out_reg/CLK (DFFR_K)        0.000      1.000 r
  u_elevator_button_3/button_out_reg/Q (DFFR_K)          0.390      1.390 r
  u_elevator_button_3/button_out (elevator_button_4)     0.000      1.390 r
  elevator_button_out[0] (out)                           0.002      1.392 r
  data arrival time                                                 1.392

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -1.000      9.000
  data required time                                                9.000
  --------------------------------------------------------------------------
  data required time                                                9.000
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       7.608


  Startpoint: u_floor_button_2_up/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: floor_button_out[1]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_floor_button_2_up/button_out_reg/CLK (DFFR_K)        0.000      1.000 r
  u_floor_button_2_up/button_out_reg/Q (DFFR_K)          0.390      1.390 r
  u_floor_button_2_up/button_out (elevator_button_1)     0.000      1.390 r
  floor_button_out[1] (out)                              0.002      1.392 r
  data arrival time                                                 1.392

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -1.000      9.000
  data required time                                                9.000
  --------------------------------------------------------------------------
  data required time                                                9.000
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       7.608


  Startpoint: u_floor_button_3_down/button_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: floor_button_out[0]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator_controller
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_floor_button_3_down/button_out_reg/CLK (DFFR_K)      0.000      1.000 r
  u_floor_button_3_down/button_out_reg/Q (DFFR_K)        0.390      1.390 r
  u_floor_button_3_down/button_out (elevator_button_0)
                                                         0.000      1.390 r
  floor_button_out[0] (out)                              0.002      1.392 r
  data arrival time                                                 1.392

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -1.000      9.000
  data required time                                                9.000
  --------------------------------------------------------------------------
  data required time                                                9.000
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       7.608


1
