// Seed: 1373928357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  assign module_1.id_0 = 0;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_1;
  wire id_7;
  always_latch @(posedge id_2 or posedge id_5) begin : LABEL_0
    $unsigned(63);
    ;
    wait (-1);
  end
  assign id_3 = id_7;
  assign id_7 = id_7;
  wire id_8;
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1,
    input tri  id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
