Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 22 16:11:34 2023
| Host         : GdF-intercettazioni running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   437 |
|    Minimum number of control sets                        |   437 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   437 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |   260 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |   150 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             716 |          268 |
| No           | No                    | Yes                    |            1082 |          341 |
| No           | Yes                   | No                     |             106 |           44 |
| Yes          | No                    | No                     |              28 |           16 |
| Yes          | No                    | Yes                    |            4188 |         1629 |
| Yes          | Yes                   | No                     |             152 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                    Clock Signal                                    |                                               Enable Signal                                              |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter[5]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter[3]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter[4]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter[6]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/data_counter_reg_n_0_[0] |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/halfway_reg_i_1__5_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_counter[1]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg_i_1__4_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/data_counter[2]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg_i_1__3_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/sync_counter[3]_i_1__1_n_0                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick__0                              |                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter[3]_i_1__2_n_0                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/sync_counter[3]_i_1__2_n_0                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/sync_counter[4]_i_1__0_n_0                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter[4]_i_1__1_n_0                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/FSM_onehot_state[4]_i_1_n_0                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/sync_counter[4]_i_1_n_0                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter[5]_i_1_n_0                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                            | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[121][0]_225                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[82][0]_277                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[83][0]_181                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[88][0]_197                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[85][1]_342                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[86][1]_374                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/delay_counter                                                       | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/out_data[7]_i_1_n_0                                                 |                                                                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/E[0]                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[7]_i_1_n_0                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[100][0]_313                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[101][0]_345                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[101][1]_346                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[103][0]_153                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[103][1]_154                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[102][1]_378                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[0][0]_223                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[105][0]_233                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[100][1]_314                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[0][1]_224                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[102][0]_377                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[104][0]_201                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[104][1]_202                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[116][0]_305                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[108][0]_297                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[110][1]_362                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[111][0]_137                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[118][0]_369                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[110][0]_361                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[11][0]_175                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[106][1]_266                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[10][1]_272                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[112][0]_209                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[113][0]_241                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[120][1]_194                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[20][0]_311                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[126][1]_354                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[127][1]_0                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[12][0]_303                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[13][0]_335                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[14][1]_368                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[15][0]_143                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[15][1]_144                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[106][0]_265                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[10][0]_271                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[124][0]_289                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[105][1]_234                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[117][1]_338                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[113][1]_242                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[122][1]_258                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[124][1]_290                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[111][1]_138                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[114][0]_273                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[121][1]_226                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[11][1]_176                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[119][0]_145                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[120][0]_193                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[123][1]_162                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[125][1]_322                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[108][1]_298                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[117][0]_337                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[119][1]_146                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[115][0]_177                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[115][1]_178                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[123][0]_161                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[109][0]_329                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[125][0]_321                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[126][0]_353                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[122][0]_257                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[114][1]_274                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[127][0]_1                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[112][1]_210                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[12][1]_304                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[109][1]_330                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[107][0]_169                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[13][1]_336                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[118][1]_370                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[14][0]_367                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[107][1]_170                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[116][1]_306                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[21][0]_343                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[1][1]_256                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[30][1]_360                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[31][1]_136                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[17][1]_248                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[22][0]_375                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[20][1]_312                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[1][0]_255                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[30][0]_359                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[32][0]_219                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[19][0]_183                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[29][0]_327                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[25][0]_231                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[33][1]_252                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[28][1]_296                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[22][1]_376                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[25][1]_232                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[34][0]_283                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[2][1]_288                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[31][0]_135                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[35][0]_187                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[16][0]_215                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[16][1]_216                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[18][0]_279                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[26][0]_263                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[2][0]_287                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[29][1]_328                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[17][0]_247                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[33][0]_251                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[19][1]_184                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[32][1]_220                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[21][1]_344                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[24][1]_200                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[34][1]_284                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[23][0]_151                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[24][0]_199                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[18][1]_280                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[27][0]_167                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[27][1]_168                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[26][1]_264                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[28][0]_295                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[23][1]_152                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[45][0]_331                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[45][1]_332                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[46][1]_364                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[47][0]_139                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[48][0]_211                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[49][1]_244                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[35][1]_188                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[47][1]_140                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[4][0]_319                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[36][1]_316                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[37][0]_347                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[40][0]_203                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[4][1]_320                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[44][0]_299                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[50][0]_275                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[3][0]_191                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[51][0]_179                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[51][1]_180                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[52][0]_307                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[52][1]_308                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[50][1]_276                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[49][0]_243                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[48][1]_212                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[53][0]_339                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[53][1]_340                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[54][1]_372                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[3][1]_192                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[38][0]_379                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[40][1]_204                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[54][0]_371                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[41][1]_236                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[37][1]_348                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[39][1]_156                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[36][0]_315                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[43][1]_172                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[38][1]_380                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[41][0]_235                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[42][0]_267                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[44][1]_300                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[42][1]_268                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[43][0]_171                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[46][0]_363                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[39][0]_155                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[6][0]_383                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[71][1]_158                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[55][0]_147                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[72][1]_206                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[71][0]_157                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[73][0]_237                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[73][1]_238                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[74][1]_270                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[75][1]_174                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[76][0]_301                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[77][0]_333                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[77][1]_334                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[78][0]_365                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[78][1]_366                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[67][1]_190                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[68][0]_317                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[79][0]_141                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[79][1]_142                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[64][0]_221                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[66][0]_285                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[6][1]_384                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[61][0]_323                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[72][0]_205                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[58][1]_260                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[75][0]_173                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[70][0]_381                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[61][1]_324                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[74][0]_269                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[76][1]_302                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[56][0]_195                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[56][1]_196                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[60][0]_291                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[62][1]_356                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[62][0]_355                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[63][1]_132                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[59][0]_163                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[59][1]_164                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[55][1]_148                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[65][1]_254                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[67][0]_189                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[69][0]_349                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[57][0]_227                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[58][0]_259                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[5][0]_351                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[69][1]_350                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[63][0]_131                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[70][1]_382                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[57][1]_228                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[5][1]_352                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[64][1]_222                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[65][0]_253                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[68][1]_318                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[60][1]_292                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[66][1]_286                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[84][1]_310                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[93][1]_326                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[94][0]_357                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[80][1]_214                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[84][0]_309                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[97][1]_250                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[92][1]_294                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[99][1]_186                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[89][1]_230                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[80][0]_213                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[91][1]_166                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[88][1]_198                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[96][1]_218                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[82][1]_278                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[99][0]_185                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[92][0]_293                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[91][0]_165                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[95][1]_134                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[81][0]_245                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[83][1]_182                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[7][0]_159                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[86][0]_373                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[90][0]_261                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[9][0]_239                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[7][1]_160                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[81][1]_246                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[87][0]_149                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[87][1]_150                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[8][0]_207                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[93][0]_325                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[89][0]_229                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[96][0]_217                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[97][0]_249                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[98][0]_281                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[90][1]_262                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[8][1]_208                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[94][1]_358                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[95][0]_133                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[98][1]_282                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[9][1]_240                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[85][0]_341                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count[2]_i_1_n_0                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec                             | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/data_counter[6]_i_1_n_0                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[18][1][7]_i_1_n_0                                        | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[92][1]_239                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[95][1]_183                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/Output_reg[1]0                                                       |                                                                                                                                                      |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[0][1]_148                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[11][1]_195                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[102][1]_205                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[108][1]_138                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[16][1][7]_i_1_n_0                                        | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[106][1]_223                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[112][1]_215                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[10][1]_158                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[116][1]_238                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[24][1]_149                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[19][1]_193                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[1][1]_197                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[21][1]_144                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[23][1]_155                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[120][1]_163                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[118][1]_209                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[25][1]_151                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[126][1]_247                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[113][1]_213                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[114][1]_245                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[20][1][7]_i_1_n_0                                        | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[22][1]_147                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[127][1]_131                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[17][1]_166                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[119][1]_224                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[115][1]_217                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[117][1]_248                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[100][1]_141                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[125][1]_221                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[103][1]_174                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[26][1]_143                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[27][1]_136                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[28][1]_157                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[121][1]_164                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[104][1]_216                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[109][1]_203                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[101][1]_204                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[105][1]_214                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[107][1]_218                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[110][1]_236                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[122][1]_132                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[123][1]_230                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[13][1]_194                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[14][1]_137                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[124][1]_129                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[12][1]_146                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[111][1]_232                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[15][1]_152                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[4][1][7]_i_1_n_0                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[46][1]_226                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[61][1]_243                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[43][1]_234                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[62][1]_135                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[63][1]_241                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[64][1]_160                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[2][1][7]_i_1_n_0                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[50][1]_212                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[47][1]_233                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[30][1]_156                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[45][1]_140                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[66][1]_159                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[3][1]_180                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[67][1]_178                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[68][1][7]_i_1_n_0                                        | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[56][1]_220                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[38][1]_207                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[49][1]_198                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[59][1]_229                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[39][1]_176                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[69][1]_168                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[6][1]_145                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[36][1]_206                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[58][1]_161                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[31][1]_153                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[40][1]_235                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[57][1]_228                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[65][1]_186                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[51][1]_244                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[5][1]_196                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[52][1]_211                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[32][1]_162                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[42][1]_231                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[34][1]_171                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[35][1]_170                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[41][1]_199                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[44][1]_227                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[48][1]_246                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[33][1]_173                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[53][1]_139                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[54][1]_208                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[55][1]_225                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[60][1]_242                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[37][1]_142                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[29][1][7]_i_1_n_0                                        | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[89][1]_165                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[97][1]_201                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[86][1]_181                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[91][1]_130                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[80][1]_210                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[70][1]_167                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[84][1][7]_i_1_n_0                                        | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[73][1]_202                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[72][1]_192                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[74][1]_185                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[75][1]_187                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[99][1]_179                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[82][1]_184                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[90][1]_133                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[93][1]_222                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[79][1]_191                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[77][1]_188                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[76][1]_237                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[88][1]_240                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[8][1]_150                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[71][1]_175                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[94][1]_134                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[96][1]_172                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[83][1]_200                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[98][1]_169                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[9][1]_154                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[78][1]_182                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[81][1]_219                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[7][1]_177                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[87][1]_190                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[85][1]_189                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/data_counter[6]_i_1_n_0                                             | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |         3.83 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |                9 |             32 |         3.56 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               10 |             32 |         3.20 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               12 |             32 |         2.67 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               13 |             32 |         2.46 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               13 |             32 |         2.46 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               14 |             32 |         2.29 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               16 |             32 |         2.00 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               12 |             45 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          |                                                                                                                                                      |               73 |            365 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |              351 |           1115 |         3.18 |
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


