[{"DBLP title": "The Accelerator Wall: Limits of Chip Specialization.", "DBLP authors": ["Adi Fuchs", "David Wentzlaff"], "year": 2019, "MAG papers": [{"PaperId": 2935480346, "PaperTitle": "the accelerator wall limits of chip specialization", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Stretch: Balancing QoS and Throughput for Colocated Server Workloads on SMT Cores.", "DBLP authors": ["Artemiy Margaritov", "Siddharth Gupta", "Rekai Gonz\u00e1lez-Alberquilla", "Boris Grot"], "year": 2019, "MAG papers": [{"PaperId": 2932629768, "PaperTitle": "stretch balancing qos and throughput for colocated server workloads on smt cores", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of edinburgh": 1.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "CIDR: A Cost-Effective In-Line Data Reduction System for Terabit-Per-Second Scale SSD Arrays.", "DBLP authors": ["Mohammadamin Ajdari", "Pyeongsu Park", "Joonsung Kim", "Dongup Kwon", "Jangwoo Kim"], "year": 2019, "MAG papers": [{"PaperId": 2926596943, "PaperTitle": "cidr a cost effective in line data reduction system for terabit per second scale ssd arrays", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"pohang university of science and technology": 1.0, "seoul national university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Composite-ISA Cores: Enabling Multi-ISA Heterogeneity Using a Single ISA.", "DBLP authors": ["Ashish Venkat", "Harsha Basavaraj", "Dean M. Tullsen"], "year": 2019, "MAG papers": [{"PaperId": 2930660349, "PaperTitle": "composite isa cores enabling multi isa heterogeneity using a single isa", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california san diego": 1.0, "university of virginia": 1.0}}], "source": "ES"}, {"DBLP title": "HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array.", "DBLP authors": ["Linghao Song", "Jiachen Mao", "Youwei Zhuo", "Xuehai Qian", "Hai Li", "Yiran Chen"], "year": 2019, "MAG papers": [{"PaperId": 2911148381, "PaperTitle": "hypar towards hybrid parallelism for deep learning accelerator array", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"center for advanced materials": 1.0, "duke university": 3.0, "university of southern california": 2.0}}, {"PaperId": 2963358710, "PaperTitle": "hypar towards hybrid parallelism for deep learning accelerator array", "Year": 2019, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"duke university": 3.0, "university of southern california": 2.0, "center for advanced materials": 1.0}}], "source": "ES"}, {"DBLP title": "E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs.", "DBLP authors": ["Zhe Li", "Caiwen Ding", "Siyue Wang", "Wujie Wen", "Youwei Zhuo", "Chang Liu", "Qinru Qiu", "Wenyao Xu", "Xue Lin", "Xuehai Qian", "Yanzhi Wang"], "year": 2019, "MAG papers": [{"PaperId": 2904773682, "PaperTitle": "e rnn design optimization for efficient recurrent neural networks in fpgas", "Year": 2019, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"carnegie mellon university": 1.0, "syracuse university": 2.0, "university of miami": 1.0, "university of southern california": 2.0, "university at buffalo": 1.0, "northeastern university": 4.0}}], "source": "ES"}, {"DBLP title": "Bit Prudent In-Cache Acceleration of Deep Convolutional Neural Networks.", "DBLP authors": ["Xiaowei Wang", "Jiecao Yu", "Charles Augustine", "Ravi R. Iyer", "Reetuparna Das"], "year": 2019, "MAG papers": [{"PaperId": 2932154853, "PaperTitle": "bit prudent in cache acceleration of deep convolutional neural networks", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of michigan": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Shortcut Mining: Exploiting Cross-Layer Shortcut Reuse in DCNN Accelerators.", "DBLP authors": ["Arash AziziMazreah", "Lizhong Chen"], "year": 2019, "MAG papers": [{"PaperId": 2933438941, "PaperTitle": "shortcut mining exploiting cross layer shortcut reuse in dcnn accelerators", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"oregon state university": 2.0}}], "source": "ES"}, {"DBLP title": "Fine-Tuning the Active Timing Margin (ATM) Control Loop for Maximizing Multi-core Efficiency on an IBM POWER Server.", "DBLP authors": ["Yazhou Zu", "Daniel Richins", "Charles Lefurgy", "Vijay Janapa Reddi"], "year": 2019, "MAG papers": [{"PaperId": 2929844248, "PaperTitle": "fine tuning the active timing margin atm control loop for maximizing multi core efficiency on an ibm power server", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"harvard university": 1.0, "ibm": 1.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "\u03bcDPM: Dynamic Power Management for the Microsecond Era.", "DBLP authors": ["Chih-Hsun Chou", "Laxmi N. Bhuyan", "Daniel Wong"], "year": 2019, "MAG papers": [{"PaperId": 2925744458, "PaperTitle": "\u03bcdpm dynamic power management for the microsecond era", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive Voltage/Frequency Scaling and Core Allocation for Balanced Energy and Performance on Multicore CPUs.", "DBLP authors": ["George Papadimitriou", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos"], "year": 2019, "MAG papers": [{"PaperId": 2925904499, "PaperTitle": "adaptive voltage frequency scaling and core allocation for balanced energy and performance on multicore cpus", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"national and kapodistrian university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "Resilient Low Voltage Accelerators for High Energy Efficiency.", "DBLP authors": ["Nandhini Chandramoorthy", "Karthik Swaminathan", "Martin Cochet", "Arun Paidimarri", "Schuyler Eldridge", "Rajiv V. Joshi", "Matthew M. Ziegler", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2019, "MAG papers": [{"PaperId": 2933569951, "PaperTitle": "resilient low voltage accelerators for high energy efficiency", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ibm": 7.0, "national university of singapore": 1.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Pliant: Leveraging Approximation to Improve Datacenter Resource Efficiency.", "DBLP authors": ["Neeraj Kulkarni", "Feng Qi", "Christina Delimitrou"], "year": 2019, "MAG papers": [{"PaperId": 2932613261, "PaperTitle": "pliant leveraging approximation to improve datacenter resource efficiency", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "Kelp: QoS for Accelerated Machine Learning Systems.", "DBLP authors": ["Haishan Zhu", "David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Mattan Erez"], "year": 2019, "MAG papers": [{"PaperId": 2929502194, "PaperTitle": "kelp qos for accelerated machine learning systems", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"google": 4.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing Server Efficiency in the Face of Killer Microseconds.", "DBLP authors": ["Amirhossein Mirhosseini", "Akshitha Sriraman", "Thomas F. Wenisch"], "year": 2019, "MAG papers": [{"PaperId": 2931551785, "PaperTitle": "enhancing server efficiency in the face of killer microseconds", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Poly: Efficient Heterogeneous System and Application Management for Interactive Applications.", "DBLP authors": ["Shuo Wang", "Yun Liang", "Wei Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2931381785, "PaperTitle": "poly efficient heterogeneous system and application management for interactive applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nanchang university": 1.0, "peking university": 2.0}}], "source": "ES"}, {"DBLP title": "The What's Next Intermittent Computing Architecture.", "DBLP authors": ["Karthik Ganesan", "Joshua San Miguel", "Natalie D. Enright Jerger"], "year": 2019, "MAG papers": [{"PaperId": 2933217055, "PaperTitle": "the what s next intermittent computing architecture", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of wisconsin madison": 1.0, "university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "eQASM: An Executable Quantum Instruction Set Architecture.", "DBLP authors": ["Xiang Fu", "Leon Riesebos", "M. A. Rol", "Jeroen van Straten", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "V. Newsum", "K. K. L. Loh", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almud\u00e9ver", "Leonardo DiCarlo", "Koen Bertels"], "year": 2019, "MAG papers": [{"PaperId": 2886521985, "PaperTitle": "eqasm an executable quantum instruction set architecture", "Year": 2019, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"kavli institute of nanoscience": 3.0, "netherlands organisation for applied scientific research": 2.0}}], "source": "ES"}, {"DBLP title": "Reliability Evaluation of Mixed-Precision Architectures.", "DBLP authors": ["Fernando Fernandes dos Santos", "Caio B. Lunardi", "Daniel Oliveira", "Fabiano Libano", "Paolo Rech"], "year": 2019, "MAG papers": [{"PaperId": 2927956055, "PaperTitle": "reliability evaluation of mixed precision architectures", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"universidade federal do rio grande do sul": 5.0}}], "source": "ES"}, {"DBLP title": "Architecting Waferscale Processors - A GPU Case Study.", "DBLP authors": ["Saptadeep Pal", "Daniel Petrisko", "Matthew Tomei", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "year": 2019, "MAG papers": [{"PaperId": 2929862812, "PaperTitle": "architecting waferscale processors a gpu case study", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california los angeles": 3.0, "university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Conditional Speculation: An Effective Approach to Safeguard Out-of-Order Execution Against Spectre Attacks.", "DBLP authors": ["Peinan Li", "Lutan Zhao", "Rui Hou", "Lixin Zhang", "Dan Meng"], "year": 2019, "MAG papers": [{"PaperId": 2933306136, "PaperTitle": "conditional speculation an effective approach to safeguard out of order execution against spectre attacks", "Year": 2019, "CitationCount": 51, "EstimatedCitation": 52, "Affiliations": {"chinese academy of sciences": 4.0, "east china university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA Accelerated INDEL Realignment in the Cloud.", "DBLP authors": ["Lisa Wu", "David Bruns-Smith", "Frank A. Nothaft", "Qijing Huang", "Sagar Karandikar", "Johnny Le", "Andrew Lin", "Howard Mao", "Brendan Sweeney", "Krste Asanovic", "David A. Patterson", "Anthony D. Joseph"], "year": 2019, "MAG papers": [{"PaperId": 2928905502, "PaperTitle": "fpga accelerated indel realignment in the cloud", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california berkeley": 9.0}}], "source": "ES"}, {"DBLP title": "POWERT Channels: A Novel Class of Covert CommunicationExploiting Power Management Vulnerabilities.", "DBLP authors": ["S. Karen Khatamifard", "Longfei Wang", "Amitabh Das", "Sel\u00e7uk K\u00f6se", "Ulya R. Karpuzcu"], "year": 2019, "MAG papers": [{"PaperId": 2935014333, "PaperTitle": "powert channels a novel class of covert communicationexploiting power management vulnerabilities", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of south florida": 1.0, "university of minnesota": 2.0, "intel": 1.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Killi: Runtime Fault Classification to Deploy Low Voltage Caches without MBIST.", "DBLP authors": ["Shrikanth Ganapathy", "John Kalamatianos", "Bradford M. Beckmann", "Steven Raasch", "Lukasz G. Szafaryn"], "year": 2019, "MAG papers": [{"PaperId": 2931970192, "PaperTitle": "killi runtime fault classification to deploy low voltage caches without mbist", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"advanced micro devices": 4.0, "university of virginia": 1.0}}], "source": "ES"}, {"DBLP title": "Gables: A Roofline Model for Mobile SoCs.", "DBLP authors": ["Mark D. Hill", "Vijay Janapa Reddi"], "year": 2019, "MAG papers": [{"PaperId": 2928598815, "PaperTitle": "gables a roofline model for mobile socs", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of wisconsin madison": 1.0, "harvard university": 1.0}}], "source": "ES"}, {"DBLP title": "Machine Learning at Facebook: Understanding Inference at the Edge.", "DBLP authors": ["Carole-Jean Wu", "David Brooks", "Kevin Chen", "Douglas Chen", "Sy Choudhury", "Marat Dukhan", "Kim M. Hazelwood", "Eldad Isaac", "Yangqing Jia", "Bill Jia", "Tommer Leyvand", "Hao Lu", "Yang Lu", "Lin Qiao", "Brandon Reagen", "Joe Spisak", "Fei Sun", "Andrew Tulloch", "Peter Vajda", "Xiaodong Wang", "Yanghan Wang", "Bram Wasti", "Yiming Wu", "Ran Xian", "Sungjoo Yoo", "Peizhao Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2931743911, "PaperTitle": "machine learning at facebook understanding inference at the edge", "Year": 2019, "CitationCount": 218, "EstimatedCitation": 242, "Affiliations": {"facebook": 25.5, "seoul national university": 0.5}}], "source": "ES"}, {"DBLP title": "VIP: A Versatile Inference Processor.", "DBLP authors": ["Skand Hurkat", "Jos\u00e9 F. Mart\u00ednez"], "year": 2019, "MAG papers": [{"PaperId": 2928010249, "PaperTitle": "vip a versatile inference processor", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Darwin-WGA: A Co-processor Provides Increased Sensitivity in Whole Genome Alignments with High Speedup.", "DBLP authors": ["Yatish Turakhia", "Sneha D. Goenka", "Gill Bejerano", "William J. Dally"], "year": 2019, "MAG papers": [{"PaperId": 2935576241, "PaperTitle": "darwin wga a co processor provides increased sensitivity in whole genome alignments with high speedup", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"nvidia": 1.0, "stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads.", "DBLP authors": ["Abanti Basak", "Shuangchen Li", "Xing Hu", "Sang Min Oh", "Xinfeng Xie", "Li Zhao", "Xiaowei Jiang", "Yuan Xie"], "year": 2019, "MAG papers": [{"PaperId": 2929131209, "PaperTitle": "analysis and optimization of the memory hierarchy for graph processing workloads", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of california santa barbara": 6.0, "alibaba group": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data.", "DBLP authors": ["Sujoy Sinha Roy", "Furkan Turan", "Kimmo J\u00e4rvinen", "Frederik Vercauteren", "Ingrid Verbauwhede"], "year": 2019, "MAG papers": [{"PaperId": 2934510082, "PaperTitle": "fpga based high performance parallel architecture for homomorphic computing on encrypted data", "Year": 2019, "CitationCount": 36, "EstimatedCitation": 51, "Affiliations": {"katholieke universiteit leuven": 4.0, "university of helsinki": 1.0}}, {"PaperId": 2951016307, "PaperTitle": "fpga based high performance parallel architecture for homomorphic computing on encrypted data", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Bingo Spatial Data Prefetcher.", "DBLP authors": ["Mohammad Bakhshalipour", "Mehran Shakerinava", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2019, "MAG papers": [{"PaperId": 2930718998, "PaperTitle": "bingo spatial data prefetcher", "Year": 2019, "CitationCount": 39, "EstimatedCitation": 58, "Affiliations": {"sharif university of technology": 3.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "NoMap: Speeding-Up JavaScript Using Hardware Transactional Memory.", "DBLP authors": ["Thomas Shull", "Jiho Choi", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "Josep Torrellas"], "year": 2019, "MAG papers": [{"PaperId": 2928396798, "PaperTitle": "nomap speeding up javascript using hardware transactional memory", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at urbana champaign": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads.", "DBLP authors": ["Jie Zhang", "Myoungsoo Jung", "Mahmut T. Kandemir"], "year": 2019, "MAG papers": [{"PaperId": 2918572839, "PaperTitle": "fuse fusing stt mram into gpus to alleviate off chip memory access overheads", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yonsei university": 1.0, "pennsylvania state university": 1.0}}, {"PaperId": 2962947399, "PaperTitle": "fuse fusing stt mram into gpus to alleviate off chip memory access overheads", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"pennsylvania state university": 1.0, "yonsei university": 1.0}}], "source": "ES"}, {"DBLP title": "Featherlight Reuse-Distance Measurement.", "DBLP authors": ["Qingsen Wang", "Xu Liu", "Milind Chabbi"], "year": 2019, "MAG papers": [{"PaperId": 2928156253, "PaperTitle": "featherlight reuse distance measurement", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"hewlett packard": 1.0, "college of william mary": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Load Value Prediction Using Multiple Predictors and Filters.", "DBLP authors": ["Rami Sheikh", "Derek Hower"], "year": 2019, "MAG papers": [{"PaperId": 2934240089, "PaperTitle": "efficient load value prediction using multiple predictors and filters", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"qualcomm": 2.0}}], "source": "ES"}, {"DBLP title": "BRB: Mitigating Branch Predictor Side-Channels.", "DBLP authors": ["Ilias Vougioukas", "Nikos Nikoleris", "Andreas Sandberg", "Stephan Diestelhorst", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "year": 2019, "MAG papers": [{"PaperId": 2905418916, "PaperTitle": "brb mitigating branch predictor side channels", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of southampton": 3.0, "uppsala university": 2.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Elastic Instruction Fetching.", "DBLP authors": ["Arthur Perais", "Rami Sheikh", "Luke Yen", "Michael McIlvaine", "Robert D. Clancy"], "year": 2019, "MAG papers": [{"PaperId": 2930708881, "PaperTitle": "elastic instruction fetching", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"french institute for research in computer science and automation": 1.0, "qualcomm": 3.0}}], "source": "ES"}, {"DBLP title": "Poise: Balancing Thread-Level Parallelism and Memory System Performance in GPUs Using Machine Learning.", "DBLP authors": ["Saumay Dublish", "Vijay Nagarajan", "Nigel P. Topham"], "year": 2019, "MAG papers": [{"PaperId": 2934426651, "PaperTitle": "poise balancing thread level parallelism and memory system performance in gpus using machine learning", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Hybrid Framework for Fast and Accurate GPU Performance Estimation through Source-Level Analysis and Trace-Based Simulation.", "DBLP authors": ["Xiebing Wang", "Kai Huang", "Alois C. Knoll", "Xuehai Qian"], "year": 2019, "MAG papers": [{"PaperId": 2930604630, "PaperTitle": "a hybrid framework for fast and accurate gpu performance estimation through source level analysis and trace based simulation", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"technische universitat munchen": 2.0, "university of southern california": 1.0, "sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding the Future of Energy Efficiency in Multi-Module GPUs.", "DBLP authors": ["Akhil Arunkumar", "Evgeny Bolotin", "David W. Nellans", "Carole-Jean Wu"], "year": 2019, "MAG papers": [{"PaperId": 2933483662, "PaperTitle": "understanding the future of energy efficiency in multi module gpus", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"nvidia": 2.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "R3-DLA (Reduce, Reuse, Recycle): A More Efficient Approach to Decoupled Look-Ahead Architectures.", "DBLP authors": ["Sushant Kondguli", "Michael C. Huang"], "year": 2019, "MAG papers": [{"PaperId": 2903916265, "PaperTitle": "r3 dla reduce reuse recycle a more efficient approach to decoupled look ahead architectures", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Recycling Data Slack in Out-of-Order Cores.", "DBLP authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"], "year": 2019, "MAG papers": [{"PaperId": 2930134008, "PaperTitle": "recycling data slack in out of order cores", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Freeway: Maximizing MLP for Slice-Out-of-Order Execution.", "DBLP authors": ["Rakesh Kumar", "Mehdi Alipour", "David Black-Schaffer"], "year": 2019, "MAG papers": [{"PaperId": 2931925202, "PaperTitle": "freeway maximizing mlp for slice out of order execution", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"norwegian university of science and technology": 1.0, "uppsala university": 2.0}}], "source": "ES"}, {"DBLP title": "Enabling Transparent Memory-Compression for Commodity Memory Systems.", "DBLP authors": ["Vinson Young", "Sanjay Kariyappa", "Moinuddin K. Qureshi"], "year": 2019, "MAG papers": [{"PaperId": 2929420026, "PaperTitle": "enabling transparent memory compression for commodity memory systems", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput.", "DBLP authors": ["Jeremie S. Kim", "Minesh Patel", "Hasan Hassan", "Lois Orosa", "Onur Mutlu"], "year": 2019, "MAG papers": [{"PaperId": 2905808651, "PaperTitle": "d range using commodity dram devices to generate true random numbers with low latency and high throughput", "Year": 2019, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"eth zurich": 3.0, "carnegie mellon university": 1.0, "state university of campinas": 1.0}}], "source": "ES"}, {"DBLP title": "PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems.", "DBLP authors": ["Apostolos Kokolis", "Dimitrios Skarlatos", "Josep Torrellas"], "year": 2019, "MAG papers": [{"PaperId": 2930731691, "PaperTitle": "pageseer using page walks to trigger page swaps in hybrid memory systems", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "PIM-VR: Erasing Motion Anomalies In Highly-Interactive Virtual Reality World with Customized Memory Cube.", "DBLP authors": ["Chenhao Xie", "Xingyao Zhang", "Ang Li", "Xin Fu", "Shuaiwen Song"], "year": 2019, "MAG papers": [{"PaperId": 2933109814, "PaperTitle": "pim vr erasing motion anomalies in highly interactive virtual reality world with customized memory cube", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of houston": 3.0, "pacific northwest national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "Rendering Elimination: Early Discard of Redundant Tiles in the Graphics Pipeline.", "DBLP authors": ["Marti Anglada", "Enrique de Lucas", "Joan-Manuel Parcerisa", "Juan L. Arag\u00f3n", "Pedro Marcuello", "Antonio Gonz\u00e1lez"], "year": 2019, "MAG papers": [{"PaperId": 2884598944, "PaperTitle": "rendering elimination early discard of redundant tiles in the graphics pipeline", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of catalonia": 5.0, "university of murcia": 1.0}}], "source": "ES"}, {"DBLP title": "Early Visibility Resolution for Removing Ineffectual Computations in the Graphics Pipeline.", "DBLP authors": ["Marti Anglada", "Enrique de Lucas", "Joan-Manuel Parcerisa", "Juan L. Arag\u00f3n", "Antonio Gonz\u00e1lez"], "year": 2019, "MAG papers": [{"PaperId": 2931700347, "PaperTitle": "early visibility resolution for removing ineffectual computations in the graphics pipeline", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of murcia": 1.0, "polytechnic university of catalonia": 4.0}}], "source": "ES"}, {"DBLP title": "String Figure: A Scalable and Elastic Memory Network Architecture.", "DBLP authors": ["Matheus Ogleari", "Ye Yu", "Chen Qian", "Ethan L. Miller", "Jishen Zhao"], "year": 2019, "MAG papers": [{"PaperId": 2933205859, "PaperTitle": "string figure a scalable and elastic memory network architecture", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california san diego": 1.0, "google": 1.0, "university of california santa cruz": 2.0, "university of california": 1.0}}], "source": "ES"}, {"DBLP title": "NAND-Net: Minimizing Computational Complexity of In-Memory Processing for Binary Neural Networks.", "DBLP authors": ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"], "year": 2019, "MAG papers": [{"PaperId": 2930624726, "PaperTitle": "nand net minimizing computational complexity of in memory processing for binary neural networks", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Active-Routing: Compute on the Way for Near-Data Processing.", "DBLP authors": ["Jiayi Huang", "Ramprakash Reddy Puli", "Pritam Majumder", "Sungkeun Kim", "Rahul Boyapati", "Ki Hwan Yum", "Eun Jung Kim"], "year": 2019, "MAG papers": [{"PaperId": 2911393769, "PaperTitle": "active routing compute on the way for near data processing", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"texas a m university": 6.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding the Impact of Socket Density in Density Optimized Servers.", "DBLP authors": ["Manish Arora", "Matt Skach", "Wei Huang", "Xudong An", "Jason Mars", "Lingjia Tang", "Dean M. Tullsen"], "year": 2019, "MAG papers": [{"PaperId": 2929751220, "PaperTitle": "understanding the impact of socket density in density optimized servers", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"advanced micro devices": 3.0, "university of michigan": 3.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "A Scalable Priority-Aware Approach to Managing Data Center Server Power.", "DBLP authors": ["Yang Li", "Charles R. Lefurgy", "Karthick Rajamani", "Malcolm S. Allen-Ware", "Guillermo J. Silva", "Daniel D. Heimsoth", "Saugata Ghose", "Onur Mutlu"], "year": 2019, "MAG papers": [{"PaperId": 2934609880, "PaperTitle": "a scalable priority aware approach to managing data center server power", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ibm": 4.0, "eth zurich": 1.0, "carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Power Aware Heterogeneous Node Assembly.", "DBLP authors": ["Bilge Acun", "Alper Buyuktosunoglu", "Eun Kyung Lee", "Yoonho Park"], "year": 2019, "MAG papers": [{"PaperId": 2932633961, "PaperTitle": "power aware heterogeneous node assembly", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 4.0}}], "source": "ES"}]