  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/weights.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=top.cpp' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/top.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=bgn_inference' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-2' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: D:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb 15 19:35:58 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/hls_data.json outdir=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip srcdir=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/misc
INFO: Copied 197 verilog file(s) to E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/verilog
INFO: Copied 105 vhdl file(s) to E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/drivers
Generating 7 subcores in E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/ip.tmp:
impl/misc/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/bgn_inference_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
impl/misc/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
impl/misc/bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/ip.tmp'
INFO: Using COE_DIR=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/verilog
INFO: Generating bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating bgn_inference_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/bgn_inference_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_faddfsub_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating bgn_inference_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/bgn_inference_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: Done generating bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: Generating bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: Done generating bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: Generating bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip via file impl/misc/bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: Done generating bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip via file impl/misc/bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip.tcl
INFO: Import ports from HDL: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/vhdl/bgn_inference.vhd (bgn_inference)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/component.xml
INFO: Created IP archive E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/xilinx_com_hls_bgn_inference_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun Feb 15 19:36:21 2026...
INFO: [HLS 200-802] Generated output file bgn_ip/bgn_inference.zip
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.856 seconds; peak allocated memory: 335.211 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 31s
